Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 19:40:16 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hw_testbench_timing_summary_routed.rpt -pb hw_testbench_timing_summary_routed.pb -rpx hw_testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (118)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (118)
--------------------------------
 There are 118 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.450        0.000                      0                  295        0.071        0.000                      0                  295        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
board_clk               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         11.450        0.000                      0                  222        0.154        0.000                      0                  222        9.500        0.000                       0                   120  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       11.452        0.000                      0                  222        0.154        0.000                      0                  222        9.500        0.000                       0                   120  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.450        0.000                      0                  222        0.071        0.000                      0                  222  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.450        0.000                      0                  222        0.071        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         16.965        0.000                      0                   73        0.449        0.000                      0                   73  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.965        0.000                      0                   73        0.366        0.000                      0                   73  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.965        0.000                      0                   73        0.366        0.000                      0                   73  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       16.967        0.000                      0                   73        0.449        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 5.502ns (64.361%)  route 3.047ns (35.639%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.599 r  uut/r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    uut/r2_reg[8]_i_1_n_4
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[11]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 5.437ns (64.088%)  route 3.047ns (35.912%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.534 r  uut/r2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.534    uut/r2_reg[8]_i_1_n_5
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.726ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 5.832ns (70.499%)  route 2.440ns (29.501%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.323 r  uut/r2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    uut/r2_reg[8]_i_1_n_6
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 11.726    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 5.728ns (70.123%)  route 2.440ns (29.877%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  uut/r2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.219    uut/r2_reg[8]_i_1_n_7
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 5.715ns (70.075%)  route 2.440ns (29.925%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 r  uut/r2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.206    uut/r2_reg[4]_i_1_n_6
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[5]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 5.707ns (70.046%)  route 2.440ns (29.954%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.198 r  uut/r2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.198    uut/r2_reg[4]_i_1_n_4
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[7]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 5.631ns (69.764%)  route 2.440ns (30.236%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.122 r  uut/r2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.122    uut/r2_reg[4]_i_1_n_5
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[6]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 11.928    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 5.611ns (69.689%)  route 2.440ns (30.311%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.102 r  uut/r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.102    uut/r2_reg[4]_i_1_n_7
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.059ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 5.502ns (69.273%)  route 2.440ns (30.727%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.993 r  uut/r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.993    uut/r2_reg[0]_i_2_n_4
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 12.059    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 5.437ns (69.019%)  route 2.440ns (30.981%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.928 r  uut/r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.928    uut/r2_reg[0]_i_2_n_5
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 12.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 result_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.359    sevenseg0/out[10]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.513    sevenseg0/dinq_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 result_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.356    sevenseg0/out[2]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.513    sevenseg0/dinq_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 result_sum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.352    sevenseg0/out[3]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.075    -0.514    sevenseg0/dinq_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 result_sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.565%)  route 0.127ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.357    sevenseg0/out[12]
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.825    -0.865    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.520    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 result_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    clk_50mhz
    SLICE_X49Y20         FDCE                                         r  result_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  result_sum_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.357    sevenseg0/out[6]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.060    -0.529    sevenseg0/dinq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.362    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.071    -0.548    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.373    lfsr0/dout_reg_n_0_[11]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.045    -0.328 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    lfsr0/dout_next[10]
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X53Y15         FDPE (Hold_fdpe_C_D)         0.091    -0.515    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.128    -0.491 r  lfsr0/dout_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.438    lfsr0/dout_reg_n_0_[13]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.099    -0.339 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    lfsr0/dout_next[12]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.092    -0.527    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.125    -0.353    swq1
    SLICE_X48Y13         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.070    -0.549    reset_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560    -0.621    lfsr0/clk_out1
    SLICE_X54Y17         FDPE                                         r  lfsr0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  lfsr0/dout_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.335    lfsr0/dout_reg[9]_0[6]
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.830    -0.860    lfsr0/clk_out1
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         FDPE (Hold_fdpe_C_D)         0.060    -0.546    lfsr0/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y19     result_sum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y21     result_sum_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y21     result_sum_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.452ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 5.502ns (64.361%)  route 3.047ns (35.639%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.599 r  uut/r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    uut/r2_reg[8]_i_1_n_4
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.051    uut/r2_reg[11]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 11.452    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 5.437ns (64.088%)  route 3.047ns (35.912%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.534 r  uut/r2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.534    uut/r2_reg[8]_i_1_n_5
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.051    uut/r2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 5.832ns (70.499%)  route 2.440ns (29.501%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.323 r  uut/r2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    uut/r2_reg[8]_i_1_n_6
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.051    uut/r2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 5.728ns (70.123%)  route 2.440ns (29.877%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  uut/r2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.219    uut/r2_reg[8]_i_1_n_7
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.051    uut/r2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.846ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 5.715ns (70.075%)  route 2.440ns (29.925%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 r  uut/r2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.206    uut/r2_reg[4]_i_1_n_6
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[5]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 11.846    

Slack (MET) :             11.854ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 5.707ns (70.046%)  route 2.440ns (29.954%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.198 r  uut/r2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.198    uut/r2_reg[4]_i_1_n_4
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[7]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 11.854    

Slack (MET) :             11.930ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 5.631ns (69.764%)  route 2.440ns (30.236%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.122 r  uut/r2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.122    uut/r2_reg[4]_i_1_n_5
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[6]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 11.930    

Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 5.611ns (69.689%)  route 2.440ns (30.311%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.102 r  uut/r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.102    uut/r2_reg[4]_i_1_n_7
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             12.061ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 5.502ns (69.273%)  route 2.440ns (30.727%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.993 r  uut/r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.993    uut/r2_reg[0]_i_2_n_4
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.054    uut/r2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 12.061    

Slack (MET) :             12.126ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 5.437ns (69.019%)  route 2.440ns (30.981%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.928 r  uut/r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.928    uut/r2_reg[0]_i_2_n_5
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.054    uut/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 12.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 result_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.359    sevenseg0/out[10]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.513    sevenseg0/dinq_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 result_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.356    sevenseg0/out[2]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.513    sevenseg0/dinq_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 result_sum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.352    sevenseg0/out[3]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.075    -0.514    sevenseg0/dinq_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 result_sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.565%)  route 0.127ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.357    sevenseg0/out[12]
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.825    -0.865    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.520    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 result_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    clk_50mhz
    SLICE_X49Y20         FDCE                                         r  result_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  result_sum_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.357    sevenseg0/out[6]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.060    -0.529    sevenseg0/dinq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.362    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.071    -0.548    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.373    lfsr0/dout_reg_n_0_[11]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.045    -0.328 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    lfsr0/dout_next[10]
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X53Y15         FDPE (Hold_fdpe_C_D)         0.091    -0.515    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.128    -0.491 r  lfsr0/dout_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.438    lfsr0/dout_reg_n_0_[13]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.099    -0.339 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    lfsr0/dout_next[12]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.092    -0.527    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.125    -0.353    swq1
    SLICE_X48Y13         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.070    -0.549    reset_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560    -0.621    lfsr0/clk_out1
    SLICE_X54Y17         FDPE                                         r  lfsr0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  lfsr0/dout_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.335    lfsr0/dout_reg[9]_0[6]
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.830    -0.860    lfsr0/clk_out1
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         FDPE (Hold_fdpe_C_D)         0.060    -0.546    lfsr0/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y19     result_sum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y21     result_sum_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y21     result_sum_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y22     result_sum_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y19     result_sum_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y21     result_sum_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 5.502ns (64.361%)  route 3.047ns (35.639%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.599 r  uut/r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    uut/r2_reg[8]_i_1_n_4
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[11]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 5.437ns (64.088%)  route 3.047ns (35.912%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.534 r  uut/r2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.534    uut/r2_reg[8]_i_1_n_5
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.726ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 5.832ns (70.499%)  route 2.440ns (29.501%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.323 r  uut/r2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    uut/r2_reg[8]_i_1_n_6
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 11.726    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 5.728ns (70.123%)  route 2.440ns (29.877%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  uut/r2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.219    uut/r2_reg[8]_i_1_n_7
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 5.715ns (70.075%)  route 2.440ns (29.925%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 r  uut/r2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.206    uut/r2_reg[4]_i_1_n_6
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[5]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 5.707ns (70.046%)  route 2.440ns (29.954%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.198 r  uut/r2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.198    uut/r2_reg[4]_i_1_n_4
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[7]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 5.631ns (69.764%)  route 2.440ns (30.236%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.122 r  uut/r2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.122    uut/r2_reg[4]_i_1_n_5
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[6]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 11.928    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 5.611ns (69.689%)  route 2.440ns (30.311%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.102 r  uut/r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.102    uut/r2_reg[4]_i_1_n_7
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.059ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 5.502ns (69.273%)  route 2.440ns (30.727%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.993 r  uut/r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.993    uut/r2_reg[0]_i_2_n_4
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 12.059    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 5.437ns (69.019%)  route 2.440ns (30.981%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.928 r  uut/r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.928    uut/r2_reg[0]_i_2_n_5
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 12.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 result_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.359    sevenseg0/out[10]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.430    sevenseg0/dinq_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 result_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.356    sevenseg0/out[2]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.430    sevenseg0/dinq_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 result_sum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.352    sevenseg0/out[3]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.075    -0.431    sevenseg0/dinq_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 result_sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.565%)  route 0.127ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.357    sevenseg0/out[12]
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.825    -0.865    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.437    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 result_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    clk_50mhz
    SLICE_X49Y20         FDCE                                         r  result_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  result_sum_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.357    sevenseg0/out[6]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.060    -0.446    sevenseg0/dinq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.362    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.071    -0.465    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.373    lfsr0/dout_reg_n_0_[11]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.045    -0.328 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    lfsr0/dout_next[10]
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X53Y15         FDPE (Hold_fdpe_C_D)         0.091    -0.432    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.128    -0.491 r  lfsr0/dout_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.438    lfsr0/dout_reg_n_0_[13]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.099    -0.339 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    lfsr0/dout_next[12]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.092    -0.444    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.125    -0.353    swq1
    SLICE_X48Y13         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.070    -0.466    reset_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560    -0.621    lfsr0/clk_out1
    SLICE_X54Y17         FDPE                                         r  lfsr0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  lfsr0/dout_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.335    lfsr0/dout_reg[9]_0[6]
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.830    -0.860    lfsr0/clk_out1
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X54Y16         FDPE (Hold_fdpe_C_D)         0.060    -0.463    lfsr0/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 5.502ns (64.361%)  route 3.047ns (35.639%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.599 r  uut/r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    uut/r2_reg[8]_i_1_n_4
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[11]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 5.437ns (64.088%)  route 3.047ns (35.912%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           1.687     6.832    uut/p[20]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.956 r  uut/r2[8]_i_7/O
                         net (fo=1, routed)           0.000     6.956    uut/r2[8]_i_7_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.534 r  uut/r2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.534    uut/r2_reg[8]_i_1_n_5
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.726ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 5.832ns (70.499%)  route 2.440ns (29.501%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.323 r  uut/r2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    uut/r2_reg[8]_i_1_n_6
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 11.726    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 5.728ns (70.123%)  route 2.440ns (29.877%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 r  uut/r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.000    uut/r2_reg[4]_i_1_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  uut/r2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.219    uut/r2_reg[8]_i_1_n_7
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.441    18.446    uut/clk_out1
    SLICE_X50Y19         FDRE                                         r  uut/r2_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    19.049    uut/r2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 5.715ns (70.075%)  route 2.440ns (29.925%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 r  uut/r2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.206    uut/r2_reg[4]_i_1_n_6
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[5]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 5.707ns (70.046%)  route 2.440ns (29.954%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.198 r  uut/r2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.198    uut/r2_reg[4]_i_1_n_4
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[7]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 5.631ns (69.764%)  route 2.440ns (30.236%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.122 r  uut/r2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.122    uut/r2_reg[4]_i_1_n_5
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[6]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 11.928    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 5.611ns (69.689%)  route 2.440ns (30.311%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.883 r  uut/r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    uut/r2_reg[0]_i_2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.102 r  uut/r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.102    uut/r2_reg[4]_i_1_n_7
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.442    18.447    uut/clk_out1
    SLICE_X50Y18         FDRE                                         r  uut/r2_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.109    19.050    uut/r2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.059ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 5.502ns (69.273%)  route 2.440ns (30.727%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.993 r  uut/r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.993    uut/r2_reg[0]_i_2_n_4
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 12.059    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 5.437ns (69.019%)  route 2.440ns (30.981%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.562    -0.950    uut/clk_out1
    SLICE_X52Y17         FDCE                                         r  uut/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 f  uut/FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.676     0.245    uut/selx[0]
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.152     0.397 r  uut/crm932_a_i_1/O
                         net (fo=19, routed)          0.684     1.081    uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.065     5.146 r  uut/crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.080     6.226    uut/p[12]
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  uut/r2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.350    uut/r2[0]_i_9_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.928 r  uut/r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.928    uut/r2_reg[0]_i_2_n_5
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.444    18.449    uut/clk_out1
    SLICE_X50Y17         FDRE                                         r  uut/r2_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109    19.052    uut/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 12.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 result_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.359    sevenseg0/out[10]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[10]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.430    sevenseg0/dinq_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 result_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.356    sevenseg0/out[2]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[2]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.076    -0.430    sevenseg0/dinq_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 result_sum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    clk_50mhz
    SLICE_X49Y19         FDCE                                         r  result_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  result_sum_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.352    sevenseg0/out[3]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[3]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.075    -0.431    sevenseg0/dinq_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 result_sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.565%)  route 0.127ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  result_sum_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.357    sevenseg0/out[12]
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.825    -0.865    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.437    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 result_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    clk_50mhz
    SLICE_X49Y20         FDCE                                         r  result_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  result_sum_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.357    sevenseg0/out[6]
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[6]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.060    -0.446    sevenseg0/dinq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.362    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.071    -0.465    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.373    lfsr0/dout_reg_n_0_[11]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.045    -0.328 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    lfsr0/dout_next[10]
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X53Y15         FDPE (Hold_fdpe_C_D)         0.091    -0.432    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.128    -0.491 r  lfsr0/dout_reg[13]/Q
                         net (fo=1, routed)           0.053    -0.438    lfsr0/dout_reg_n_0_[13]
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.099    -0.339 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    lfsr0/dout_next[12]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.092    -0.444    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.125    -0.353    swq1
    SLICE_X48Y13         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.070    -0.466    reset_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.560    -0.621    lfsr0/clk_out1
    SLICE_X54Y17         FDPE                                         r  lfsr0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  lfsr0/dout_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.335    lfsr0/dout_reg[9]_0[6]
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.830    -0.860    lfsr0/clk_out1
    SLICE_X54Y16         FDPE                                         r  lfsr0/dout_reg[5]/C
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X54Y16         FDPE (Hold_fdpe_C_D)         0.060    -0.463    lfsr0/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[4]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[4]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[8]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[8]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[13]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[14]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[15]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.051ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X50Y21         FDCE                                         f  sevenseg0/dinq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X50Y21         FDCE                                         r  sevenseg0/dinq_reg[14]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    18.606    sevenseg0/dinq_reg[14]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 17.051    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[11]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[1]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[4]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[4]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[8]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[8]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[13]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[14]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[15]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.051ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X50Y21         FDCE                                         f  sevenseg0/dinq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X50Y21         FDCE                                         r  sevenseg0/dinq_reg[14]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    18.606    sevenseg0/dinq_reg[14]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 17.051    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[11]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.572    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.572    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[1]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[4]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[4]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[8]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.520    sevenseg0/dinq_reg[8]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[13]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[14]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[15]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.531    result_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.051ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X50Y21         FDCE                                         f  sevenseg0/dinq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X50Y21         FDCE                                         r  sevenseg0/dinq_reg[14]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    18.606    sevenseg0/dinq_reg[14]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 17.051    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[11]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.084    18.938    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.572    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.572    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[1]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.967ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    sevenseg0/dinq_reg[12]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.967    

Slack (MET) :             16.967ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[4]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    sevenseg0/dinq_reg[4]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.967    

Slack (MET) :             16.967ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X51Y21         FDCE                                         f  sevenseg0/dinq_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[8]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    sevenseg0/dinq_reg[8]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 16.967    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[12]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[13]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[14]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.505%)  route 2.008ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.008     1.518    LED_OBUF[0]
    SLICE_X49Y22         FDCE                                         f  result_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.437    18.442    clk_50mhz
    SLICE_X49Y22         FDCE                                         r  result_sum_reg[15]/C
                         clock pessimism              0.578    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X49Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.533    result_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.053ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.234%)  route 2.045ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          2.045     1.554    sevenseg0/LED_OBUF[0]
    SLICE_X50Y21         FDCE                                         f  sevenseg0/dinq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.440    18.445    sevenseg0/clk_out1
    SLICE_X50Y21         FDCE                                         r  sevenseg0/dinq_reg[14]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    18.608    sevenseg0/dinq_reg[14]
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 17.053    

Slack (MET) :             17.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[10]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.082    18.940    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.535    result_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.156    

Slack (MET) :             17.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.565    -0.947    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  reset_reg/Q
                         net (fo=76, routed)          1.870     1.379    LED_OBUF[0]
    SLICE_X49Y21         FDCE                                         f  result_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.439    18.444    clk_50mhz
    SLICE_X49Y21         FDCE                                         r  result_sum_reg[11]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.082    18.940    
    SLICE_X49Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.535    result_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 17.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.252    -0.226    LED_OBUF[0]
    SLICE_X51Y14         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.832    -0.858    clk_50mhz
    SLICE_X51Y14         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[0]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.323    -0.155    LED_OBUF[0]
    SLICE_X50Y15         FDCE                                         f  state_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X50Y15         FDCE                                         r  state_counter_reg[1]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X50Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  reset_reg/Q
                         net (fo=76, routed)          0.314    -0.165    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.512    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.527ns (49.239%)  route 4.667ns (50.761%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     1.872    sevenseg0/sel0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.150     2.022 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.485     4.507    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.242 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.242    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.513ns (49.512%)  route 4.602ns (50.488%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     1.859    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.011 r  sevenseg0/SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.432     4.443    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.162 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.162    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.532ns (51.489%)  route 4.269ns (48.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     1.857    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.009 r  sevenseg0/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.111    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     7.849 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.849    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.301ns (49.192%)  route 4.442ns (50.808%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     1.872    sevenseg0/sel0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     1.996 r  sevenseg0/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.260     4.256    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.791 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.791    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 4.270ns (48.894%)  route 4.464ns (51.106%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     1.859    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.983 r  sevenseg0/SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     4.277    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.781 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.781    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.295ns (49.233%)  route 4.429ns (50.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     1.857    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.981 r  sevenseg0/SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.261     4.242    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.772 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.772    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 4.286ns (49.924%)  route 4.299ns (50.076%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.587     1.608    sevenseg0/sel0[2]
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.732 r  sevenseg0/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.380     4.112    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.632 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.632    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.506ns (58.091%)  route 3.251ns (41.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 r  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.066     0.591    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.321     0.912 r  sevenseg0/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.185     3.097    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.804 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.804    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.535ns (58.774%)  route 3.181ns (41.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 f  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.056     0.581    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.323     0.904 r  sevenseg0/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.125     3.030    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.764 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.764    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.296ns (57.325%)  route 3.198ns (42.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 f  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.056     0.581    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.876 r  sevenseg0/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.142     3.019    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.542 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.542    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg0/dpq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.380ns (65.173%)  route 0.737ns (34.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dpq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  sevenseg0/dpq_reg[3]/Q
                         net (fo=1, routed)           0.737     0.241    SSEG_CA_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.252     1.493 r  SSEG_CA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.493    SSEG_CA[7]
    V7                                                                r  SSEG_CA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.409ns (59.120%)  route 0.975ns (40.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.379    -0.080    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.035 r  sevenseg0/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.595     0.560    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.760 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.760    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.433ns (59.720%)  route 0.966ns (40.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.377    -0.082    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.045    -0.037 r  sevenseg0/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.589     0.552    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.776 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.776    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.437ns (59.742%)  route 0.968ns (40.258%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.199    -0.104    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.059 r  sevenseg0/SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.633     0.574    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.779 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.779    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.490ns (61.960%)  route 0.915ns (38.040%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  sevenseg0/dinq_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.378    sevenseg0/dinq_reg_n_0_[5]
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.223    -0.110    sevenseg0/sel0[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.065 r  sevenseg0/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.610     0.544    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.780 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.780    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.532ns (63.235%)  route 0.891ns (36.765%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.198    -0.105    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.048    -0.057 r  sevenseg0/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.557     0.500    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     1.798 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.798    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.461ns (60.261%)  route 0.963ns (39.739%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.198    -0.105    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.060 r  sevenseg0/SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.629     0.569    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.799 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.799    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.475ns (60.720%)  route 0.954ns (39.280%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  sevenseg0/dinq_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.378    sevenseg0/dinq_reg_n_0_[5]
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.333 f  sevenseg0/SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233    -0.100    sevenseg0/sel0[1]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.055 r  sevenseg0/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.639     0.584    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.805 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.805    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.492ns (60.814%)  route 0.962ns (39.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.377    -0.082    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.044    -0.038 r  sevenseg0/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.584     0.546    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     1.831 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.831    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.478ns (59.548%)  route 1.004ns (40.452%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.379    -0.080    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.044    -0.036 r  sevenseg0/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.625     0.589    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     1.859 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.859    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.527ns (49.239%)  route 4.667ns (50.761%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     1.872    sevenseg0/sel0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.150     2.022 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.485     4.507    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.242 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.242    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.513ns (49.512%)  route 4.602ns (50.488%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     1.859    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.011 r  sevenseg0/SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.432     4.443    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.162 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.162    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.532ns (51.489%)  route 4.269ns (48.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     1.857    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.009 r  sevenseg0/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.111    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     7.849 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.849    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.301ns (49.192%)  route 4.442ns (50.808%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     1.872    sevenseg0/sel0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     1.996 r  sevenseg0/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.260     4.256    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.791 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.791    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 4.270ns (48.894%)  route 4.464ns (51.106%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     1.859    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.983 r  sevenseg0/SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     4.277    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.781 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.781    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.295ns (49.233%)  route 4.429ns (50.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     1.857    sevenseg0/sel0[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.981 r  sevenseg0/SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.261     4.242    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.772 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.772    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 4.286ns (49.924%)  route 4.299ns (50.076%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          1.332     0.897    sevenseg0/anodeCounter[0]
    SLICE_X50Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.021 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.587     1.608    sevenseg0/sel0[2]
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.732 r  sevenseg0/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.380     4.112    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.632 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.632    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.506ns (58.091%)  route 3.251ns (41.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 r  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.066     0.591    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.321     0.912 r  sevenseg0/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.185     3.097    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.804 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.804    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.535ns (58.774%)  route 3.181ns (41.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 f  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.056     0.581    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.323     0.904 r  sevenseg0/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.125     3.030    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.764 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.764    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.296ns (57.325%)  route 3.198ns (42.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.559    -0.953    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478    -0.475 f  sevenseg0/anodeCounter_reg[1]/Q
                         net (fo=9, routed)           1.056     0.581    sevenseg0/anodeCounter[1]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.876 r  sevenseg0/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.142     3.019    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.542 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.542    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg0/dpq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.380ns (65.173%)  route 0.737ns (34.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dpq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  sevenseg0/dpq_reg[3]/Q
                         net (fo=1, routed)           0.737     0.241    SSEG_CA_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.252     1.493 r  SSEG_CA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.493    SSEG_CA[7]
    V7                                                                r  SSEG_CA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.409ns (59.120%)  route 0.975ns (40.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.379    -0.080    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.035 r  sevenseg0/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.595     0.560    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.760 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.760    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.433ns (59.720%)  route 0.966ns (40.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.377    -0.082    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.045    -0.037 r  sevenseg0/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.589     0.552    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.776 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.776    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.437ns (59.742%)  route 0.968ns (40.258%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.199    -0.104    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.059 r  sevenseg0/SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.633     0.574    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.779 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.779    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.490ns (61.960%)  route 0.915ns (38.040%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  sevenseg0/dinq_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.378    sevenseg0/dinq_reg_n_0_[5]
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.223    -0.110    sevenseg0/sel0[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.065 r  sevenseg0/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.610     0.544    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.780 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.780    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.532ns (63.235%)  route 0.891ns (36.765%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.198    -0.105    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.048    -0.057 r  sevenseg0/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.557     0.500    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     1.798 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.798    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.461ns (60.261%)  route 0.963ns (39.739%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.556    -0.625    sevenseg0/clk_out1
    SLICE_X51Y21         FDCE                                         r  sevenseg0/dinq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  sevenseg0/dinq_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.348    sevenseg0/dinq_reg_n_0_[12]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  sevenseg0/SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.198    -0.105    sevenseg0/sel0[0]
    SLICE_X51Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.060 r  sevenseg0/SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.629     0.569    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.799 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.799    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/dinq_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.475ns (60.720%)  route 0.954ns (39.280%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.557    -0.624    sevenseg0/clk_out1
    SLICE_X50Y20         FDCE                                         r  sevenseg0/dinq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  sevenseg0/dinq_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.378    sevenseg0/dinq_reg_n_0_[5]
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.333 f  sevenseg0/SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233    -0.100    sevenseg0/sel0[1]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.055 r  sevenseg0/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.639     0.584    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.805 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.805    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.492ns (60.814%)  route 0.962ns (39.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.377    -0.082    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.044    -0.038 r  sevenseg0/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.584     0.546    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     1.831 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.831    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg0/anodeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.478ns (59.548%)  route 1.004ns (40.452%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.558    -0.623    sevenseg0/clk_out1
    SLICE_X54Y19         FDCE                                         r  sevenseg0/anodeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  sevenseg0/anodeCounter_reg[0]/Q
                         net (fo=10, routed)          0.379    -0.080    sevenseg0/anodeCounter[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.044    -0.036 r  sevenseg0/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.625     0.589    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     1.859 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.859    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  board_clk (IN)
                         net (fo=0)                   0.000     5.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  board_clk (IN)
                         net (fo=0)                   0.000     5.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.453ns (37.951%)  route 2.375ns (62.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.375     3.828    SW_IBUF[0]
    SLICE_X48Y13         FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.446    -1.549    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.221ns (16.736%)  route 1.099ns (83.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.099     1.320    SW_IBUF[0]
    SLICE_X48Y13         FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.453ns (37.951%)  route 2.375ns (62.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.375     3.828    SW_IBUF[0]
    SLICE_X48Y13         FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.446    -1.549    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.221ns (16.736%)  route 1.099ns (83.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.099     1.320    SW_IBUF[0]
    SLICE_X48Y13         FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.831    -0.859    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C





