{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760464406170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760464406171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 11:53:26 2025 " "Processing started: Tue Oct 14 11:53:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760464406171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464406171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464406171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760464406425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760464406425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760464413303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413303 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_2Hz.v(6) " "Verilog HDL information at counter_2Hz.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter_2Hz.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_2Hz.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760464413304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2Hz " "Found entity 1: counter_2Hz" {  } { { "counter_2Hz.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_2Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760464413304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760464413305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_divider " "Found entity 1: counter_divider" {  } { { "counter_divider.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760464413307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(9) " "Verilog HDL Instantiation warning at main.v(9): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760464413307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(12) " "Verilog HDL Instantiation warning at main.v(12): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760464413307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760464413368 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR\[0\] 0 main.v(4) " "Net \"LEDR\[0\]\" at main.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760464413374 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] main.v(4) " "Output port \"LEDR\[9..3\]\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760464413374 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2Hz counter_2Hz:comb_3 " "Elaborating entity \"counter_2Hz\" for hierarchy \"counter_2Hz:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760464413401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_divider counter_divider:comb_5 " "Elaborating entity \"counter_divider\" for hierarchy \"counter_divider:comb_5\"" {  } { { "main.v" "comb_5" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760464413410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop counter_divider:comb_5\|dflipflop:dff0 " "Elaborating entity \"dflipflop\" for hierarchy \"counter_divider:comb_5\|dflipflop:dff0\"" {  } { { "counter_divider.v" "dff0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_divider.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760464413414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk_2Hz counter_divider:comb_5\|clk " "Net \"clk_2Hz\", which fans out to \"counter_divider:comb_5\|clk\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1760464413494 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "counter_2Hz:comb_3\|tog " "Net is fed by \"counter_2Hz:comb_3\|tog\"" {  } { { "counter_2Hz.v" "tog" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_2Hz.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1760464413494 ""}  } { { "main.v" "clk_2Hz" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/main.v" 7 -1 0 } } { "counter_divider.v" "clk" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/counter_divider.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1760464413494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Counter_Divide_TestHW5/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760464413617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 14 11:53:33 2025 " "Processing ended: Tue Oct 14 11:53:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760464413617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760464413617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760464413617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464413617 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760464414224 ""}
