verilog xil_defaultlib --include "../../../../secure_zynq.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl" --include "../../../../secure_zynq.srcs/sources_1/bd/base_zynq/ipshared/2d50/hdl" --include "../../../../secure_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0" \
"../../../bd/base_zynq/ip/base_zynq_processing_system7_0_0/sim/base_zynq_processing_system7_0_0.v" \
"../../../bd/base_zynq/ip/base_zynq_blk_mem_gen_0_0/sim/base_zynq_blk_mem_gen_0_0.v" \
"../../../bd/base_zynq/ip/base_zynq_xbar_0/sim/base_zynq_xbar_0.v" \
"../../../bd/base_zynq/sim/base_zynq.v" \
"../../../bd/base_zynq/ip/base_zynq_auto_pc_2/sim/base_zynq_auto_pc_2.v" \
"../../../bd/base_zynq/ip/base_zynq_auto_pc_0/sim/base_zynq_auto_pc_0.v" \
"../../../bd/base_zynq/ip/base_zynq_auto_pc_1/sim/base_zynq_auto_pc_1.v" \
"../../../../secure_zynq.srcs/sources_1/bd/base_zynq/ipshared/823f/hdl/verilog/example_BUS_A_s_axi.v" \
"../../../../secure_zynq.srcs/sources_1/bd/base_zynq/ipshared/823f/hdl/verilog/example.v" \
"../../../bd/base_zynq/ip/base_zynq_example_0_2/sim/base_zynq_example_0_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
