// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resizeTry_xfUDivResize (
        ap_ready,
        in_n,
        ap_return
);


output   ap_ready;
input  [42:0] in_n;
output  [33:0] ap_return;

wire   [42:0] mul_ln160_fu_22_p0;
wire   [44:0] mul_ln160_fu_22_p1;
wire   [86:0] mul_ln160_fu_22_p2;
wire   [86:0] mul_ln160_fu_22_p00;

resizeTry_mul_43ns_45ns_87_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 87 ))
mul_43ns_45ns_87_1_1_U10(
    .din0(mul_ln160_fu_22_p0),
    .din1(mul_ln160_fu_22_p1),
    .dout(mul_ln160_fu_22_p2)
);

assign ap_ready = 1'b1;

assign ap_return = {{mul_ln160_fu_22_p2[86:53]}};

assign mul_ln160_fu_22_p0 = mul_ln160_fu_22_p00;

assign mul_ln160_fu_22_p00 = in_n;

assign mul_ln160_fu_22_p1 = 87'd14073748835533;

endmodule //resizeTry_xfUDivResize
