module DFlipFlop_tb();
`timescale 1 ns / 100 ps    // Simulation timescale

module DFlipFlop_tb;

    reg clk;
    reg rst_n;
    reg D;
    wire Q;

 
    DFlipFlop dut (
        clk,
        rst_n,
        D,
        Q
    );

     always begin
        #10 clk = ~clk;
    end

    initial begin
        // Initial conditions
        clk = 0;
        rst_n = 0;
        D = 0;

        // Apply reset (active-low)
        #15 rst_n = 1;     // Release reset
        #10 D = 1;
        #20 D = 0;
        #20 D = 1;
        #10 rst_n = 0;     // Assert reset again
        #10 rst_n = 1;     // Release reset
        #20 D = 0;
        #20 D = 1;
        #30;

        $stop;
    end

endmodule