{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699800772367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699800772379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 15:52:52 2023 " "Processing started: Sun Nov 12 15:52:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699800772379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800772379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800772379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699800773476 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1699800773477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/avalon_cmpt.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/avalon_cmpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt " "Found entity 1: avalon_cmpt" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_irq_mapper " "Found entity 1: avalon_cmpt_irq_mapper" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_mux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800782986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800782986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783003 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_demux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_mux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_demux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699800783045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699800783045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783045 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router_002 " "Found entity 2: avalon_cmpt_mm_interconnect_0_router_002" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699800783057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699800783057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_default_decode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783057 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router " "Found entity 2: avalon_cmpt_mm_interconnect_0_router" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_sysid_qsys_0 " "Found entity 1: avalon_cmpt_sysid_qsys_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_ram " "Found entity 1: avalon_cmpt_ram" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_leds " "Found entity 1: avalon_cmpt_leds" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_cmpt_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783181 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_jtag_uart_0_scfifo_w " "Found entity 2: avalon_cmpt_jtag_uart_0_scfifo_w" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783181 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_cmpt_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783181 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_jtag_uart_0_scfifo_r " "Found entity 4: avalon_cmpt_jtag_uart_0_scfifo_r" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783181 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_jtag_uart_0 " "Found entity 5: avalon_cmpt_jtag_uart_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu " "Found entity 1: avalon_cmpt_cpu" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_cmpt_cpu_cpu_register_bank_a_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_cmpt_cpu_cpu_register_bank_b_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_cmpt_cpu_cpu_nios2_oci_debug" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_cmpt_cpu_cpu_nios2_oci_break" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_cmpt_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_cmpt_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_cmpt_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_cmpt_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_cmpt_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_cmpt_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_cmpt_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_cmpt_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_cmpt_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_cmpt_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_cmpt_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_cmpt_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_cmpt_cpu_cpu_nios2_oci_pib" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_cmpt_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_cmpt_cpu_cpu_nios2_oci_im" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_cmpt_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_cmpt_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_cmpt_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_cmpt_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_cmpt_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_cmpt_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_cmpt_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_cmpt_cpu_cpu_nios2_ocimem" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_cmpt_cpu_cpu_nios2_oci " "Found entity 20: avalon_cmpt_cpu_cpu_nios2_oci" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_cmpt_cpu_cpu " "Found entity 21: avalon_cmpt_cpu_cpu" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_tck" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_test_bench " "Found entity 1: avalon_cmpt_cpu_cpu_test_bench" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_boutons " "Found entity 1: avalon_cmpt_boutons" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800783295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800783295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784082 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800784082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784086 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800784086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm_schema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_pwm_schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_schema " "Found entity 1: avalon_pwm_schema" {  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm_schema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800784093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch_pwm " "Found design unit 1: pwm-arch_pwm" {  } { { "pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784103 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800784103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_pwm_schema " "Elaborating entity \"avalon_pwm_schema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699800784286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt avalon_cmpt:inst " "Elaborating entity \"avalon_cmpt\" for hierarchy \"avalon_cmpt:inst\"" {  } { { "avalon_pwm_schema.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm_schema.bdf" { { 168 728 1192 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0 " "Elaborating entity \"avalon_pwm\" for hierarchy \"avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "avalon_cmp_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784339 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(25) " "VHDL Process Statement warning at avalon_pwm.vhd(25): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699800784341 "|avalon_pwm_schema|avalon_cmpt:inst|avalon_pwm:avalon_cmp_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(40) " "VHDL Process Statement warning at avalon_pwm.vhd(40): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699800784342 "|avalon_pwm_schema|avalon_cmpt:inst|avalon_pwm:avalon_cmp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_boutons avalon_cmpt:inst\|avalon_cmpt_boutons:boutons " "Elaborating entity \"avalon_cmpt_boutons\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_boutons:boutons\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "boutons" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu avalon_cmpt:inst\|avalon_cmpt_cpu:cpu " "Elaborating entity \"avalon_cmpt_cpu\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "cpu" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu " "Elaborating entity \"avalon_cmpt_cpu_cpu\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" "cpu" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_test_bench avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_test_bench:the_avalon_cmpt_cpu_cpu_test_bench " "Elaborating entity \"avalon_cmpt_cpu_cpu_test_bench\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_test_bench:the_avalon_cmpt_cpu_cpu_test_bench\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_test_bench" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_register_bank_a_module avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a " "Elaborating entity \"avalon_cmpt_cpu_cpu_register_bank_a_module\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_register_bank_a" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800784771 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800784771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800784850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800784850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_register_bank_b_module avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_b_module:avalon_cmpt_cpu_cpu_register_bank_b " "Elaborating entity \"avalon_cmpt_cpu_cpu_register_bank_b_module\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_b_module:avalon_cmpt_cpu_cpu_register_bank_b\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_register_bank_b" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_debug avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_debug\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_debug" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800784964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785016 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800785016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_break avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_break:the_avalon_cmpt_cpu_cpu_nios2_oci_break " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_break\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_break:the_avalon_cmpt_cpu_cpu_nios2_oci_break\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_break" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_xbrk avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_xbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_xbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_dbrk avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_itrace avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_itrace:the_avalon_cmpt_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_itrace\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_itrace:the_avalon_cmpt_cpu_cpu_nios2_oci_itrace\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_itrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_dtrace avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_td_mode avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\|avalon_cmpt_cpu_cpu_nios2_oci_td_mode:avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\|avalon_cmpt_cpu_cpu_nios2_oci_td_mode:avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_pib avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_pib:the_avalon_cmpt_cpu_cpu_nios2_oci_pib " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_pib\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_pib:the_avalon_cmpt_cpu_cpu_nios2_oci_pib\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_pib" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_im avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_im:the_avalon_cmpt_cpu_cpu_nios2_oci_im " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_im\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_im:the_avalon_cmpt_cpu_cpu_nios2_oci_im\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_im" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_avalon_reg avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_avalon_reg:the_avalon_cmpt_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_avalon_reg\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_avalon_reg:the_avalon_cmpt_cpu_cpu_nios2_avalon_reg\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_avalon_reg" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_ocimem avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_ocimem\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_ocimem" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_ociram_sp_ram_module avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram " "Elaborating entity \"avalon_cmpt_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_ociram_sp_ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785274 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800785274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800785324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800785324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_wrapper avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_wrapper\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_debug_slave_wrapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_tck avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_tck:the_avalon_cmpt_cpu_cpu_debug_slave_tck " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_tck\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_tck:the_avalon_cmpt_cpu_cpu_debug_slave_tck\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "the_avalon_cmpt_cpu_cpu_debug_slave_tck" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_sysclk avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_sysclk:the_avalon_cmpt_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_sysclk\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_sysclk:the_avalon_cmpt_cpu_cpu_debug_slave_sysclk\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "the_avalon_cmpt_cpu_cpu_debug_slave_sysclk" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "avalon_cmpt_cpu_cpu_debug_slave_phy" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800785506 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800785506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0 avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"avalon_cmpt_jtag_uart_0\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "jtag_uart_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0_scfifo_w avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w " "Elaborating entity \"avalon_cmpt_jtag_uart_0_scfifo_w\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "the_avalon_cmpt_jtag_uart_0_scfifo_w" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800785889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "wfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786224 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800786224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800786561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800786561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0_scfifo_r avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_r:the_avalon_cmpt_jtag_uart_0_scfifo_r " "Elaborating entity \"avalon_cmpt_jtag_uart_0_scfifo_r\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_r:the_avalon_cmpt_jtag_uart_0_scfifo_r\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "the_avalon_cmpt_jtag_uart_0_scfifo_r" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "avalon_cmpt_jtag_uart_0_alt_jtag_atlantic" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800786939 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800786939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800786990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_leds avalon_cmpt:inst\|avalon_cmpt_leds:leds " "Elaborating entity \"avalon_cmpt_leds\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_leds:leds\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "leds" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_ram avalon_cmpt:inst\|avalon_cmpt_ram:ram " "Elaborating entity \"avalon_cmpt_ram\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_ram:ram\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file avalon_cmpt_ram.hex " "Parameter \"init_file\" = \"avalon_cmpt_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699800787058 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699800787058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ag1 " "Found entity 1: altsyncram_5ag1" {  } { { "db/altsyncram_5ag1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/altsyncram_5ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800787109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800787109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ag1 avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5ag1:auto_generated " "Elaborating entity \"altsyncram_5ag1\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_sysid_qsys_0 avalon_cmpt:inst\|avalon_cmpt_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalon_cmpt_sysid_qsys_0\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_sysid_qsys_0:sysid_qsys_0\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "sysid_qsys_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0 avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "mm_interconnect_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cmp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cmp_0_avalon_slave_0_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "avalon_cmp_0_avalon_slave_0_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "router" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_default_decode avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\|avalon_cmpt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\|avalon_cmpt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_002 avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_002\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "router_002" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_002_default_decode avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\|avalon_cmpt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\|avalon_cmpt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_cmd_demux avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cmd_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_cmd_mux avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "cmd_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800787973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_rsp_demux avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "rsp_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_rsp_mux avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "rsp_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_avalon_st_adapter avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_irq_mapper avalon_cmpt:inst\|avalon_cmpt_irq_mapper:irq_mapper " "Elaborating entity \"avalon_cmpt_irq_mapper\" for hierarchy \"avalon_cmpt:inst\|avalon_cmpt_irq_mapper:irq_mapper\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "irq_mapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_cmpt:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_cmpt:inst\|altera_reset_controller:rst_controller\"" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "rst_controller" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_cmpt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_cmpt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_cmpt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_cmpt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800788127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_5vo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_5vo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_5vo " "Found entity 1: sld_ela_trigger_5vo" {  } { { "db/sld_ela_trigger_5vo.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/sld_ela_trigger_5vo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800789888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800789888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3 " "Found entity 1: sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3" {  } { { "db/sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/sld_reserved_avalon_pwm_auto_signaltap_0_1_85b3.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800790056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800790056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e24 " "Found entity 1: altsyncram_2e24" {  } { { "db/altsyncram_2e24.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/altsyncram_2e24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800790949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800790949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800791041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800791041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800791142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800791142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800791446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800791446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800791646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800791646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_mcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800791870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800791870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800792061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800792061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800792130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800792130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800792237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800792237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800792292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800792292 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800792581 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699800792892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.12.15:53:16 Progress: Loading sldf0fe9893/alt_sld_fab_wrapper_hw.tcl " "2023.11.12.15:53:16 Progress: Loading sldf0fe9893/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800796698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800799193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800799505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800802604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699800803418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0fe9893/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0fe9893/alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800803641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800803746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800803757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800803830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800803933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800803933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/ip/sldf0fe9893/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699800804011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800804011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699800807454 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 21 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2878 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 3878 -1 0 } } { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 3500 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2099 -1 0 } } { "avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699800807584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699800807584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800808730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699800810127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/output_files/avalon_pwm.map.smsg " "Generated suppressed messages file D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/output_files/avalon_pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800810655 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 35 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1699800813644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699800813704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699800813704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3259 " "Implemented 3259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699800814217 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699800814217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3066 " "Implemented 3066 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699800814217 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699800814217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699800814217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699800814269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 15:53:34 2023 " "Processing ended: Sun Nov 12 15:53:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699800814269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699800814269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699800814269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699800814269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699800816086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699800816093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 15:53:35 2023 " "Processing started: Sun Nov 12 15:53:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699800816093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699800816093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off avalon_pwm -c avalon_pwm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off avalon_pwm -c avalon_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699800816094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699800817295 ""}
{ "Info" "0" "" "Project  = avalon_pwm" {  } {  } 0 0 "Project  = avalon_pwm" 0 0 "Fitter" 0 0 1699800817296 ""}
{ "Info" "0" "" "Revision = avalon_pwm" {  } {  } 0 0 "Revision = avalon_pwm" 0 0 "Fitter" 0 0 1699800817297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699800817432 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1699800817432 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avalon_pwm EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"avalon_pwm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699800817468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699800817522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699800817522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699800817827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699800817852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699800818643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699800818643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699800818643 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699800818643 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699800818681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699800818681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699800818681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699800818681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699800818681 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699800818681 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699800818691 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1699800818799 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699800819941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1699800819941 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_cmpt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_cmpt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699800819984 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.sdc " "Reading SDC File: 'avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699800820005 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1699800820085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1699800820085 "|avalon_pwm_schema|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1699800820137 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1699800820137 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1699800820137 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1699800820137 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1699800820138 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699800820138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699800820138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699800820138 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1699800820138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820426 ""}  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm_schema.bdf" { { 272 336 504 288 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 9619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820426 ""}  } { { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 6585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avalon_cmpt:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node avalon_cmpt:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_cmpt:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node avalon_cmpt:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|W_rf_wren " "Destination node avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|W_rf_wren" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 1806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699800820427 ""}  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 8441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0" {  } { { "db/cntr_23j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/db/cntr_23j.tdf" 40 17 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 8474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 8629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 7401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699800820427 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 8020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|control\[0\]  " "Automatically promoted node avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|out_pwm " "Destination node avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|out_pwm" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|Mux31~3 " "Destination node avalon_cmpt:inst\|avalon_pwm:avalon_cmp_0\|Mux31~3" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 3849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699800820427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699800820427 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699800820427 ""}  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avalon_cmpt:inst\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699800820427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699800820973 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699800820982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699800820982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699800820991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699800820999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699800821009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699800821009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699800821013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699800821098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1699800821103 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699800821103 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699800821275 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699800821295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699800822325 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "66 M9K 69 " "Selected device has 66 memory locations of type M9K. The current design requires 69 memory locations of type M9K to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Design Software" 0 -1 1699800822913 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "105% M9K memory block locations required " "Memory usage required for the design in the current device: 105% M9K memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Design Software" 0 -1 1699800822913 ""}  } { { "c:/intelfpga_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1699800822913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699800822913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699800822914 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1699800825312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/output_files/avalon_pwm.fit.smsg " "Generated suppressed messages file D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/output_files/avalon_pwm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699800825524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5148 " "Peak virtual memory: 5148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699800825674 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 15:53:45 2023 " "Processing ended: Sun Nov 12 15:53:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699800825674 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699800825674 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699800825674 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699800825674 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699800826369 ""}
