Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 17 18:02:50 2022
| Host         : EECS-DIGITAL-14 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 genblk1[3].filterm/mconv/total_g0__12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[3].filterm/mconv/total_g_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.313ns  (logic 7.498ns (56.322%)  route 5.815ns (43.678%))
  Logic Levels:           18  (CARRY4=12 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=2697, routed)        1.632    -0.908    genblk1[3].filterm/mconv/clk_out1
    SLICE_X50Y53         FDRE                                         r  genblk1[3].filterm/mconv/total_g0__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  genblk1[3].filterm/mconv/total_g0__12/Q
                         net (fo=8, routed)           0.718     0.328    genblk1[3].filterm/mconv/total_g0__12_n_0
    SLICE_X51Y53         LUT4 (Prop_lut4_I0_O)        0.150     0.478 r  genblk1[3].filterm/mconv/total_g[3]_i_33/O
                         net (fo=2, routed)           0.475     0.952    genblk1[3].filterm/mconv/total_g[3]_i_33_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.326     1.278 r  genblk1[3].filterm/mconv/total_g[3]_i_37/O
                         net (fo=1, routed)           0.000     1.278    genblk1[3].filterm/mconv/total_g[3]_i_37_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.658 r  genblk1[3].filterm/mconv/total_g_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.658    genblk1[3].filterm/mconv/total_g_reg[3]_i_27_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.981 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_33/O[1]
                         net (fo=2, routed)           0.602     2.583    genblk1[3].filterm/mconv/total_g_reg[11]_i_33_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.306     2.889 r  genblk1[3].filterm/mconv/total_g[11]_i_36__0/O
                         net (fo=1, routed)           0.000     2.889    genblk1[3].filterm/mconv/total_g[11]_i_36__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.469 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_27/O[2]
                         net (fo=2, routed)           0.686     4.155    genblk1[3].filterm/mconv/total_g_reg[11]_i_27_n_5
    SLICE_X47Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616     4.771 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_21__0/O[3]
                         net (fo=2, routed)           0.807     5.578    genblk1[3].filterm/mconv/total_g_reg[11]_i_21__0_n_4
    SLICE_X45Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     6.145 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.145    genblk1[3].filterm/mconv/total_g_reg[11]_i_16_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.479 r  genblk1[3].filterm/mconv/total_g_reg[15]_i_25/O[1]
                         net (fo=2, routed)           0.653     7.132    genblk1[3].filterm/mconv/total_g_reg[15]_i_25_n_6
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  genblk1[3].filterm/mconv/total_g[15]_i_28__1/O
                         net (fo=1, routed)           0.000     7.435    genblk1[3].filterm/mconv/total_g[15]_i_28__1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.662 r  genblk1[3].filterm/mconv/total_g_reg[15]_i_17/O[1]
                         net (fo=1, routed)           0.760     8.423    genblk1[3].filterm/mconv/total_g_reg[15]_i_17_n_6
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     9.102 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.102    genblk1[3].filterm/mconv/total_g_reg[11]_i_7__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.321 r  genblk1[3].filterm/mconv/total_g_reg[15]_i_9__0/O[0]
                         net (fo=2, routed)           0.748    10.068    genblk1[3].filterm/mconv/total_g_reg[15]_i_9__0_n_7
    SLICE_X45Y53         LUT4 (Prop_lut4_I3_O)        0.295    10.363 r  genblk1[3].filterm/mconv/total_g[11]_i_9__2/O
                         net (fo=1, routed)           0.000    10.363    genblk1[3].filterm/mconv/total_g[11]_i_9__2_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.761 r  genblk1[3].filterm/mconv/total_g_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.761    genblk1[3].filterm/mconv/total_g_reg[11]_i_2__0_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.095 r  genblk1[3].filterm/mconv/total_g_reg[15]_i_3__0/O[1]
                         net (fo=2, routed)           0.367    11.462    genblk1[3].filterm/mconv/total_g_reg[15]_i_3__0_n_6
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.303    11.765 r  genblk1[3].filterm/mconv/total_g[15]_i_6__1/O
                         net (fo=1, routed)           0.000    11.765    genblk1[3].filterm/mconv/total_g[15]_i_6__1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.405 r  genblk1[3].filterm/mconv/total_g_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.405    genblk1[3].filterm/mconv/total_g0[15]
    SLICE_X44Y54         FDRE                                         r  genblk1[3].filterm/mconv/total_g_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=2697, routed)        1.515    13.879    genblk1[3].filterm/mconv/clk_out1
    SLICE_X44Y54         FDRE                                         r  genblk1[3].filterm/mconv/total_g_reg[15]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.130    14.309    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.062    14.371    genblk1[3].filterm/mconv/total_g_reg[15]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  1.965    




