<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> patch for include/asm-alpha/cache.h</H1> 
	
<!-- received="Mon Mar 20 03:35:12 2000" -->
<!-- isoreceived="20000320113512" -->
<!-- sent="Sun, 19 Mar 2000 19:24:38 -0800" -->
<!-- isosent="20000320032438" -->
<!-- name="werner@darkwing.uoregon.edu" -->
<!-- email="werner@darkwing.uoregon.edu" -->
<!-- subject="patch for include/asm-alpha/cache.h" -->
<!-- id="38D599F6.7341FE7A@darkwing.uoregon.edu" -->
<STRONG>Subject: </STRONG>patch for include/asm-alpha/cache.h<BR>
<EM>werner@darkwing.uoregon.edu</EM><BR>
<STRONG>Date: </STRONG>Sun Mar 19 19:24:38 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#452">[ date ]</A>
<A HREF="index.shtml#452">[ thread ]</A>
<A HREF="subject.shtml#452">[ subject ]</A>
<A HREF="author.shtml#452">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0453.shtml">Michal Jaegermann: "Re: RTC-Clock misfunction on AS 400"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0451.shtml">Arkadiy Chapkis - Arc: "SETI@home"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0455.shtml">Richard Henderson: "Re: patch for include/asm-alpha/cache.h"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
what is the status of adding page coloring for Alpha?
<BR>
<P><P>
--- linux/arch/alpha/Makefile.orig	Sun Mar 19 16:51:44 2000
<BR>
+++ linux/arch/alpha/Makefile	Sun Mar 19 16:49:57 2000
<BR>
@@ -31,37 +31,37 @@
<BR>
&nbsp;&nbsp;&nbsp;# more likely to keep an EV4 processor busy than vice-versa.
<BR>
&nbsp;&nbsp;&nbsp;mcpu_done := n
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(CONFIG_ALPHA_GENERIC),y)
<BR>
-    CFLAGS := $(CFLAGS) -mcpu=ev5
<BR>
+    CFLAGS := $(CFLAGS) -mcpu=ev5 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(mcpu_done)$(CONFIG_ALPHA_PYXIS),ny)
<BR>
-    CFLAGS := $(CFLAGS) -mcpu=ev56
<BR>
+    CFLAGS := $(CFLAGS) -mcpu=ev56 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(mcpu_done)$(CONFIG_ALPHA_POLARIS),ny)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ifeq ($(have_mcpu_pca56),y)
<BR>
-      CFLAGS := $(CFLAGS) -mcpu=pca56
<BR>
+      CFLAGS := $(CFLAGS) -mcpu=pca56 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else
<BR>
-      CFLAGS := $(CFLAGS) -mcpu=ev56
<BR>
+      CFLAGS := $(CFLAGS) -mcpu=ev56 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(mcpu_done)$(CONFIG_ALPHA_NAUTILUS)$(have_mcpu_ev67),nyy)
<BR>
-    CFLAGS := $(CFLAGS) -mcpu=ev67
<BR>
+    CFLAGS := $(CFLAGS) -mcpu=ev67 -DCPU=EV6
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(mcpu_done)$(CONFIG_ALPHA_EV4),ny)
<BR>
-    CFLAGS := $(CFLAGS) -mcpu=ev4
<BR>
+    CFLAGS := $(CFLAGS) -mcpu=ev4 -DCPU=EV4
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;ifeq ($(mcpu_done)$(CONFIG_ALPHA_EV6),ny)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ifeq ($(have_mcpu_ev6),y)
<BR>
-      CFLAGS := $(CFLAGS) -mcpu=ev6
<BR>
+      CFLAGS := $(CFLAGS) -mcpu=ev6 -DCPU=EV6
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ifeq ($(have_mcpu_pca56),y)
<BR>
-        CFLAGS := $(CFLAGS) -mcpu=pca56
<BR>
+        CFLAGS := $(CFLAGS) -mcpu=pca56 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else
<BR>
-        CFLAGS := $(CFLAGS) -mcpu=ev56
<BR>
+        CFLAGS := $(CFLAGS) -mcpu=ev56 -DCPU=EV5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endif
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mcpu_done := y
<BR>
<P><P>
--- linux/include/asm-alpha/cache.h.orig	Sun Mar 19 16:39:23 2000
<BR>
+++ linux/include/asm-alpha/cache.h	Sun Mar 19 19:11:23 2000
<BR>
@@ -1,12 +1,53 @@
<BR>
&nbsp;/*
<BR>
&nbsp;&nbsp;* include/asm-alpha/cache.h
<BR>
+ *
<BR>
+ * Modified 03/19/2000 by Michael Werner to include more details
<BR>
+ * of the Alpha processors for future optimizations,
<BR>
+ * for example, processor dependent page coloring.
<BR>
&nbsp;&nbsp;*/
<BR>
+
<BR>
&nbsp;#ifndef __ARCH_ALPHA_CACHE_H
<BR>
&nbsp;#define __ARCH_ALPHA_CACHE_H
<BR>
&nbsp;
<BR>
-/* Bytes per L1 (data) cache line.  Both EV4 and EV5 are write-through,
<BR>
-   read-allocate, direct-mapped, physical. */
<BR>
+/* L1_CACHE_BYTES is Bytes per L1 (data) cache line.  
<BR>
+ *  L1_CACHE_PAGES is the size of the L1 data cache in units of default pages 
<BR>
+ */
<BR>
+
<BR>
+/*
<BR>
+ *  EV5 has a dual-read-ported, single-write-ported, 8KB data cache. 
<BR>
+ *  It is a write-through, read-allocate, direct-mapped, physical cache
<BR>
+ *  with 32-byte blocks. 
<BR>
+ *  See 21164 and 21164PC Alpha Microprocessor Data Sheets.  
<BR>
+ */
<BR>
+
<BR>
+#if CPU==EV4 || CPU==EV5
<BR>
&nbsp;#define L1_CACHE_BYTES     32
<BR>
+#define L1_CACHE_PAGES      1
<BR>
+
<BR>
+/* 
<BR>
+ *  EV6 has a virtually-indexed, physically-tagged two-way associative 
<BR>
+ *  write-back, read/write allocate  64KB data cache.
<BR>
+ *  See 21264 Alpha Microprocessor Data Sheet at
<BR>
+ *  <A HREF="http://ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html">http://ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html</A>
<BR>
+ *
<BR>
+ *  Avoid touching data that is 32KB apart. 
<BR>
+ *  The 21264 can have only one memory operation in progress at a time
<BR>
+ *  that maps to any one cache index. Otherwise a replay trap may result.
<BR>
+ *  See 21264 Compilers Writers Guide for more information.
<BR>
+ */
<BR>
+
<BR>
+#elif CPU==EV6 || CPU==EV67 || CPU==EV7
<BR>
+#define L1_CACHE_BYTES     64
<BR>
+#define L1_CACHE_PAGES      8
<BR>
+#else
<BR>
+
<BR>
+/* Force errors in compilation so the correct values are assigned rather than defaults */
<BR>
+
<BR>
+#define L1_CACHE_BYTES      0
<BR>
+#define L1_CACHE_PAGES      0
<BR>
+#endif
<BR>
+
<BR>
+
<BR>
&nbsp;#define L1_CACHE_ALIGN(x)  (((x)+(L1_CACHE_BYTES-1))&amp;~(L1_CACHE_BYTES-1))
<BR>
&nbsp;#define SMP_CACHE_BYTES    L1_CACHE_BYTES
<BR>
&nbsp;
<BR>
<P>
<P><PRE>
-- 
To unsubscribe: send e-mail to axp-list-request@redhat.com with
'unsubscribe' as the subject.  Do not send it to axp-list@redhat.com
</PRE>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0453.shtml">Michal Jaegermann: "Re: RTC-Clock misfunction on AS 400"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0451.shtml">Arkadiy Chapkis - Arc: "SETI@home"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0455.shtml">Richard Henderson: "Re: patch for include/asm-alpha/cache.h"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Sat Apr  1 04:15:01 2000 PST <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
