// Seed: 2372601751
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2
    , id_12,
    input tri1 id_3,
    input uwire id_4,
    output uwire id_5,
    output tri0 id_6
    , id_13,
    output tri1 id_7,
    output tri id_8
    , id_14,
    input tri1 id_9,
    input wor id_10
);
  logic id_15;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    inout supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    output wire id_10,
    output supply0 id_11,
    input tri1 id_12,
    input uwire id_13,
    input wor id_14,
    output tri1 id_15,
    input uwire id_16,
    output tri id_17,
    input tri id_18
);
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_1,
      id_6,
      id_4,
      id_11,
      id_2,
      id_3,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
