 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 01:44:31 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/reg_file_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][4]/Q (DFFRHQX8M)             0.59       0.59 f
  U0_RegFile/REG0[4] (REG_FILE)                           0.00       0.59 f
  U0_ALU/A[4] (ALU)                                       0.00       0.59 f
  U0_ALU/U117/Y (AOI222X2M)                               0.60       1.19 r
  U0_ALU/U114/Y (AOI31X2M)                                0.41       1.60 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_RegFile/reg_file_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][4]/Q (DFFRHQX8M)             0.59       0.59 f
  U0_RegFile/REG0[4] (REG_FILE)                           0.00       0.59 f
  U0_ALU/A[4] (ALU)                                       0.00       0.59 f
  U0_ALU/U111/Y (AOI221X2M)                               0.67       1.25 r
  U0_ALU/U109/Y (AOI31X2M)                                0.39       1.65 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.65 f
  data arrival time                                                  1.65

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U0_RegFile/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][7]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][7]/Q (DFFRHQX4M)             0.60       0.60 f
  U0_RegFile/REG0[7] (REG_FILE)                           0.00       0.60 f
  U0_ALU/A[7] (ALU)                                       0.00       0.60 f
  U0_ALU/U13/Y (INVX2M)                                   0.68       1.27 r
  U0_ALU/U136/Y (AOI2BB2X2M)                              0.47       1.74 r
  U0_ALU/U135/Y (AOI21X2M)                                0.29       2.03 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       2.03 f
  data arrival time                                                  2.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U0_RegFile/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][7]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][7]/Q (DFFRHQX4M)             0.60       0.60 f
  U0_RegFile/REG0[7] (REG_FILE)                           0.00       0.60 f
  U0_ALU/A[7] (ALU)                                       0.00       0.60 f
  U0_ALU/div_37/a[7] (ALU_DW_div_uns_0)                   0.00       0.60 f
  U0_ALU/div_37/U36/Y (OR2X12M)                           0.26       0.85 f
  U0_ALU/div_37/U14/Y (AND3X6M)                           0.19       1.05 f
  U0_ALU/div_37/U41/Y (NAND2X12M)                         0.12       1.16 r
  U0_ALU/div_37/U2/Y (CLKINVX20M)                         0.09       1.25 f
  U0_ALU/div_37/quotient[7] (ALU_DW_div_uns_0)            0.00       1.25 f
  U0_ALU/U125/Y (AOI22X1M)                                0.47       1.72 r
  U0_ALU/U122/Y (AOI31X2M)                                0.41       2.13 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       2.13 f
  data arrival time                                                  2.13

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U0_RegFile/reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][0]/Q (DFFRQX2M)              0.79       0.79 f
  U0_RegFile/REG0[0] (REG_FILE)                           0.00       0.79 f
  U0_ALU/A[0] (ALU)                                       0.00       0.79 f
  U0_ALU/U42/Y (BUFX6M)                                   0.57       1.36 f
  U0_ALU/U12/Y (AOI222X4M)                                0.48       1.85 r
  U0_ALU/U7/Y (AND3X6M)                                   0.27       2.12 r
  U0_ALU/U4/Y (NOR2X8M)                                   0.08       2.20 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       2.20 f
  data arrival time                                                  2.20

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U0_RegFile/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][5]/CK (DFFRQX4M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[1][5]/Q (DFFRQX4M)              0.55       0.55 r
  U0_RegFile/U7/Y (CLKINVX20M)                            0.13       0.68 f
  U0_RegFile/U6/Y (CLKINVX40M)                            0.15       0.83 r
  U0_RegFile/REG1[5] (REG_FILE)                           0.00       0.83 r
  U0_ALU/B[5] (ALU)                                       0.00       0.83 r
  U0_ALU/U160/Y (OAI222X1M)                               0.42       1.25 f
  U0_ALU/U120/Y (AOI221X2M)                               0.57       1.82 r
  U0_ALU/U118/Y (AOI31X2M)                                0.39       2.21 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.21 f
  data arrival time                                                  2.21

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: U0_RegFile/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][2]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][2]/Q (DFFRHQX8M)             0.58       0.58 f
  U0_RegFile/REG1[2] (REG_FILE)                           0.00       0.58 f
  U0_ALU/B[2] (ALU)                                       0.00       0.58 f
  U0_ALU/add_34/B[2] (ALU_DW01_add_0)                     0.00       0.58 f
  U0_ALU/add_34/U1_2/S (ADDFX2M)                          0.68       1.26 f
  U0_ALU/add_34/SUM[2] (ALU_DW01_add_0)                   0.00       1.26 f
  U0_ALU/U102/Y (AOI22X1M)                                0.56       1.82 r
  U0_ALU/U101/Y (AOI31X2M)                                0.43       2.25 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.25 f
  data arrival time                                                  2.25

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (DFFRHQX4M)             0.49       0.49 r
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.49 r
  U0_ALU/B[6] (ALU)                                       0.00       0.49 r
  U0_ALU/U3/Y (BUFX8M)                                    0.35       0.84 r
  U0_ALU/U127/Y (OAI222X1M)                               0.46       1.31 f
  U0_ALU/U74/Y (AOI221X2M)                                0.57       1.88 r
  U0_ALU/U72/Y (AOI31X2M)                                 0.39       2.27 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       2.27 f
  data arrival time                                                  2.27

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       2.29 f
  data arrival time                                                  2.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: U0_RegFile/reg_file_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[1][1]/Q (DFFRQX2M)              0.64       0.64 f
  U0_RegFile/U9/Y (BUFX20M)                               0.26       0.90 f
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.90 f
  U0_ALU/B[1] (ALU)                                       0.00       0.90 f
  U0_ALU/U169/Y (OAI2B2X1M)                               0.44       1.34 f
  U0_ALU/U100/Y (AOI211X2M)                               0.65       1.99 r
  U0_ALU/U10/Y (AOI31X2M)                                 0.41       2.40 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.40 f
  data arrival time                                                  2.40

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        2.35


  Startpoint: U0_RegFile/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][7]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][7]/Q (DFFRHQX2M)             0.39       0.39 f
  U0_RegFile/U3/Y (CLKBUFX24M)                            0.34       0.73 f
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.73 f
  U0_ALU/B[7] (ALU)                                       0.00       0.73 f
  U0_ALU/mult_36/B[7] (ALU_DW02_mult_0)                   0.00       0.73 f
  U0_ALU/mult_36/U36/Y (CLKINVX4M)                        0.78       1.52 r
  U0_ALU/mult_36/U25/Y (NOR2X2M)                          0.48       2.00 f
  U0_ALU/mult_36/U9/Y (AND2X2M)                           0.39       2.39 f
  U0_ALU/mult_36/FS_1/B[13] (ALU_DW01_add_1)              0.00       2.39 f
  U0_ALU/mult_36/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.77 f
  U0_ALU/mult_36/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       2.77 f
  U0_ALU/mult_36/PRODUCT[15] (ALU_DW02_mult_0)            0.00       2.77 f
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.40       3.16 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       3.16 f
  data arrival time                                                  3.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.09


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U59/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U0_SYS_CTRL/current_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[0]/Q (DFFRQX4M)                 0.89       0.89 f
  U0_SYS_CTRL/U61/Y (NAND2X2M)                            0.74       1.64 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.65       2.29 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.29 f
  U0_ALU/EN (ALU)                                         0.00       2.29 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.89       3.18 r
  U0_ALU/U63/Y (OAI2BB1X2M)                               0.36       3.54 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.54 f
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.47


  Startpoint: U1_RST_SYNC/rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[1]/Q (DFFRQX2M)                 0.61       0.61 f
  U1_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U1_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.61       0.61 f
  U1_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)      0.61       0.61 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)      0.61       0.61 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)      0.61       0.61 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)      0.61       0.61 f
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.70       0.70 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ref_sync/sync_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_ff_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_ref_sync/sync_ff_reg[0]/Q (DFFRQX2M)                 0.70       0.70 f
  U0_ref_sync/sync_ff_reg[1]/D (DFFRQX2M)                 0.00       0.70 f
  data arrival time                                                  0.70

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_ff_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/Q (DFFRQX2M)           0.79       0.79 f
  U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[3]/D (DFFRQX2M)      0.00       0.79 f
  data arrival time                                                  0.79

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[0]/CK (DFFRX4M)           0.00       0.00 r
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[0]/QN (DFFRX4M)           0.62       0.62 r
  U0_FIFO/u0_FIFO_WR/U20/Y (XNOR2X2M)                     0.29       0.92 f
  U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[0]/D (DFFRQX2M)      0.00       0.92 f
  data arrival time                                                  0.92

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_WR/gray_wr_ptr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/Q (DFFRQX2M)           0.79       0.79 f
  U0_FIFO/u0_FIFO_WR/U16/Y (XNOR2X2M)                     0.34       1.13 f
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/D (DFFRQX2M)           0.00       1.13 f
  data arrival time                                                  1.13

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_RegFile/reg_file_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[2][5]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[2][5]/Q (DFFRHQX8M)             0.58       0.58 f
  U0_RegFile/U146/Y (OAI2BB2X1M)                          0.52       1.10 f
  U0_RegFile/reg_file_reg[2][5]/D (DFFRHQX8M)             0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[2][5]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_RegFile/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][2]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][2]/Q (DFFRHQX8M)             0.58       0.58 f
  U0_RegFile/U137/Y (OAI2BB2X1M)                          0.52       1.10 f
  U0_RegFile/reg_file_reg[1][2]/D (DFFRHQX8M)             0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[1][2]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RegFile/reg_file_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[0][4]/Q (DFFRHQX8M)             0.59       0.59 f
  U0_RegFile/U132/Y (OAI2BB2X1M)                          0.53       1.11 f
  U0_RegFile/reg_file_reg[0][4]/D (DFFRHQX8M)             0.00       1.11 f
  data arrival time                                                  1.11

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/reg_file_reg[0][4]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]/CK (DFFRQX4M)          0.00       0.00 r
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]/Q (DFFRQX4M)           0.84       0.84 f
  U0_FIFO/u0_FIFO_WR/U15/Y (XNOR2X2M)                     0.35       1.19 f
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]/D (DFFRQX4M)           0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_WR/wr_ptr_reg[2]/CK (DFFRQX4M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/Address_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/Address_reg[1]/Q (DFFRQX2M)                 0.70       0.70 f
  U0_SYS_CTRL/U65/Y (OAI2BB2X1M)                          0.49       1.19 f
  U0_SYS_CTRL/Address_reg[1]/D (DFFRQX2M)                 0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/Address_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                 0.70       0.70 f
  U0_SYS_CTRL/U85/Y (OAI2BB2X1M)                          0.49       1.19 f
  U0_SYS_CTRL/Address_reg[0]/D (DFFRQX2M)                 0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]/Q (DFFRQX2M)
                                                          0.70       0.70 f
  U0_FIFO/u0_FIFO_MEMORY/U53/Y (OAI2BB2X1M)               0.50       1.20 f
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]/Q (DFFRQX2M)
                                                          0.70       0.70 f
  U0_FIFO/u0_FIFO_MEMORY/U52/Y (OAI2BB2X1M)               0.50       1.20 f
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]/Q (DFFRQX2M)
                                                          0.70       0.70 f
  U0_FIFO/u0_FIFO_MEMORY/U51/Y (OAI2BB2X1M)               0.50       1.20 f
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_MEMORY/regArr_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_RST_SYNC/rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[1]/Q (DFFRQX2M)                 0.61       0.61 f
  U0_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.61       0.61 f
  U0_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.71       0.71 f
  U0_ClkDiv/U31/Y (CLKXOR2X2M)             0.41       1.12 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       1.12 f
  data arrival time                                   1.12

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.71       0.71 f
  U1_ClkDiv/U31/Y (CLKXOR2X2M)             0.41       1.12 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       1.12 f
  data arrival time                                   1.12

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.70       0.70 f
  U0_ClkDiv/U34/Y (XNOR2X1M)                              0.43       1.13 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.13 f
  data arrival time                                                  1.13

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.70       0.70 f
  U1_ClkDiv/U34/Y (XNOR2X1M)                              0.43       1.13 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.13 f
  data arrival time                                                  1.13

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX4M)                     0.79       0.79 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.59       1.38 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (DFFRQX4M)                     0.79       0.79 f
  U1_ClkDiv/U9/Y (AO22XLM)                                0.59       1.38 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.65       1.52 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U8/Y (AO22XLM)                                0.65       1.52 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U13/Y (AO22XLM)                               0.65       1.52 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.65       1.52 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.65       1.52 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.65       1.52 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.65       1.52 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.65       1.52 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.65       1.52 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.87       0.87 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.65       1.52 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U11/Y (AO22XLM)                               0.65       1.52 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.87       0.87 f
  U1_ClkDiv/U10/Y (AO22XLM)                               0.65       1.52 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/QN (DFFRX4M)
                                                          0.62       0.62 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U5/Y (OAI33X2M)      0.24       0.86 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/D (DFFRX4M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/QN (DFFRX4M)
                                                          0.81       0.81 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U30/Y (OAI32X2M)     0.28       1.09 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/D (DFFRX4M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/QN (DFFRX4M)
                                                          0.82       0.82 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U31/Y (OAI32X2M)     0.33       1.14 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/D (DFFRX4M)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/QN (DFFRX4M)
                                                          0.73       0.73 f
  U0_UART/u0_UART_RX/U0_fsm/U36/Y (NAND3X2M)              0.34       1.07 r
  U0_UART/u0_UART_RX/U0_fsm/U35/Y (OAI32X2M)              0.24       1.31 f
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/D (DFFRX4M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U14/Y (OAI22X1M)     0.47       1.33 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U17/Y (OAI22X1M)     0.47       1.33 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U16/Y (OAI22X1M)     0.47       1.33 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U15/Y (OAI22X1M)     0.47       1.33 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit (RX_data_sampling)
                                                          0.00       0.87 f
  U0_UART/u0_UART_RX/U2_str_check/sampled_bit (RX_str_check)
                                                          0.00       0.87 f
  U0_UART/u0_UART_RX/U2_str_check/U2/Y (AO2B2X2M)         0.50       1.38 f
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/D (DFFRX4M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U21/Y (OAI2BB2X1M)
                                                          0.53       1.39 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[0]/Q (DFFRQX2M)
                                                          0.79       0.79 f
  U0_UART/u0_UART_RX/U6_data_sampling/U41/Y (NAND2X2M)
                                                          0.34       1.13 r
  U0_UART/u0_UART_RX/U6_data_sampling/U40/Y (AOI21X2M)
                                                          0.27       1.40 f
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.53       1.39 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/Q (DFFRQX2M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_RX/U3_stp_chk/U2/Y (OAI2BB2X1M)         0.57       1.44 f
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/D (DFFRQX2M)
                                                          0.00       1.44 f
  data arrival time                                                  1.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/QN (DFFRX4M)
                                                          0.68       0.68 f
  U0_UART/u0_UART_RX/U0_fsm/U29/Y (AOI33X2M)              0.46       1.14 r
  U0_UART/u0_UART_RX/U0_fsm/U27/Y (NAND3BX2M)             0.35       1.49 f
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_RX/U4_deserializer/U24/Y (OAI21X2M)     0.38       1.25 r
  U0_UART/u0_UART_RX/U4_deserializer/U22/Y (NAND2X2M)     0.27       1.52 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[1]/QN (DFFRX4M)
                                                          0.68       0.68 f
  U0_UART/u0_UART_RX/U0_fsm/U3/Y (NAND3X4M)               0.52       1.20 r
  U0_UART/u0_UART_RX/U0_fsm/U32/Y (OAI21X2M)              0.33       1.53 f
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/D (DFFRX4M)
                                                          0.00       1.53 f
  data arrival time                                                  1.53

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U0_fsm/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/Q (DFFRX4M)
                                                          0.97       0.97 f
  U0_UART/u0_UART_RX/U1_parity_check/U3/Y (OAI2BB2X1M)
                                                          0.54       1.51 f
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/D (DFFRX4M)
                                                          0.00       1.51 f
  data arrival time                                                  1.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.79       0.79 f
  U0_UART/u0_UART_RX/U4_deserializer/U20/Y (AOI32X1M)     0.53       1.32 r
  U0_UART/u0_UART_RX/U4_deserializer/U19/Y (INVX2M)       0.26       1.58 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       1.58 f
  data arrival time                                                  1.58

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRX4M)
                                                          1.30       1.30 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U35/Y (NOR2X2M)      0.32       1.62 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/D (DFFRX4M)
                                                          0.00       1.62 f
  data arrival time                                                  1.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/Q (DFFRQX2M)
                                                          0.79       0.79 f
  U0_UART/u0_UART_RX/U6_data_sampling/U48/Y (AOI22X1M)
                                                          0.62       1.41 r
  U0_UART/u0_UART_RX/U6_data_sampling/U47/Y (NOR2X2M)     0.27       1.68 f
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/D (DFFRQX2M)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_RX/U6_data_sampling/sample_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX1M)      0.70       0.70 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX1M)      0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX1M)      0.70       0.70 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX1M)      0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX1M)      0.70       0.70 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX1M)      0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX1M)      0.70       0.70 f
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX1M)      0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_WrInc_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[2]/CK (DFFSX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[2]/Q (DFFSX4M)
                                                          0.60       0.60 r
  U0_UART/u0_UART_TX/u0_fsm/U14/Y (AOI21X2M)              0.15       0.75 f
  U0_UART/u0_UART_TX/u0_fsm/busy (TX_fsm_datawidth8)      0.00       0.75 f
  U0_UART/u0_UART_TX/BUSY (UART_TX_DATAWIDTH8)            0.00       0.75 f
  U0_UART/BUSY (UART)                                     0.00       0.75 f
  U1_WrInc_PULSE_GEN/lvl_sig (PULSE_GEN_0)                0.00       0.75 f
  U1_WrInc_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)            0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_WrInc_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (DFFRX4M)           0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/Q (DFFRX4M)            0.84       0.84 f
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/D (DFFRQX1M)      0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U1_WrInc_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_WrInc_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_WrInc_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)           0.00       0.00 r
  U1_WrInc_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)            0.86       0.86 f
  U1_WrInc_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)            0.00       0.86 f
  data arrival time                                                  0.86

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_WrInc_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/QN (DFFRX4M)
                                                          0.71       0.71 r
  U0_UART/u0_UART_TX/u0_serializer/U12/Y (OAI32X2M)       0.27       0.98 f
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/D (DFFRQX1M)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRHQX8M)         0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/Q (DFFRHQX8M)          0.66       0.66 f
  U0_FIFO/u0_FIFO_RD/U19/Y (XNOR2X2M)                     0.36       1.03 f
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/D (DFFRHQX8M)          0.00       1.03 f
  data arrival time                                                  1.03

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRHQX8M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/QN (DFFRX4M)
                                                          0.71       0.71 r
  U0_UART/u0_UART_TX/u0_serializer/U17/Y (OAI22X1M)       0.38       1.09 f
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/D (DFFRX4M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRHQX8M)         0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/Q (DFFRHQX8M)          0.66       0.66 f
  U0_FIFO/u0_FIFO_RD/U17/Y (CLKXOR2X2M)                   0.45       1.11 f
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[2]/D (DFFRQX1M)      0.00       1.11 f
  data arrival time                                                  1.11

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRHQX8M)         0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/Q (DFFRHQX8M)          0.66       0.66 f
  U0_FIFO/u0_FIFO_RD/U16/Y (CLKXOR2X2M)                   0.45       1.11 f
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[1]/D (DFFRQX1M)      0.00       1.11 f
  data arrival time                                                  1.11

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[1]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (DFFRX4M)           0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/Q (DFFRX4M)            0.84       0.84 f
  U0_FIFO/u0_FIFO_RD/U20/Y (XNOR2X2M)                     0.29       1.14 f
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/D (DFFRX4M)            0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (DFFRX4M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/QN (DFFRX1M)           0.74       0.74 f
  U0_FIFO/u0_FIFO_RD/U23/Y (XNOR2X2M)                     0.42       1.16 f
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[0]/D (DFFRQX1M)      0.00       1.16 f
  data arrival time                                                  1.16

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[0]/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[1]/QN (DFFRX4M)
                                                          0.71       0.71 r
  U0_UART/u0_UART_TX/u0_fsm/U3/Y (OAI222X1M)              0.43       1.15 f
  U0_UART/u0_UART_TX/u0_fsm/current_reg[2]/D (DFFSX4M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_fsm/current_reg[2]/CK (DFFSX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U0_UART/u0_UART_TX/u0_serializer/U21/Y (AO22X1M)        0.49       1.19 f
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/D (DFFRQX1M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRX1M)            0.87       0.87 f
  U0_FIFO/u0_FIFO_RD/U22/Y (XNOR2X2M)                     0.37       1.25 f
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/D (DFFRX1M)            0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U0_UART/u0_UART_TX/u0_serializer/U26/Y (AO22X1M)        0.56       1.26 f
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U0_UART/u0_UART_TX/u0_serializer/U23/Y (AO22X1M)        0.56       1.26 f
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U0_UART/u0_UART_TX/u0_serializer/U22/Y (AO22X1M)        0.56       1.26 f
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


1
