Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar 28 18:32:01 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 1          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 16         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell usbif/cmd_rx/FSM_sequential_state[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cmd_ctrl/FSM_sequential_state_reg[0]/CLR, cmd_ctrl/FSM_sequential_state_reg[1]/CLR, cmd_ctrl/FSM_sequential_state_reg[2]/CLR, cmd_ctrl/FSM_sequential_state_reg[3]/CLR, cmd_ctrl/active_cmd_reg[0]/CLR, cmd_ctrl/active_cmd_reg[16]/CLR, cmd_ctrl/active_cmd_reg[17]/CLR, cmd_ctrl/active_cmd_reg[18]/CLR, cmd_ctrl/active_cmd_reg[19]/CLR, cmd_ctrl/active_cmd_reg[20]/CLR, cmd_ctrl/active_cmd_reg[21]/CLR, cmd_ctrl/active_cmd_reg[22]/CLR, cmd_ctrl/active_cmd_reg[23]/CLR, cmd_ctrl/active_cmd_reg[24]/CLR, cmd_ctrl/active_cmd_reg[25]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell usbif/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X105Y27 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell usbif/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) clkout
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) clkout
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) clkout
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) clkout
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data[4] relative to clock(s) clkout
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data[5] relative to clock(s) clkout
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data[6] relative to clock(s) clkout
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data[7] relative to clock(s) clkout
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk, clkout
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rxf_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on txe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on mnhrpt relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on nhalga relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on oe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rd_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on wr_n relative to clock(s) clkout
Related violations: <none>


