Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 29 14:41:54 2022
| Host         : LAPTOP-6D15CRP5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ugv_wrapper_timing_summary_routed.rpt -pb ugv_wrapper_timing_summary_routed.pb -rpx ugv_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ugv_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                 7936        0.012        0.000                      0                 7936        4.020        0.000                       0                  3272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.128        0.000                      0                 7785        0.012        0.000                      0                 7785        4.020        0.000                       0                  3251  
clk_fpga_1         17.391        0.000                      0                   20        0.268        0.000                      0                   20        9.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.491        0.000                      0                  111        1.057        0.000                      0                  111  
**async_default**  clk_fpga_0         clk_fpga_1               5.155        0.000                      0                   20        0.889        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 4.665ns (47.942%)  route 5.066ns (52.058%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.643     2.937    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y83         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=18, routed)          1.077     4.470    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16]_0[5]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.608     5.203    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     5.610 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0/O[1]
                         net (fo=2, routed)           0.719     6.329    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_n_6
    SLICE_X47Y85         LUT4 (Prop_lut4_I0_O)        0.332     6.661 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10/O
                         net (fo=3, routed)           0.718     7.378    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.327     7.705 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1/O
                         net (fo=1, routed)           0.331     8.036    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.432 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.651 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__1/O[0]
                         net (fo=1, routed)           0.452     9.103    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[11]
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.295     9.398 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4/O
                         net (fo=1, routed)           0.000     9.398    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.799    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.133 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.714    10.847    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.303    11.150 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.150    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.700 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.700    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.922 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.446    12.369    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[16]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.299    12.668 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1/O
                         net (fo=1, routed)           0.000    12.668    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1_n_0
    SLICE_X43Y89         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.477    12.656    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X43Y89         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.032    12.796    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 4.963ns (51.141%)  route 4.742ns (48.859%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.716     3.010    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=21, routed)          1.034     4.500    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16][1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.668     5.292    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.948 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.170 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.455     6.625    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.308     7.233    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.812     8.169    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.716 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/O[2]
                         net (fo=1, routed)           0.544     9.260    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[9]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.301     9.561 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.561    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.111 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.112    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.454    10.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X58Y101        LUT2 (Prop_lut2_I1_O)        0.303    11.203 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.203    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.736 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.736    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.955 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.465    12.420    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[16]
    SLICE_X60Y102        LUT5 (Prop_lut5_I2_O)        0.295    12.715 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1/O
                         net (fo=1, routed)           0.000    12.715    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1_n_0
    SLICE_X60Y102        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.715    12.894    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y102        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.031    12.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 4.866ns (50.741%)  route 4.724ns (49.259%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.716     3.010    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=21, routed)          1.034     4.500    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16][1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.668     5.292    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.948 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.170 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.455     6.625    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.308     7.233    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.812     8.169    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.716 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/O[2]
                         net (fo=1, routed)           0.544     9.260    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[9]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.301     9.561 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.561    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.111 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.112    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.454    10.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X58Y101        LUT2 (Prop_lut2_I1_O)        0.303    11.203 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.203    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.846 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.447    12.293    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[15]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.307    12.600 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.600    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1_n_0
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.715    12.894    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X60Y101        FDCE (Setup_fdce_C_D)        0.032    12.901    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 4.476ns (46.902%)  route 5.067ns (53.098%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.643     2.937    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y83         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=18, routed)          1.077     4.470    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16]_0[5]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.608     5.203    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     5.610 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0/O[1]
                         net (fo=2, routed)           0.719     6.329    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_n_6
    SLICE_X47Y85         LUT4 (Prop_lut4_I0_O)        0.332     6.661 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10/O
                         net (fo=3, routed)           0.718     7.378    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.327     7.705 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1/O
                         net (fo=1, routed)           0.331     8.036    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.432 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.651 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__1/O[0]
                         net (fo=1, routed)           0.452     9.103    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[11]
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.295     9.398 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4/O
                         net (fo=1, routed)           0.000     9.398    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.799    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.133 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.714    10.847    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.303    11.150 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.150    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.730 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.448    12.178    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[14]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.302    12.480 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.480    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[14]_i_1_n_0
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.475    12.654    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X43Y87         FDCE (Setup_fdce_C_D)        0.029    12.791    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 5.026ns (53.133%)  route 4.433ns (46.867%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.645     2.939    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y84         FDRE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=19, routed)          0.914     4.371    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16]_0[1]
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.495 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_3/O
                         net (fo=2, routed)           0.660     5.155    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_3_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.279    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.829 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.829    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.051 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.454     6.504    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X35Y86         LUT4 (Prop_lut4_I3_O)        0.293     6.797 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.465     7.262    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.326     7.588 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_2/O
                         net (fo=1, routed)           0.619     8.207    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.611 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.830 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__1/O[0]
                         net (fo=1, routed)           0.422     9.252    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[11]
    SLICE_X38Y85         LUT3 (Prop_lut3_I2_O)        0.295     9.547 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4/O
                         net (fo=1, routed)           0.000     9.547    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.923 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.246 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.453    10.699    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.306    11.005 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.005    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.645 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.447    12.092    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[15]
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.306    12.398 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.398    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1_n_0
    SLICE_X40Y88         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.476    12.655    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X40Y88         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X40Y88         FDCE (Setup_fdce_C_D)        0.032    12.762    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 5.151ns (54.590%)  route 4.285ns (45.410%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.645     2.939    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y84         FDRE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=19, routed)          0.914     4.371    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16]_0[1]
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.495 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_3/O
                         net (fo=2, routed)           0.660     5.155    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_3_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.279    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.829 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.829    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.051 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.454     6.504    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X35Y86         LUT4 (Prop_lut4_I3_O)        0.293     6.797 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.465     7.262    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.326     7.588 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_2/O
                         net (fo=1, routed)           0.619     8.207    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.611 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.830 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__1/O[0]
                         net (fo=1, routed)           0.422     9.252    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[11]
    SLICE_X38Y85         LUT3 (Prop_lut3_I2_O)        0.295     9.547 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4/O
                         net (fo=1, routed)           0.000     9.547    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.923 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.246 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.453    10.699    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.306    11.005 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.005    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.555 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.555    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.777 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.299    12.076    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[16]
    SLICE_X41Y89         LUT5 (Prop_lut5_I2_O)        0.299    12.375 r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1/O
                         net (fo=1, routed)           0.000    12.375    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[16]_i_1_n_0
    SLICE_X41Y89         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.477    12.656    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X41Y89         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X41Y89         FDCE (Setup_fdce_C_D)        0.031    12.762    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 4.540ns (47.980%)  route 4.922ns (52.020%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.643     2.937    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y83         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=18, routed)          1.077     4.470    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16]_0[5]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.608     5.203    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_i_4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     5.610 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0/O[1]
                         net (fo=2, routed)           0.719     6.329    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__30_carry__0_n_6
    SLICE_X47Y85         LUT4 (Prop_lut4_I0_O)        0.332     6.661 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10/O
                         net (fo=3, routed)           0.718     7.378    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_10_n_0
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.327     7.705 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1/O
                         net (fo=1, routed)           0.331     8.036    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.432 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.651 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__1/O[0]
                         net (fo=1, routed)           0.452     9.103    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[11]
    SLICE_X44Y85         LUT3 (Prop_lut3_I2_O)        0.295     9.398 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4/O
                         net (fo=1, routed)           0.000     9.398    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.799    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.133 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.714    10.847    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.303    11.150 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.150    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.790 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.303    12.093    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[15]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.306    12.399 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.399    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_1_n_0
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.475    12.654    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/C
                         clock pessimism              0.262    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X43Y87         FDCE (Setup_fdce_C_D)        0.031    12.793    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 4.565ns (48.231%)  route 4.900ns (51.769%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.716     3.010    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=21, routed)          1.034     4.500    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16][1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.668     5.292    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.948 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.170 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.455     6.625    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.308     7.233    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.812     8.169    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.716 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/O[2]
                         net (fo=1, routed)           0.544     9.260    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[9]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.301     9.561 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.561    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.201 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.610    10.811    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[11]
    SLICE_X58Y100        LUT2 (Prop_lut2_I1_O)        0.306    11.117 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.117    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_8_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.493 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.493    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_3_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.712 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.468    12.180    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[12]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.295    12.475 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[12]_i_1/O
                         net (fo=1, routed)           0.000    12.475    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[12]_i_1_n_0
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.715    12.894    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X60Y101        FDCE (Setup_fdce_C_D)        0.029    12.898    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 4.680ns (49.685%)  route 4.739ns (50.315%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.716     3.010    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=21, routed)          1.034     4.500    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16][1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.668     5.292    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.948 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.170 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.455     6.625    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.308     7.233    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.812     8.169    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.716 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/O[2]
                         net (fo=1, routed)           0.544     9.260    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[9]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.301     9.561 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.561    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.201 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.610    10.811    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[11]
    SLICE_X58Y100        LUT2 (Prop_lut2_I1_O)        0.306    11.117 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.117    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_8_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.493 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.493    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_3_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.816 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.307    12.123    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[13]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.429 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[13]_i_1/O
                         net (fo=1, routed)           0.000    12.429    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[13]_i_1_n_0
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.715    12.894    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X60Y101        FDCE (Setup_fdce_C_D)        0.031    12.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 4.795ns (51.108%)  route 4.587ns (48.892%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.716     3.010    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=21, routed)          1.034     4.500    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_rdata_reg[16][1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.624 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.668     5.292    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_i_8_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.948 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__0_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.170 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1/O[0]
                         net (fo=2, routed)           0.455     6.625    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__0_carry__1_n_7
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11/O
                         net (fo=4, routed)           0.308     7.233    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_11_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.812     8.169    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0_i_3_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.716 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2__60_carry__0/O[2]
                         net (fo=1, routed)           0.544     9.260    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r2[9]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.301     9.561 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.561    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[11]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.111 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.112    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[11]_i_2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.454    10.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_r[13]
    SLICE_X58Y101        LUT2 (Prop_lut2_I1_O)        0.303    11.203 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10/O
                         net (fo=1, routed)           0.000    11.203    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[15]_i_10_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.781 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.311    12.091    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg0[14]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.301    12.392 r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.392    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg[14]_i_1_n_0
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.715    12.894    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X60Y101        FDCE (Setup_fdce_C_D)        0.031    12.900    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.332%)  route 0.246ns (49.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.246     1.303    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.101     1.404 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.404    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X26Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.930     1.296    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.188%)  route 0.200ns (51.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.634     0.970    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=1, routed)           0.200     1.311    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg3[25]
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.356 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.356    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X47Y104        FDRE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.910     1.276    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y104        FDRE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.091     1.328    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.232%)  route 0.234ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.639     0.975    ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y101        FDRE                                         r  ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.234     1.373    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X38Y97         SRLC32E                                      r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.825     1.191    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.106%)  route 0.226ns (54.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.548     0.884    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y85         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=14, routed)          0.226     1.251    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.296 r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.296    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3[0]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.819     1.185    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y85         FDRE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.092     1.242    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.647%)  route 0.231ns (55.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.551     0.887    ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[16]/Q
                         net (fo=1, routed)           0.231     1.258    ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM[16]
    SLICE_X47Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.303 r  ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.303    ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X47Y95         FDRE                                         r  ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.824     1.190    ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.091     1.246    ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.246ns (46.415%)  route 0.284ns (53.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.284     1.342    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.440 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.440    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[23]
    SLICE_X26Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.930     1.296    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.246%)  route 0.313ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.577     0.913    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.313     1.367    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[21]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.412    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0_n_0
    SLICE_X28Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.931     1.297    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.329%)  route 0.171ns (53.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.639     0.975    ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y101        FDRE                                         r  ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.171     1.294    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y99         SRLC32E                                      r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.826     1.192    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.219    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.227ns (43.839%)  route 0.291ns (56.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.577     0.913    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.291     1.331    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.430 r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.430    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0_n_0
    SLICE_X28Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.931     1.297    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.444%)  route 0.252ns (57.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.554     0.890    ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/s00_axi_aclk
    SLICE_X47Y89         FDRE                                         r  ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[9]/Q
                         net (fo=1, routed)           0.252     1.283    ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM[9]
    SLICE_X51Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.328 r  ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.328    ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X51Y88         FDRE                                         r  ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.818     1.184    ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y88         FDRE                                         r  ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.092     1.241    ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0       ugv_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X66Y70    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X66Y69    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X66Y69    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X66Y69    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y69    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clock_1x_early_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y68    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_d_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y70    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y70    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_i_reg/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y78    ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y78    ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y74    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y72    ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       17.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.353 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.353    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_6
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 17.391    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.332 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.332    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_4
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.258 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.258    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_5
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             17.502ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.242 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.242    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_7
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                 17.502    

Slack (MET) :             17.505ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.239 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.239    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_6
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 17.505    

Slack (MET) :             17.526ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.218 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.218    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_4
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 17.526    

Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.144 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.144    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_5
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.616ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.905    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.128 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.128    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_7
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 17.616    

Slack (MET) :             17.619ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.125 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.125    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_6
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[9]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                 17.619    

Slack (MET) :             17.640ns  (required time - arrival time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.714     3.008    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     4.003    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[1]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.677 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.677    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.104 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.104    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_4
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
                         clock pessimism              0.264    22.984    
                         clock uncertainty           -0.302    22.682    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.062    22.744    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 17.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.578     0.914    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.176    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[2]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.287 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.287    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_5
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.847     1.213    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
                         clock pessimism             -0.299     0.914    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.105     1.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.578     0.914    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.176    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[6]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.287 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.287    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_5
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.847     1.213    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
                         clock pessimism             -0.299     0.914    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.105     1.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.188    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[5]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.299 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.299    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_5
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y94         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.189    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[1]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.300 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.300    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_5
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.189    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[9]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.300 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.300    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_5
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.578     0.914    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.176    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[2]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.320 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.320    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]_i_1_n_4
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.847     1.213    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/C
                         clock pessimism             -0.299     0.914    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.105     1.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.578     0.914    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.176    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg_n_0_[6]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.320 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.320    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]_i_1_n_4
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.847     1.213    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/C
                         clock pessimism             -0.299     0.914    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.105     1.019    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.188    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[5]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.332 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.332    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]_i_1_n_4
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y94         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.189    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[1]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.333 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.333    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[8]_i_1_n_4
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.579     0.915    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.189    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/p_0_in[9]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.333 r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.333    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]_i_1_n_4
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.105     1.020    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y93    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y93    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y95    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y95    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y94    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y95    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y95    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y95    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y92    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y92    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y92    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y92    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y91    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.580ns (12.046%)  route 4.235ns (87.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         2.056     7.815    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X38Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X38Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[2]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.580ns (12.046%)  route 4.235ns (87.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         2.056     7.815    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X38Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X38Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[3]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.580ns (12.046%)  route 4.235ns (87.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         2.056     7.815    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X38Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X38Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[5]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.580ns (12.046%)  route 4.235ns (87.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         2.056     7.815    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X38Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X38Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[6]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.580ns (12.053%)  route 4.232ns (87.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.108     5.564    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         2.124     7.812    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X42Y93         FDCE                                         f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.479    12.658    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X42Y93         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[16]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.580ns (12.745%)  route 3.971ns (87.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.108     5.564    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         1.862     7.551    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X43Y87         FDCE                                         f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.475    12.654    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X43Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.580ns (12.745%)  route 3.971ns (87.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.108     5.564    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.688 f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         1.862     7.551    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X43Y87         FDCE                                         f  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.475    12.654    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X43Y87         FDCE                                         r  ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X43Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/pulse_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.580ns (12.932%)  route 3.905ns (87.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         1.727     7.485    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X36Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/pulse_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/pulse_out_reg/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X36Y82         FDCE (Recov_fdce_C_CLR)     -0.361    12.264    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.580ns (12.932%)  route 3.905ns (87.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         1.727     7.485    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X36Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[0]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X36Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.580ns (12.932%)  route 3.905ns (87.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706     3.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.179     5.635    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.759 f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         1.727     7.485    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X36Y82         FDCE                                         f  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.471    12.650    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[1]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X36Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/ma_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  4.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.186ns (14.077%)  route 1.135ns (85.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.174     2.231    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y102        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y102        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[10]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.186ns (14.077%)  route 1.135ns (85.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.174     2.231    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y102        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y102        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.186ns (13.448%)  route 1.197ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.236     2.293    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y101        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.186ns (13.448%)  route 1.197ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.236     2.293    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y101        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.186ns (13.448%)  route 1.197ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.236     2.293    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y101        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.186ns (13.448%)  route 1.197ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.236     2.293    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X60Y101        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.935     1.301    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.186ns (12.849%)  route 1.262ns (87.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.301     2.357    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X58Y103        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.933     1.299    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X58Y103        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[0]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X58Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.197    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.186ns (12.849%)  route 1.262ns (87.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.301     2.357    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X58Y103        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.933     1.299    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X58Y103        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[1]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X58Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.197    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.186ns (12.849%)  route 1.262ns (87.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.301     2.357    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X58Y103        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.933     1.299    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X58Y103        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[2]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X58Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.197    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.186ns (12.849%)  route 1.262ns (87.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.961     2.012    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aresetn
    SLICE_X63Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/axi_awready_i_1/O
                         net (fo=176, routed)         0.301     2.357    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]
    SLICE_X58Y103        FDCE                                         f  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.933     1.299    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/s00_axi_aclk
    SLICE_X58Y103        FDCE                                         r  ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[3]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X58Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.197    ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  1.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.821ns  (logic 0.580ns (15.179%)  route 3.241ns (84.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         1.068    16.821    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y91         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.821ns  (logic 0.580ns (15.179%)  route 3.241ns (84.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         1.068    16.821    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y91         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.821ns  (logic 0.580ns (15.179%)  route 3.241ns (84.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         1.068    16.821    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y91         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.821ns  (logic 0.580ns (15.179%)  route 3.241ns (84.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         1.068    16.821    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y91         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y91         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.760%)  route 3.100ns (84.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.927    16.680    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y92         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.760%)  route 3.100ns (84.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.927    16.680    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y92         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[5]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.760%)  route 3.100ns (84.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.927    16.680    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y92         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.760%)  route 3.100ns (84.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.927    16.680    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y92         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.540    22.719    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y92         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]/C
                         clock pessimism              0.000    22.719    
                         clock uncertainty           -0.337    22.382    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.405    21.977    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.289%)  route 2.981ns (83.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.808    16.561    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y93         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
                         clock pessimism              0.000    22.720    
                         clock uncertainty           -0.337    22.383    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    21.978    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.289%)  route 2.981ns (83.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 13.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        1.706    13.000    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456    13.456 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.173    15.629    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.124    15.753 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.808    16.561    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y93         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          1.541    22.720    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
                         clock pessimism              0.000    22.720    
                         clock uncertainty           -0.337    22.383    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.405    21.978    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  5.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.186ns (12.927%)  route 1.253ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.289     2.348    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y94         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.186ns (12.927%)  route 1.253ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.289     2.348    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y94         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.186ns (12.927%)  route 1.253ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.289     2.348    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y94         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.186ns (12.927%)  route 1.253ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.289     2.348    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y94         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y94         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.696%)  route 1.279ns (87.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.315     2.375    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y95         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.696%)  route 1.279ns (87.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.315     2.375    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y95         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.696%)  route 1.279ns (87.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.315     2.375    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y95         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.696%)  route 1.279ns (87.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.315     2.375    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y95         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y95         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.186ns (12.394%)  route 1.315ns (87.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.351     2.410    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y93         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.186ns (12.394%)  route 1.315ns (87.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3251, routed)        0.574     0.910    ugv_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y66         FDRE                                         r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ugv_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.964     2.014    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/s00_axi_aresetn
    SLICE_X66Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.059 f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/axi_awready_i_1/O
                         net (fo=190, routed)         0.351     2.410    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear
    SLICE_X64Y93         FDCE                                         f  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ugv_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ugv_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ugv_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20, routed)          0.848     1.214    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/servoclock
    SLICE_X64Y93         FDCE                                         r  ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.337     1.551    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.951    





