Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  1 22:29:03 2021
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           62 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              82 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             268 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                        Enable Signal                                       |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                        |                1 |              2 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]    |                1 |              4 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/E[0]                 | design_1_i/z1top_fifo_display_0/inst/bp/button_synchronizer/reg_sync/q_reg[3]_0[0]            |                2 |              9 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/E[0]                 | design_1_i/z1top_fifo_display_0/inst/bp/button_synchronizer/reg_sync/q_reg[1]_0[0]            |                3 |              9 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/E[0]                 | design_1_i/z1top_fifo_display_0/inst/bp/button_synchronizer/reg_sync/SR[0]                    |                3 |              9 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/E[0]                 | design_1_i/z1top_fifo_display_0/inst/bp/button_synchronizer/reg_sync/q_reg[2]_0[0]            |                3 |              9 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                 |                3 |             10 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/display_controller/pixel_y/E[0]       | design_1_i/z1top_fifo_display_0/inst/bp/button_edge_detector/edge_detect/SR[0]                |                3 |             10 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/delay_reg/q_reg[0]_0[0]  | design_1_i/z1top_fifo_display_0/inst/bp/button_edge_detector/edge_detect/SR[0]                |                5 |             10 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_3         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_5         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[9]_0         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[9]_3         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_2         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[7]_1         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_4         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[7]_0         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_0         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[9]_2         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[9]_1         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[8]_0         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[8]_1         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]_1         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[8]_2         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[6]_0         |                                                                                               |                3 |             12 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/E[0]                    |                4 |             16 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/z1top_fifo_display_0/inst/bp/button_edge_detector/edge_detect/SR[0]                |                8 |             24 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                     |               11 |             32 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/fifo_deq_valid                   | design_1_i/z1top_fifo_display_0/inst/bp/button_edge_detector/edge_detect/pixel_x_rst          |                8 |             32 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/display_controller/pixel_x/q_reg[7]_0 | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/display_controller/pixel_y/pixel_y_rst   |                8 |             32 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                            |                                                                                               |               62 |            127 |
|  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | design_1_i/z1top_fifo_display_0/inst/play_reg/pixel_index_ce                               | design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/pixel_index_rst |               59 |            148 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


