Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 21:47:45 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.216        0.000                      0                  640        0.079        0.000                      0                  640        3.750        0.000                       0                   353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.216        0.000                      0                  640        0.079        0.000                      0                  640        3.750        0.000                       0                   353  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 2.789ns (47.842%)  route 3.041ns (52.158%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.660 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.660    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.983 r  U_CLOCK/clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.983    U_CLOCK/clk_counter_reg[24]_i_1_n_6
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.511    14.852    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[25]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.109    15.199    U_CLOCK/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 2.705ns (47.080%)  route 3.041ns (52.920%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.660 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.660    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.899 r  U_CLOCK/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.899    U_CLOCK/clk_counter_reg[24]_i_1_n_5
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.511    14.852    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[26]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.109    15.199    U_CLOCK/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.685ns (46.895%)  route 3.041ns (53.105%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.660 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.660    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.879 r  U_CLOCK/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.879    U_CLOCK/clk_counter_reg[24]_i_1_n_7
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.511    14.852    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  U_CLOCK/clk_counter_reg[24]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.109    15.199    U_CLOCK/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 2.672ns (46.774%)  route 3.041ns (53.226%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.866 r  U_CLOCK/clk_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.866    U_CLOCK/clk_counter_reg[20]_i_1_n_6
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y14          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.664ns (46.699%)  route 3.041ns (53.301%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.858 r  U_CLOCK/clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.858    U_CLOCK/clk_counter_reg[20]_i_1_n_4
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[23]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y14          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.588ns (45.980%)  route 3.041ns (54.020%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.782 r  U_CLOCK/clk_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.782    U_CLOCK/clk_counter_reg[20]_i_1_n_5
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[22]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y14          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.568ns (45.787%)  route 3.041ns (54.213%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.543    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.762 r  U_CLOCK/clk_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.762    U_CLOCK/clk_counter_reg[20]_i_1_n_7
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  U_CLOCK/clk_counter_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y14          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 2.555ns (45.661%)  route 3.041ns (54.339%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.749 r  U_CLOCK/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.749    U_CLOCK/clk_counter_reg[16]_i_1_n_6
    SLICE_X6Y13          FDCE                                         r  U_CLOCK/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  U_CLOCK/clk_counter_reg[17]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.547ns (45.583%)  route 3.041ns (54.417%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.632     5.153    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_CLOCK/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_CLOCK/clk_counter_reg[10]/Q
                         net (fo=5, routed)           0.869     6.540    U_CLOCK/clk_counter_reg[10]
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     6.692 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.154     6.846    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.326     7.172 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=1, routed)           0.638     7.810    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.575     8.509    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.805     9.438    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     9.562 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.562    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.075 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.741 r  U_CLOCK/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.741    U_CLOCK/clk_counter_reg[16]_i_1_n_4
    SLICE_X6Y13          FDCE                                         r  U_CLOCK/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.512    14.853    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  U_CLOCK/clk_counter_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 1.151ns (21.671%)  route 4.160ns (78.329%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.556     5.077    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 f  U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/Q
                         net (fo=8, routed)           1.410     6.965    U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.301     7.266 r  U_UART_FIFO_TOP/u_UART_Rx/o_sec[5]_i_8/O
                         net (fo=2, routed)           0.650     7.916    U_UART_FIFO_TOP/u_UART_Rx/o_sec[5]_i_8_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.040 r  U_UART_FIFO_TOP/u_UART_Rx/o_sec[5]_i_3/O
                         net (fo=4, routed)           1.016     9.056    U_UART_FIFO_TOP/u_UART_Rx/prev_btn_reg_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.124     9.180 f  U_UART_FIFO_TOP/u_UART_Rx/o_msec[6]_i_5/O
                         net (fo=8, routed)           0.551     9.731    U_CLOCK/o_msec_reg[0]_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     9.855 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.533    10.388    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  U_CLOCK/o_msec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.519    14.860    U_CLOCK/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_CLOCK/o_msec_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_CLOCK/o_msec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.262     1.869    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y21          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.852     1.979    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y21          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.583     1.466    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/Q
                         net (fo=1, routed)           0.110     1.717    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/DIB0
    SLICE_X6Y22          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.851     1.978    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y22          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.625    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.443%)  route 0.307ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.307     1.917    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    U_Btn_DB_CLEAR/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    U_Btn_DB_MIN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    U_Btn_DB_RUN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    U_Btn_DB_RUN/prev_rx_done_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    U_Btn_DB_SEC/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y14    U_CLOCK/clk_counter_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y14    U_CLOCK/clk_counter_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y14    U_CLOCK/clk_counter_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y15    U_CLOCK/clk_counter_reg[24]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK



