
*** Running vivado
    with args -log top_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_env.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Nov 23 11:37:51 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_env.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 514.871 ; gain = 199.492
Command: read_checkpoint -auto_incremental -incremental D:/lab8_bun/lab8_bun.srcs/utils_1/imports/synth_1/top_env.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/lab8_bun/lab8_bun.srcs/utils_1/imports/synth_1/top_env.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_env -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22128
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 979.789 ; gain = 448.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_env' [D:/Cod Suport/top_env.vhd:43]
INFO: [Synth 8-3491] module 'monoimpuls' declared at 'D:/Cod Suport/monoimpuls.vhd:36' bound to instance 'MPGW' of component 'monoimpuls' [D:/Cod Suport/top_env.vhd:78]
INFO: [Synth 8-638] synthesizing module 'monoimpuls' [D:/Cod Suport/monoimpuls.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'monoimpuls' (0#1) [D:/Cod Suport/monoimpuls.vhd:42]
INFO: [Synth 8-3491] module 'monoimpuls' declared at 'D:/Cod Suport/monoimpuls.vhd:36' bound to instance 'MPGR' of component 'monoimpuls' [D:/Cod Suport/top_env.vhd:79]
INFO: [Synth 8-3491] module 'mips_multi' declared at 'D:/Cod Suport/mips_multi.vhd:34' bound to instance 'MIPS' of component 'mips_multi' [D:/Cod Suport/top_env.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mips_multi' [D:/Cod Suport/mips_multi.vhd:46]
INFO: [Synth 8-3491] module 'regPC' declared at 'D:/Cod Suport/regPC.vhd:34' bound to instance 'program_counter' of component 'regPC' [D:/Cod Suport/mips_multi.vhd:228]
INFO: [Synth 8-638] synthesizing module 'regPC' [D:/Cod Suport/regPC.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regPC' (0#1) [D:/Cod Suport/regPC.vhd:43]
INFO: [Synth 8-3491] module 'muxpc_mem' declared at 'D:/Cod Suport/muxpc_mem.vhd:34' bound to instance 'instr_or_data' of component 'muxpc_mem' [D:/Cod Suport/mips_multi.vhd:229]
INFO: [Synth 8-638] synthesizing module 'muxpc_mem' [D:/Cod Suport/muxpc_mem.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'muxpc_mem' (0#1) [D:/Cod Suport/muxpc_mem.vhd:41]
INFO: [Synth 8-3491] module 'MEM' declared at 'D:/Cod Suport/MEM.vhd:36' bound to instance 'memory' of component 'MEM' [D:/Cod Suport/mips_multi.vhd:230]
INFO: [Synth 8-638] synthesizing module 'MEM' [D:/Cod Suport/MEM.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [D:/Cod Suport/MEM.vhd:47]
INFO: [Synth 8-3491] module 'InstructionReg' declared at 'D:/Cod Suport/InstructionReg.vhd:34' bound to instance 'instruction_register' of component 'InstructionReg' [D:/Cod Suport/mips_multi.vhd:231]
INFO: [Synth 8-638] synthesizing module 'InstructionReg' [D:/Cod Suport/InstructionReg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'InstructionReg' (0#1) [D:/Cod Suport/InstructionReg.vhd:43]
INFO: [Synth 8-3491] module 'memDataReg' declared at 'D:/Cod Suport/memDataReg.vhd:34' bound to instance 'memory_data_register' of component 'memDataReg' [D:/Cod Suport/mips_multi.vhd:232]
INFO: [Synth 8-638] synthesizing module 'memDataReg' [D:/Cod Suport/memDataReg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'memDataReg' (0#1) [D:/Cod Suport/memDataReg.vhd:43]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'D:/Cod Suport/ControUnit.vhd:34' bound to instance 'UC' of component 'ControlUnit' [D:/Cod Suport/mips_multi.vhd:233]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/Cod Suport/ControUnit.vhd:45]
INFO: [Synth 8-3491] module 'MicroSequencer' declared at 'D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroSequencer.vhd:4' bound to instance 'MS' of component 'MicroSequencer' [D:/Cod Suport/ControUnit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MicroSequencer' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroSequencer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MicroSequencer' (0#1) [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroSequencer.vhd:13]
INFO: [Synth 8-3491] module 'bistD' declared at 'D:/Cod Suport/bistD.vhd:34' bound to instance 'PC' of component 'bistD' [D:/Cod Suport/ControUnit.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bistD' [D:/Cod Suport/bistD.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bistD' (0#1) [D:/Cod Suport/bistD.vhd:41]
INFO: [Synth 8-3491] module 'MicroProgram' declared at 'D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:35' bound to instance 'MP' of component 'MicroProgram' [D:/Cod Suport/ControUnit.vhd:74]
INFO: [Synth 8-638] synthesizing module 'MicroProgram' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
WARNING: [Synth 8-614] signal 'external_ceva' is read in the process but is not in the sensitivity list [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:97]
WARNING: [Synth 8-614] signal 'pla_out' is read in the process but is not in the sensitivity list [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'MicroProgram' (0#1) [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [D:/Cod Suport/ControUnit.vhd:45]
INFO: [Synth 8-3491] module 'muxregdst' declared at 'D:/Cod Suport/muxregdst.vhd:34' bound to instance 'mux_reg_dst' of component 'muxregdst' [D:/Cod Suport/mips_multi.vhd:234]
INFO: [Synth 8-638] synthesizing module 'muxregdst' [D:/Cod Suport/muxregdst.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'muxregdst' (0#1) [D:/Cod Suport/muxregdst.vhd:41]
INFO: [Synth 8-3491] module 'mux_wrdata' declared at 'D:/Cod Suport/mux_wrdata.vhd:34' bound to instance 'mux_wr_data' of component 'mux_wrdata' [D:/Cod Suport/mips_multi.vhd:235]
INFO: [Synth 8-638] synthesizing module 'mux_wrdata' [D:/Cod Suport/mux_wrdata.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_wrdata' (0#1) [D:/Cod Suport/mux_wrdata.vhd:41]
INFO: [Synth 8-3491] module 'RF' declared at 'D:/Cod Suport/RF.vhd:36' bound to instance 'register_file' of component 'RF' [D:/Cod Suport/mips_multi.vhd:236]
INFO: [Synth 8-638] synthesizing module 'RF' [D:/Cod Suport/RF.vhd:49]
WARNING: [Synth 8-614] signal 'myRF' is read in the process but is not in the sensitivity list [D:/Cod Suport/RF.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RF' (0#1) [D:/Cod Suport/RF.vhd:49]
INFO: [Synth 8-3491] module 'regA' declared at 'D:/Cod Suport/regA.vhd:34' bound to instance 'registruA' of component 'regA' [D:/Cod Suport/mips_multi.vhd:237]
INFO: [Synth 8-638] synthesizing module 'regA' [D:/Cod Suport/regA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regA' (0#1) [D:/Cod Suport/regA.vhd:43]
INFO: [Synth 8-3491] module 'regB' declared at 'D:/Cod Suport/regB.vhd:34' bound to instance 'registruB' of component 'regB' [D:/Cod Suport/mips_multi.vhd:238]
INFO: [Synth 8-638] synthesizing module 'regB' [D:/Cod Suport/regB.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regB' (0#1) [D:/Cod Suport/regB.vhd:43]
INFO: [Synth 8-3491] module 'signext' declared at 'D:/Cod Suport/signext.vhd:34' bound to instance 'sign_extend' of component 'signext' [D:/Cod Suport/mips_multi.vhd:239]
INFO: [Synth 8-638] synthesizing module 'signext' [D:/Cod Suport/signext.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'signext' (0#1) [D:/Cod Suport/signext.vhd:39]
INFO: [Synth 8-3491] module 'EX' declared at 'D:/Cod Suport/EX.vhd:36' bound to instance 'execution' of component 'EX' [D:/Cod Suport/mips_multi.vhd:241]
INFO: [Synth 8-638] synthesizing module 'EX' [D:/Cod Suport/EX.vhd:53]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:80]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:81]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:82]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:83]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:84]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:85]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 5 wide [D:/Cod Suport/EX.vhd:86]
WARNING: [Synth 8-614] signal 'dif' is read in the process but is not in the sensitivity list [D:/Cod Suport/EX.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'EX' (0#1) [D:/Cod Suport/EX.vhd:53]
INFO: [Synth 8-3491] module 'regALU' declared at 'D:/Cod Suport/regALU.vhd:34' bound to instance 'registruALU' of component 'regALU' [D:/Cod Suport/mips_multi.vhd:242]
INFO: [Synth 8-638] synthesizing module 'regALU' [D:/Cod Suport/regALU.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regALU' (0#1) [D:/Cod Suport/regALU.vhd:43]
INFO: [Synth 8-3491] module 'mux_srcpc' declared at 'D:/Cod Suport/mux_srcpc.vhd:34' bound to instance 'mux_pc_source' of component 'mux_srcpc' [D:/Cod Suport/mips_multi.vhd:243]
INFO: [Synth 8-638] synthesizing module 'mux_srcpc' [D:/Cod Suport/mux_srcpc.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_srcpc' (0#1) [D:/Cod Suport/mux_srcpc.vhd:42]
WARNING: [Synth 8-614] signal 'pc' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'outmuxpc_mem' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'memData' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'instr' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'dataMem' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'wa' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'wdReg' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'ALUres' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'aluoutdata' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
WARNING: [Synth 8-614] signal 'zeroALU' is read in the process but is not in the sensitivity list [D:/Cod Suport/mips_multi.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'mips_multi' (0#1) [D:/Cod Suport/mips_multi.vhd:46]
WARNING: [Synth 8-614] signal 'mips_out' is read in the process but is not in the sensitivity list [D:/Cod Suport/top_env.vhd:82]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/Cod Suport/SSD.vhd:36' bound to instance 'sevsegdisp' of component 'SSD' [D:/Cod Suport/top_env.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Cod Suport/SSD.vhd:46]
INFO: [Synth 8-3491] module 'HEX7TOSEG' declared at 'D:/Cod Suport/HEX7TOSEG.vhd:37' bound to instance 'seg' of component 'HEX7TOSEG' [D:/Cod Suport/SSD.vhd:75]
INFO: [Synth 8-638] synthesizing module 'HEX7TOSEG' [D:/Cod Suport/HEX7TOSEG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HEX7TOSEG' (0#1) [D:/Cod Suport/HEX7TOSEG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [D:/Cod Suport/SSD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'top_env' (0#1) [D:/Cod Suport/top_env.vhd:43]
WARNING: [Synth 8-3848] Net microbradrss in module/entity MicroProgram does not have driver. [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:51]
WARNING: [Synth 8-3848] Net external_ceva in module/entity MicroProgram does not have driver. [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:52]
WARNING: [Synth 8-3848] Net pla_out in module/entity MicroProgram does not have driver. [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:49]
WARNING: [Synth 8-3848] Net microPc in module/entity MicroProgram does not have driver. [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:47]
WARNING: [Synth 8-3848] Net micro_br_contr in module/entity MicroProgram does not have driver. [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:50]
WARNING: [Synth 8-7129] Port enW in module MicroSequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port nextState[3] in module MicroSequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port nextState[2] in module MicroSequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port nextState[1] in module MicroSequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port nextState[0] in module MicroSequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[5] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.949 ; gain = 564.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.949 ; gain = 564.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.949 ; gain = 564.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'MicroSequencer'
WARNING: [Synth 8-327] inferring latch for variable 'outtemp_reg' [D:/Cod Suport/MEM.vhd:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     ife |                             0000 |                             0000
                      id |                             0001 |                             0001
                    rexe |                             0010 |                             0010
                     rwb |                             0011 |                             0011
                  oriexe |                             0100 |                             0100
                   oriwb |                             0101 |                             0101
                   lwexe |                             0110 |                             0110
                   lwmem |                             0111 |                             0111
                    lwwb |                             1000 |                             1000
                   swexe |                             1001 |                             1001
                   swmem |                             1010 |                             1010
                   brqex |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'MicroSequencer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.949 ; gain = 564.992
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	  12 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_env has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_env has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[4] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_env is either unconnected or has no load
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \MIPS/memory/outtemp_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[15]) is unused and will be removed from module top_env.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nextState[3] with 1st driver pin 'MIPS/UC/MP/nextState_inferred/nextState_reg[3]' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nextState[3] with 2nd driver pin 'GND' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
CRITICAL WARNING: [Synth 8-6858] multi-driven net nextState[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nextState[2] with 1st driver pin 'MIPS/UC/MP/nextState_inferred/nextState_reg[2]' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nextState[2] with 2nd driver pin 'GND' [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
CRITICAL WARNING: [Synth 8-6858] multi-driven net nextState[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/lab8_bun/lab8_bun.srcs/sources_1/new/MicroProgram.vhd:99]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1306.602 ; gain = 775.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|top_env     | MIPS/memory/RAM_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
+------------+---------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.414 ; gain = 780.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|top_env     | MIPS/memory/RAM_reg | Implied   | 32 x 32              | RAM32X1S x 32  | 
+------------+---------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[28]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[27]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[26]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[23]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[22]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[21]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[18]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[17]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[16]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[13]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[3]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[2]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[1]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/memory/outtemp_reg[0]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/UC/MS/FSM_sequential_current_state_reg[3]) is unused and will be removed from module top_env.
WARNING: [Synth 8-3332] Sequential element (MIPS/UC/MS/FSM_sequential_current_state_reg[2]) is unused and will be removed from module top_env.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDRE   |    27|
|10    |IBUF   |     8|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |    92|
|2     |  MIPS          |mips_multi     |    19|
|3     |    UC          |ControlUnit    |    14|
|4     |      MS        |MicroSequencer |     5|
|5     |      PC        |bistD          |     9|
|6     |    execution   |EX             |     3|
|7     |    registruALU |regALU         |     2|
|8     |  MPGR          |monoimpuls     |     5|
|9     |  MPGW          |monoimpuls_0   |    32|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.590 ; gain = 780.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c295e1d
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 218 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.305 ; gain = 892.973
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1417.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab8_bun/lab8_bun.runs/synth_1/top_env.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_env_utilization_synth.rpt -pb top_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 11:38:24 2024...
