
Mar_29.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000436e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012e  00800060  0000436e  00004402  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  0080018e  0080018e  00004530  2**0
                  ALLOC
  3 .stab         00005c34  00000000  00000000  00004530  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000401f  00000000  00000000  0000a164  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000e183  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000e323  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000e515  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00010920  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00011ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00012e7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0001303c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00013332  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013ca0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a5 0a 	jmp	0x154a	; 0x154a <__vector_1>
       8:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <__vector_2>
       c:	0c 94 95 09 	jmp	0x132a	; 0x132a <__vector_3>
      10:	0c 94 d3 07 	jmp	0xfa6	; 0xfa6 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 b2 08 	jmp	0x1164	; 0x1164 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 e3 0f 	jmp	0x1fc6	; 0x1fc6 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e6       	ldi	r30, 0x6E	; 110
      68:	f3 e4       	ldi	r31, 0x43	; 67
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 38       	cpi	r26, 0x8E	; 142
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e8       	ldi	r26, 0x8E	; 142
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 3a       	cpi	r26, 0xA9	; 169
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 43 21 	call	0x4286	; 0x4286 <main>
      8a:	0c 94 b5 21 	jmp	0x436a	; 0x436a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 7e 21 	jmp	0x42fc	; 0x42fc <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9a 21 	jmp	0x4334	; 0x4334 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8a 21 	jmp	0x4314	; 0x4314 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a6 21 	jmp	0x434c	; 0x434c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8a 21 	jmp	0x4314	; 0x4314 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a6 21 	jmp	0x434c	; 0x434c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 7e 21 	jmp	0x42fc	; 0x42fc <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9a 21 	jmp	0x4334	; 0x4334 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 86 21 	jmp	0x430c	; 0x430c <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 a2 21 	jmp	0x4344	; 0x4344 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 8a 21 	jmp	0x4314	; 0x4314 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 a6 21 	jmp	0x434c	; 0x434c <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 8a 21 	jmp	0x4314	; 0x4314 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 a6 21 	jmp	0x434c	; 0x434c <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 8a 21 	jmp	0x4314	; 0x4314 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 a6 21 	jmp	0x434c	; 0x434c <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 8e 21 	jmp	0x431c	; 0x431c <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 aa 21 	jmp	0x4354	; 0x4354 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 86 21 	jmp	0x430c	; 0x430c <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 a2 21 	jmp	0x4344	; 0x4344 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <WDT_voidEnable>:
 *      Author: Mazen
 */

#include "Watchdog_Interface.h"
void WDT_voidEnable(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
SET_BIT(WDTCR_Reg,WDTCR_WDE);
     e36:	a1 e4       	ldi	r26, 0x41	; 65
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e1 e4       	ldi	r30, 0x41	; 65
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	88 60       	ori	r24, 0x08	; 8
     e42:	8c 93       	st	X, r24

}
     e44:	cf 91       	pop	r28
     e46:	df 91       	pop	r29
     e48:	08 95       	ret

00000e4a <WDT_voidDisable>:
void WDT_voidDisable(void){
     e4a:	df 93       	push	r29
     e4c:	cf 93       	push	r28
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
WDTCR_Reg=(1<<WDTCR_WDTOE)|(1<<WDTCR_WDE);
     e52:	e1 e4       	ldi	r30, 0x41	; 65
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	88 e1       	ldi	r24, 0x18	; 24
     e58:	80 83       	st	Z, r24
WDTCR_Reg=0;
     e5a:	e1 e4       	ldi	r30, 0x41	; 65
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	10 82       	st	Z, r1
}
     e60:	cf 91       	pop	r28
     e62:	df 91       	pop	r29
     e64:	08 95       	ret

00000e66 <WDT_ErrStateSleep>:
WDErr WDT_ErrStateSleep(u8 SleepTime){
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <WDT_ErrStateSleep+0x6>
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
     e70:	89 83       	std	Y+1, r24	; 0x01
if(SleepTime<8){
     e72:	89 81       	ldd	r24, Y+1	; 0x01
     e74:	88 30       	cpi	r24, 0x08	; 8
     e76:	88 f4       	brcc	.+34     	; 0xe9a <WDT_ErrStateSleep+0x34>
	WDTCR_Reg&=0b11111000;
     e78:	a1 e4       	ldi	r26, 0x41	; 65
     e7a:	b0 e0       	ldi	r27, 0x00	; 0
     e7c:	e1 e4       	ldi	r30, 0x41	; 65
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	88 7f       	andi	r24, 0xF8	; 248
     e84:	8c 93       	st	X, r24
	WDTCR_Reg|=SleepTime;
     e86:	a1 e4       	ldi	r26, 0x41	; 65
     e88:	b0 e0       	ldi	r27, 0x00	; 0
     e8a:	e1 e4       	ldi	r30, 0x41	; 65
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	90 81       	ld	r25, Z
     e90:	89 81       	ldd	r24, Y+1	; 0x01
     e92:	89 2b       	or	r24, r25
     e94:	8c 93       	st	X, r24
}
else{
	return WDTime_Wrong;
}
return WDTime_OK;
     e96:	1a 82       	std	Y+2, r1	; 0x02
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <WDT_ErrStateSleep+0x38>
if(SleepTime<8){
	WDTCR_Reg&=0b11111000;
	WDTCR_Reg|=SleepTime;
}
else{
	return WDTime_Wrong;
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	8a 83       	std	Y+2, r24	; 0x02
     e9e:	8a 81       	ldd	r24, Y+2	; 0x02
}
return WDTime_OK;
}
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
     ea4:	cf 91       	pop	r28
     ea6:	df 91       	pop	r29
     ea8:	08 95       	ret

00000eaa <T2_VoidInit>:
 */

#include "Timer2_Interface.h"
static u16 Time;
void (*T2_pvCallbackFun)(void)=Null;
void T2_VoidInit(void){
     eaa:	df 93       	push	r29
     eac:	cf 93       	push	r28
     eae:	cd b7       	in	r28, 0x3d	; 61
     eb0:	de b7       	in	r29, 0x3e	; 62
	/* Set Non pwm CTC */
	SET_BIT(TCCR2_Reg,TCCR2_FOC2);
     eb2:	a5 e4       	ldi	r26, 0x45	; 69
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	e5 e4       	ldi	r30, 0x45	; 69
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	80 68       	ori	r24, 0x80	; 128
     ebe:	8c 93       	st	X, r24
	/* Set CTC Mode */
	SET_BIT(TCCR2_Reg,TCCR2_WGM21);
     ec0:	a5 e4       	ldi	r26, 0x45	; 69
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e5 e4       	ldi	r30, 0x45	; 69
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	88 60       	ori	r24, 0x08	; 8
     ecc:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR2_Reg,TCCR2_WGM20);
     ece:	a5 e4       	ldi	r26, 0x45	; 69
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e5 e4       	ldi	r30, 0x45	; 69
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	8f 7b       	andi	r24, 0xBF	; 191
     eda:	8c 93       	st	X, r24
	/* Normal port */
	CLEAR_BIT(TCCR2_Reg,TCCR2_COM20);
     edc:	a5 e4       	ldi	r26, 0x45	; 69
     ede:	b0 e0       	ldi	r27, 0x00	; 0
     ee0:	e5 e4       	ldi	r30, 0x45	; 69
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	8f 7e       	andi	r24, 0xEF	; 239
     ee8:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR2_Reg,TCCR2_COM21);
     eea:	a5 e4       	ldi	r26, 0x45	; 69
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e5 e4       	ldi	r30, 0x45	; 69
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8f 7d       	andi	r24, 0xDF	; 223
     ef6:	8c 93       	st	X, r24
	/* Prescale 8bit */
	CLEAR_BIT(TCCR2_Reg,TCCR2_CS20);
     ef8:	a5 e4       	ldi	r26, 0x45	; 69
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e5 e4       	ldi	r30, 0x45	; 69
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	8e 7f       	andi	r24, 0xFE	; 254
     f04:	8c 93       	st	X, r24
	SET_BIT(TCCR2_Reg,TCCR2_CS21);
     f06:	a5 e4       	ldi	r26, 0x45	; 69
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e5 e4       	ldi	r30, 0x45	; 69
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	82 60       	ori	r24, 0x02	; 2
     f12:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR2_Reg,TCCR2_CS22);
     f14:	a5 e4       	ldi	r26, 0x45	; 69
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e5 e4       	ldi	r30, 0x45	; 69
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	8b 7f       	andi	r24, 0xFB	; 251
     f20:	8c 93       	st	X, r24
	/* Enable Interrupt */
	SET_BIT(TIMSK_Reg,TIMSK_OCIE2);
     f22:	a9 e5       	ldi	r26, 0x59	; 89
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	e9 e5       	ldi	r30, 0x59	; 89
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	80 68       	ori	r24, 0x80	; 128
     f2e:	8c 93       	st	X, r24
	CLEAR_BIT(TIMSK_Reg,TIMSK_TOIE2);
     f30:	a9 e5       	ldi	r26, 0x59	; 89
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	e9 e5       	ldi	r30, 0x59	; 89
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	8f 7b       	andi	r24, 0xBF	; 191
     f3c:	8c 93       	st	X, r24

}
     f3e:	cf 91       	pop	r28
     f40:	df 91       	pop	r29
     f42:	08 95       	ret

00000f44 <T2_VoidSetOCR2>:
void T2_VoidSetOCR2(u8 OCR,u16 *Count){
     f44:	df 93       	push	r29
     f46:	cf 93       	push	r28
     f48:	00 d0       	rcall	.+0      	; 0xf4a <T2_VoidSetOCR2+0x6>
     f4a:	0f 92       	push	r0
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	89 83       	std	Y+1, r24	; 0x01
     f52:	7b 83       	std	Y+3, r23	; 0x03
     f54:	6a 83       	std	Y+2, r22	; 0x02
	OCR2_Reg=OCR;
     f56:	e3 e4       	ldi	r30, 0x43	; 67
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	80 83       	st	Z, r24
	Time=*Count;
     f5e:	ea 81       	ldd	r30, Y+2	; 0x02
     f60:	fb 81       	ldd	r31, Y+3	; 0x03
     f62:	80 81       	ld	r24, Z
     f64:	91 81       	ldd	r25, Z+1	; 0x01
     f66:	90 93 93 01 	sts	0x0193, r25
     f6a:	80 93 92 01 	sts	0x0192, r24
}
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	cf 91       	pop	r28
     f76:	df 91       	pop	r29
     f78:	08 95       	ret

00000f7a <T2_VoidSetCallback>:
/* Sequence is */
/* the global pointer to function is called in ISR
 * After it take the function that make the job
 * this function comes from main by calling T2_VoidSetCallback
 * */
void T2_VoidSetCallback(void (*T2Copy_CallBack)(void)){
     f7a:	df 93       	push	r29
     f7c:	cf 93       	push	r28
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <T2_VoidSetCallback+0x6>
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
     f84:	9a 83       	std	Y+2, r25	; 0x02
     f86:	89 83       	std	Y+1, r24	; 0x01
if(T2Copy_CallBack!=Null){
     f88:	89 81       	ldd	r24, Y+1	; 0x01
     f8a:	9a 81       	ldd	r25, Y+2	; 0x02
     f8c:	00 97       	sbiw	r24, 0x00	; 0
     f8e:	31 f0       	breq	.+12     	; 0xf9c <T2_VoidSetCallback+0x22>
	T2_pvCallbackFun=T2Copy_CallBack;
     f90:	89 81       	ldd	r24, Y+1	; 0x01
     f92:	9a 81       	ldd	r25, Y+2	; 0x02
     f94:	90 93 8f 01 	sts	0x018F, r25
     f98:	80 93 8e 01 	sts	0x018E, r24
}
}
     f9c:	0f 90       	pop	r0
     f9e:	0f 90       	pop	r0
     fa0:	cf 91       	pop	r28
     fa2:	df 91       	pop	r29
     fa4:	08 95       	ret

00000fa6 <__vector_4>:

void __vector_4(void) __attribute__((signal));
void __vector_4(void){
     fa6:	1f 92       	push	r1
     fa8:	0f 92       	push	r0
     faa:	0f b6       	in	r0, 0x3f	; 63
     fac:	0f 92       	push	r0
     fae:	11 24       	eor	r1, r1
     fb0:	2f 93       	push	r18
     fb2:	3f 93       	push	r19
     fb4:	4f 93       	push	r20
     fb6:	5f 93       	push	r21
     fb8:	6f 93       	push	r22
     fba:	7f 93       	push	r23
     fbc:	8f 93       	push	r24
     fbe:	9f 93       	push	r25
     fc0:	af 93       	push	r26
     fc2:	bf 93       	push	r27
     fc4:	ef 93       	push	r30
     fc6:	ff 93       	push	r31
     fc8:	df 93       	push	r29
     fca:	cf 93       	push	r28
     fcc:	cd b7       	in	r28, 0x3d	; 61
     fce:	de b7       	in	r29, 0x3e	; 62
static u16 Counter;
Counter++;
     fd0:	80 91 90 01 	lds	r24, 0x0190
     fd4:	90 91 91 01 	lds	r25, 0x0191
     fd8:	01 96       	adiw	r24, 0x01	; 1
     fda:	90 93 91 01 	sts	0x0191, r25
     fde:	80 93 90 01 	sts	0x0190, r24
if(Counter==Time){
     fe2:	20 91 90 01 	lds	r18, 0x0190
     fe6:	30 91 91 01 	lds	r19, 0x0191
     fea:	80 91 92 01 	lds	r24, 0x0192
     fee:	90 91 93 01 	lds	r25, 0x0193
     ff2:	28 17       	cp	r18, r24
     ff4:	39 07       	cpc	r19, r25
     ff6:	29 f4       	brne	.+10     	; 0x1002 <__vector_4+0x5c>
	T2_pvCallbackFun();
     ff8:	e0 91 8e 01 	lds	r30, 0x018E
     ffc:	f0 91 8f 01 	lds	r31, 0x018F
    1000:	09 95       	icall
}

}
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	ff 91       	pop	r31
    1008:	ef 91       	pop	r30
    100a:	bf 91       	pop	r27
    100c:	af 91       	pop	r26
    100e:	9f 91       	pop	r25
    1010:	8f 91       	pop	r24
    1012:	7f 91       	pop	r23
    1014:	6f 91       	pop	r22
    1016:	5f 91       	pop	r21
    1018:	4f 91       	pop	r20
    101a:	3f 91       	pop	r19
    101c:	2f 91       	pop	r18
    101e:	0f 90       	pop	r0
    1020:	0f be       	out	0x3f, r0	; 63
    1022:	0f 90       	pop	r0
    1024:	1f 90       	pop	r1
    1026:	18 95       	reti

00001028 <T0_VoidInit>:


#include "Timer0_Interface.h"
static void (*T0_pvCallBackfun)(void)=Null;
u32 IFCOND;
void T0_VoidInit(void){
    1028:	df 93       	push	r29
    102a:	cf 93       	push	r28
    102c:	00 d0       	rcall	.+0      	; 0x102e <T0_VoidInit+0x6>
    102e:	00 d0       	rcall	.+0      	; 0x1030 <T0_VoidInit+0x8>
    1030:	cd b7       	in	r28, 0x3d	; 61
    1032:	de b7       	in	r29, 0x3e	; 62
	/* Setting Prescaler*/
	Prescale;
    1034:	a3 e5       	ldi	r26, 0x53	; 83
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e3 e5       	ldi	r30, 0x53	; 83
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	8e 7f       	andi	r24, 0xFE	; 254
    1040:	8c 93       	st	X, r24
    1042:	a3 e5       	ldi	r26, 0x53	; 83
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e3 e5       	ldi	r30, 0x53	; 83
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	82 60       	ori	r24, 0x02	; 2
    104e:	8c 93       	st	X, r24
    1050:	a3 e5       	ldi	r26, 0x53	; 83
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	e3 e5       	ldi	r30, 0x53	; 83
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	8b 7f       	andi	r24, 0xFB	; 251
    105c:	8c 93       	st	X, r24
	u16 Ticktime,Presc=8;
    105e:	88 e0       	ldi	r24, 0x08	; 8
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	9a 83       	std	Y+2, r25	; 0x02
    1064:	89 83       	std	Y+1, r24	; 0x01
	//Presc depends on Prescaler Number 8, 64, 256, 1024
	Ticktime=(float)Presc/(float)FCPU;
    1066:	89 81       	ldd	r24, Y+1	; 0x01
    1068:	9a 81       	ldd	r25, Y+2	; 0x02
    106a:	cc 01       	movw	r24, r24
    106c:	a0 e0       	ldi	r26, 0x00	; 0
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	bc 01       	movw	r22, r24
    1072:	cd 01       	movw	r24, r26
    1074:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1078:	dc 01       	movw	r26, r24
    107a:	cb 01       	movw	r24, r22
    107c:	bc 01       	movw	r22, r24
    107e:	cd 01       	movw	r24, r26
    1080:	20 e0       	ldi	r18, 0x00	; 0
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	40 e0       	ldi	r20, 0x00	; 0
    1086:	51 e4       	ldi	r21, 0x41	; 65
    1088:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    108c:	dc 01       	movw	r26, r24
    108e:	cb 01       	movw	r24, r22
    1090:	bc 01       	movw	r22, r24
    1092:	cd 01       	movw	r24, r26
    1094:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1098:	dc 01       	movw	r26, r24
    109a:	cb 01       	movw	r24, r22
    109c:	9c 83       	std	Y+4, r25	; 0x04
    109e:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear Down Counting */

#elif T0_Type==T0_CTC
	/* Setting CTC Mode On */
	CLEAR_BIT(TCCR0_Reg,TCCR0_WGM00);
    10a0:	a3 e5       	ldi	r26, 0x53	; 83
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	e3 e5       	ldi	r30, 0x53	; 83
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	8f 7b       	andi	r24, 0xBF	; 191
    10ac:	8c 93       	st	X, r24
	SET_BIT(TCCR0_Reg,TCCR0_WGM01);
    10ae:	a3 e5       	ldi	r26, 0x53	; 83
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	e3 e5       	ldi	r30, 0x53	; 83
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	88 60       	ori	r24, 0x08	; 8
    10ba:	8c 93       	st	X, r24

	/* Enable T0 Interrupt */
	SET_BIT(TIMSK_Reg,TIMSK_OCIE0);
    10bc:	a9 e5       	ldi	r26, 0x59	; 89
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e9 e5       	ldi	r30, 0x59	; 89
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	82 60       	ori	r24, 0x02	; 2
    10c8:	8c 93       	st	X, r24
	CLEAR_BIT(TIMSK_Reg,TIMSK_TOIE0);
    10ca:	a9 e5       	ldi	r26, 0x59	; 89
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	e9 e5       	ldi	r30, 0x59	; 89
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	8e 7f       	andi	r24, 0xFE	; 254
    10d6:	8c 93       	st	X, r24
	// Increase CMT -> Increase DutyCycle
#elif T0_FPWM==T0_FPWM_CLRCTC
	SetFPWMType;
#endif
#endif
}
    10d8:	0f 90       	pop	r0
    10da:	0f 90       	pop	r0
    10dc:	0f 90       	pop	r0
    10de:	0f 90       	pop	r0
    10e0:	cf 91       	pop	r28
    10e2:	df 91       	pop	r29
    10e4:	08 95       	ret

000010e6 <Timer0_VoidSetOCR0>:
void Timer0_VoidSetOCR0(u8 OCR0_Value,u16 *Counter){
    10e6:	df 93       	push	r29
    10e8:	cf 93       	push	r28
    10ea:	00 d0       	rcall	.+0      	; 0x10ec <Timer0_VoidSetOCR0+0x6>
    10ec:	0f 92       	push	r0
    10ee:	cd b7       	in	r28, 0x3d	; 61
    10f0:	de b7       	in	r29, 0x3e	; 62
    10f2:	89 83       	std	Y+1, r24	; 0x01
    10f4:	7b 83       	std	Y+3, r23	; 0x03
    10f6:	6a 83       	std	Y+2, r22	; 0x02
	OCR0_Reg=OCR0_Value;
    10f8:	ec e5       	ldi	r30, 0x5C	; 92
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	89 81       	ldd	r24, Y+1	; 0x01
    10fe:	80 83       	st	Z, r24
	IFCOND=*Counter;
    1100:	ea 81       	ldd	r30, Y+2	; 0x02
    1102:	fb 81       	ldd	r31, Y+3	; 0x03
    1104:	80 81       	ld	r24, Z
    1106:	91 81       	ldd	r25, Z+1	; 0x01
    1108:	cc 01       	movw	r24, r24
    110a:	a0 e0       	ldi	r26, 0x00	; 0
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	80 93 a5 01 	sts	0x01A5, r24
    1112:	90 93 a6 01 	sts	0x01A6, r25
    1116:	a0 93 a7 01 	sts	0x01A7, r26
    111a:	b0 93 a8 01 	sts	0x01A8, r27
}
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	cf 91       	pop	r28
    1126:	df 91       	pop	r29
    1128:	08 95       	ret

0000112a <Timer0_u8SetCallBack>:
u8 Timer0_u8SetCallBack(void (*Copy_pvCallBackfun)(void)){
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	00 d0       	rcall	.+0      	; 0x1130 <Timer0_u8SetCallBack+0x6>
    1130:	0f 92       	push	r0
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
    1136:	9a 83       	std	Y+2, r25	; 0x02
    1138:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pvCallBackfun!=Null){
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	9a 81       	ldd	r25, Y+2	; 0x02
    113e:	00 97       	sbiw	r24, 0x00	; 0
    1140:	49 f0       	breq	.+18     	; 0x1154 <Timer0_u8SetCallBack+0x2a>
		T0_pvCallBackfun=Copy_pvCallBackfun;
    1142:	89 81       	ldd	r24, Y+1	; 0x01
    1144:	9a 81       	ldd	r25, Y+2	; 0x02
    1146:	90 93 95 01 	sts	0x0195, r25
    114a:	80 93 94 01 	sts	0x0194, r24
		return 1;
    114e:	81 e0       	ldi	r24, 0x01	; 1
    1150:	8b 83       	std	Y+3, r24	; 0x03
    1152:	01 c0       	rjmp	.+2      	; 0x1156 <Timer0_u8SetCallBack+0x2c>
	}
	else
		/*Nothing*/
		return 0;
    1154:	1b 82       	std	Y+3, r1	; 0x03
    1156:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1158:	0f 90       	pop	r0
    115a:	0f 90       	pop	r0
    115c:	0f 90       	pop	r0
    115e:	cf 91       	pop	r28
    1160:	df 91       	pop	r29
    1162:	08 95       	ret

00001164 <__vector_10>:
//ISR(TIMER0_COMP_VECT)
void __vector_10(void) __attribute__((signal));
void __vector_10(void){
    1164:	1f 92       	push	r1
    1166:	0f 92       	push	r0
    1168:	0f b6       	in	r0, 0x3f	; 63
    116a:	0f 92       	push	r0
    116c:	11 24       	eor	r1, r1
    116e:	2f 93       	push	r18
    1170:	3f 93       	push	r19
    1172:	4f 93       	push	r20
    1174:	5f 93       	push	r21
    1176:	6f 93       	push	r22
    1178:	7f 93       	push	r23
    117a:	8f 93       	push	r24
    117c:	9f 93       	push	r25
    117e:	af 93       	push	r26
    1180:	bf 93       	push	r27
    1182:	ef 93       	push	r30
    1184:	ff 93       	push	r31
    1186:	df 93       	push	r29
    1188:	cf 93       	push	r28
    118a:	cd b7       	in	r28, 0x3d	; 61
    118c:	de b7       	in	r29, 0x3e	; 62
	static u16 counter=0;
	counter++;
    118e:	80 91 96 01 	lds	r24, 0x0196
    1192:	90 91 97 01 	lds	r25, 0x0197
    1196:	01 96       	adiw	r24, 0x01	; 1
    1198:	90 93 97 01 	sts	0x0197, r25
    119c:	80 93 96 01 	sts	0x0196, r24
	if(counter==IFCOND){
    11a0:	80 91 96 01 	lds	r24, 0x0196
    11a4:	90 91 97 01 	lds	r25, 0x0197
    11a8:	9c 01       	movw	r18, r24
    11aa:	40 e0       	ldi	r20, 0x00	; 0
    11ac:	50 e0       	ldi	r21, 0x00	; 0
    11ae:	80 91 a5 01 	lds	r24, 0x01A5
    11b2:	90 91 a6 01 	lds	r25, 0x01A6
    11b6:	a0 91 a7 01 	lds	r26, 0x01A7
    11ba:	b0 91 a8 01 	lds	r27, 0x01A8
    11be:	28 17       	cp	r18, r24
    11c0:	39 07       	cpc	r19, r25
    11c2:	4a 07       	cpc	r20, r26
    11c4:	5b 07       	cpc	r21, r27
    11c6:	49 f4       	brne	.+18     	; 0x11da <__vector_10+0x76>
		//if(T0_pvCallBackfun!=Null){
		T0_pvCallBackfun();
    11c8:	e0 91 94 01 	lds	r30, 0x0194
    11cc:	f0 91 95 01 	lds	r31, 0x0195
    11d0:	09 95       	icall
		counter=0;
    11d2:	10 92 97 01 	sts	0x0197, r1
    11d6:	10 92 96 01 	sts	0x0196, r1
		//}
	}
}
    11da:	cf 91       	pop	r28
    11dc:	df 91       	pop	r29
    11de:	ff 91       	pop	r31
    11e0:	ef 91       	pop	r30
    11e2:	bf 91       	pop	r27
    11e4:	af 91       	pop	r26
    11e6:	9f 91       	pop	r25
    11e8:	8f 91       	pop	r24
    11ea:	7f 91       	pop	r23
    11ec:	6f 91       	pop	r22
    11ee:	5f 91       	pop	r21
    11f0:	4f 91       	pop	r20
    11f2:	3f 91       	pop	r19
    11f4:	2f 91       	pop	r18
    11f6:	0f 90       	pop	r0
    11f8:	0f be       	out	0x3f, r0	; 63
    11fa:	0f 90       	pop	r0
    11fc:	1f 90       	pop	r1
    11fe:	18 95       	reti

00001200 <SPI_voidInitSPIMaster>:
 *  Created on: Apr 8, 2023
 *      Author: Mazen
 */
#include "../DIO/DIO_Interface.h"
#include "SPI_Interface.h"
void SPI_voidInitSPIMaster(void){
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
	DIO_ErrStateSetPinDirection(PORT_B,PIN_5,DIO_OUT);
    1208:	82 e4       	ldi	r24, 0x42	; 66
    120a:	65 e0       	ldi	r22, 0x05	; 5
    120c:	41 e0       	ldi	r20, 0x01	; 1
    120e:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetPinDirection(PORT_B,PIN_6,DIO_IN);
    1212:	82 e4       	ldi	r24, 0x42	; 66
    1214:	66 e0       	ldi	r22, 0x06	; 6
    1216:	40 e0       	ldi	r20, 0x00	; 0
    1218:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetPinDirection(PORT_B,PIN_7,DIO_OUT);
    121c:	82 e4       	ldi	r24, 0x42	; 66
    121e:	67 e0       	ldi	r22, 0x07	; 7
    1220:	41 e0       	ldi	r20, 0x01	; 1
    1222:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	/* Slave Select Pin */
	DIO_ErrStateSetPinDirection(PORT_A,PIN_7,DIO_OUT);
    1226:	81 e4       	ldi	r24, 0x41	; 65
    1228:	67 e0       	ldi	r22, 0x07	; 7
    122a:	41 e0       	ldi	r20, 0x01	; 1
    122c:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	/* Prescaler 16  */
	SET_BIT(SPCR_Reg,0);
    1230:	ad e2       	ldi	r26, 0x2D	; 45
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	ed e2       	ldi	r30, 0x2D	; 45
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	81 60       	ori	r24, 0x01	; 1
    123c:	8c 93       	st	X, r24
	/* CPH */
	SET_BIT(SPCR_Reg,2);
    123e:	ad e2       	ldi	r26, 0x2D	; 45
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	ed e2       	ldi	r30, 0x2D	; 45
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	84 60       	ori	r24, 0x04	; 4
    124a:	8c 93       	st	X, r24
	/* CPOL */
	SET_BIT(SPCR_Reg,3);
    124c:	ad e2       	ldi	r26, 0x2D	; 45
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	ed e2       	ldi	r30, 0x2D	; 45
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	88 60       	ori	r24, 0x08	; 8
    1258:	8c 93       	st	X, r24
	/* Master Select */
	SET_BIT(SPCR_Reg,4);
    125a:	ad e2       	ldi	r26, 0x2D	; 45
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	ed e2       	ldi	r30, 0x2D	; 45
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	80 61       	ori	r24, 0x10	; 16
    1266:	8c 93       	st	X, r24
	/* LSB */
	SET_BIT(SPCR_Reg,5);
    1268:	ad e2       	ldi	r26, 0x2D	; 45
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	ed e2       	ldi	r30, 0x2D	; 45
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	80 62       	ori	r24, 0x20	; 32
    1274:	8c 93       	st	X, r24
	/* SPI Enable */
	SET_BIT(SPCR_Reg,6);
    1276:	ad e2       	ldi	r26, 0x2D	; 45
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	ed e2       	ldi	r30, 0x2D	; 45
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	80 64       	ori	r24, 0x40	; 64
    1282:	8c 93       	st	X, r24

}
    1284:	cf 91       	pop	r28
    1286:	df 91       	pop	r29
    1288:	08 95       	ret

0000128a <SPI_u8SendReceive>:
u8 SPI_u8SendReceive(u8 data){
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	0f 92       	push	r0
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    1294:	89 83       	std	Y+1, r24	; 0x01

	DIO_ErrStateSetPinValue(PORT_A,PIN_7,DIO_LOW);
    1296:	81 e4       	ldi	r24, 0x41	; 65
    1298:	67 e0       	ldi	r22, 0x07	; 7
    129a:	40 e0       	ldi	r20, 0x00	; 0
    129c:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
	SPDR_Reg=data;
    12a0:	ef e2       	ldi	r30, 0x2F	; 47
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	80 83       	st	Z, r24
	while(GET_BIT(SPSR_Reg,7)==0);
    12a8:	ee e2       	ldi	r30, 0x2E	; 46
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	88 23       	and	r24, r24
    12b0:	dc f7       	brge	.-10     	; 0x12a8 <SPI_u8SendReceive+0x1e>
	//DIO_ErrStateSetPinValue(PORT_A,PIN_7,DIO_HIGH);
	return SPDR_Reg;
    12b2:	ef e2       	ldi	r30, 0x2F	; 47
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
}
    12b8:	0f 90       	pop	r0
    12ba:	cf 91       	pop	r28
    12bc:	df 91       	pop	r29
    12be:	08 95       	ret

000012c0 <INT2_VoidSETINT2>:
 *      Author: Mazen
 */
#include "EXTINT2_Interface.h"
void (*INT2_CallbackAddress)(void)=Null;

void INT2_VoidSETINT2(void){
    12c0:	df 93       	push	r29
    12c2:	cf 93       	push	r28
    12c4:	cd b7       	in	r28, 0x3d	; 61
    12c6:	de b7       	in	r29, 0x3e	; 62
EnableGlobalInterrupt();
    12c8:	0e 94 25 10 	call	0x204a	; 0x204a <EnableGlobalInterrupt>
ENABLEINT2_GICR_Reg;
    12cc:	ab e5       	ldi	r26, 0x5B	; 91
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	eb e5       	ldi	r30, 0x5B	; 91
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	80 62       	ori	r24, 0x20	; 32
    12d8:	8c 93       	st	X, r24
ENABLEINT2_FALLING_EDGE;
    12da:	a4 e5       	ldi	r26, 0x54	; 84
    12dc:	b0 e0       	ldi	r27, 0x00	; 0
    12de:	e4 e5       	ldi	r30, 0x54	; 84
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	80 64       	ori	r24, 0x40	; 64
    12e6:	8c 93       	st	X, r24
}
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	08 95       	ret

000012ee <INT2_SetCallBack>:
INT2_Err INT2_SetCallBack(void (*INT2CB)(void)){
    12ee:	df 93       	push	r29
    12f0:	cf 93       	push	r28
    12f2:	00 d0       	rcall	.+0      	; 0x12f4 <INT2_SetCallBack+0x6>
    12f4:	0f 92       	push	r0
    12f6:	cd b7       	in	r28, 0x3d	; 61
    12f8:	de b7       	in	r29, 0x3e	; 62
    12fa:	9a 83       	std	Y+2, r25	; 0x02
    12fc:	89 83       	std	Y+1, r24	; 0x01
	if(INT2CB!=Null){
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	9a 81       	ldd	r25, Y+2	; 0x02
    1302:	00 97       	sbiw	r24, 0x00	; 0
    1304:	49 f0       	breq	.+18     	; 0x1318 <INT2_SetCallBack+0x2a>
	INT2CB=INT2_CallbackAddress;
    1306:	80 91 98 01 	lds	r24, 0x0198
    130a:	90 91 99 01 	lds	r25, 0x0199
    130e:	9a 83       	std	Y+2, r25	; 0x02
    1310:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		return INT2_PTR_NULL;
	}
	return INT2_PTR_OK;
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	8b 83       	std	Y+3, r24	; 0x03
    1316:	02 c0       	rjmp	.+4      	; 0x131c <INT2_SetCallBack+0x2e>
	if(INT2CB!=Null){
	INT2CB=INT2_CallbackAddress;
	}
	else
	{
		return INT2_PTR_NULL;
    1318:	82 e0       	ldi	r24, 0x02	; 2
    131a:	8b 83       	std	Y+3, r24	; 0x03
    131c:	8b 81       	ldd	r24, Y+3	; 0x03
	}
	return INT2_PTR_OK;
}
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	0f 90       	pop	r0
    1324:	cf 91       	pop	r28
    1326:	df 91       	pop	r29
    1328:	08 95       	ret

0000132a <__vector_3>:

void __vector_3(void) __attribute__((signal));
void __vector_3(void){
    132a:	1f 92       	push	r1
    132c:	0f 92       	push	r0
    132e:	0f b6       	in	r0, 0x3f	; 63
    1330:	0f 92       	push	r0
    1332:	11 24       	eor	r1, r1
    1334:	2f 93       	push	r18
    1336:	3f 93       	push	r19
    1338:	4f 93       	push	r20
    133a:	5f 93       	push	r21
    133c:	6f 93       	push	r22
    133e:	7f 93       	push	r23
    1340:	8f 93       	push	r24
    1342:	9f 93       	push	r25
    1344:	af 93       	push	r26
    1346:	bf 93       	push	r27
    1348:	ef 93       	push	r30
    134a:	ff 93       	push	r31
    134c:	df 93       	push	r29
    134e:	cf 93       	push	r28
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
if(INT2_CallbackAddress!=Null){
    1354:	80 91 98 01 	lds	r24, 0x0198
    1358:	90 91 99 01 	lds	r25, 0x0199
    135c:	00 97       	sbiw	r24, 0x00	; 0
    135e:	29 f0       	breq	.+10     	; 0x136a <__vector_3+0x40>
	INT2_CallbackAddress();
    1360:	e0 91 98 01 	lds	r30, 0x0198
    1364:	f0 91 99 01 	lds	r31, 0x0199
    1368:	09 95       	icall
}
else{
//Nothing
}
}
    136a:	cf 91       	pop	r28
    136c:	df 91       	pop	r29
    136e:	ff 91       	pop	r31
    1370:	ef 91       	pop	r30
    1372:	bf 91       	pop	r27
    1374:	af 91       	pop	r26
    1376:	9f 91       	pop	r25
    1378:	8f 91       	pop	r24
    137a:	7f 91       	pop	r23
    137c:	6f 91       	pop	r22
    137e:	5f 91       	pop	r21
    1380:	4f 91       	pop	r20
    1382:	3f 91       	pop	r19
    1384:	2f 91       	pop	r18
    1386:	0f 90       	pop	r0
    1388:	0f be       	out	0x3f, r0	; 63
    138a:	0f 90       	pop	r0
    138c:	1f 90       	pop	r1
    138e:	18 95       	reti

00001390 <INT1_VoidSETINT1>:
 */
#include "EXTINT1_Interface.h"

void (*INT1_CallbackAddress)(void)=Null;

void INT1_VoidSETINT1(void){
    1390:	df 93       	push	r29
    1392:	cf 93       	push	r28
    1394:	cd b7       	in	r28, 0x3d	; 61
    1396:	de b7       	in	r29, 0x3e	; 62
	EnableGlobalInterrupt();
    1398:	0e 94 25 10 	call	0x204a	; 0x204a <EnableGlobalInterrupt>
	ENABLEINT1_GICR_Reg;
    139c:	ab e5       	ldi	r26, 0x5B	; 91
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	eb e5       	ldi	r30, 0x5B	; 91
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	80 68       	ori	r24, 0x80	; 128
    13a8:	8c 93       	st	X, r24
#if CaseINT1==INT1_LowLevel
	ENABLEINT1_LOW_LEVEL;
    13aa:	a5 e5       	ldi	r26, 0x55	; 85
    13ac:	b0 e0       	ldi	r27, 0x00	; 0
    13ae:	e5 e5       	ldi	r30, 0x55	; 85
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	8b 7f       	andi	r24, 0xFB	; 251
    13b6:	8c 93       	st	X, r24
    13b8:	a5 e5       	ldi	r26, 0x55	; 85
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e5 e5       	ldi	r30, 0x55	; 85
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	87 7f       	andi	r24, 0xF7	; 247
    13c4:	8c 93       	st	X, r24
#endif
#if CaseINT1==INT0_AnyLogicalChange
	ENABLEINT1_ANY_LOGIC;
    13c6:	a5 e5       	ldi	r26, 0x55	; 85
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e5 e5       	ldi	r30, 0x55	; 85
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	84 60       	ori	r24, 0x04	; 4
    13d2:	8c 93       	st	X, r24
    13d4:	a5 e5       	ldi	r26, 0x55	; 85
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e5 e5       	ldi	r30, 0x55	; 85
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	87 7f       	andi	r24, 0xF7	; 247
    13e0:	8c 93       	st	X, r24
#endif
#if CaseINT1 ==INT1_FallingEdge
	ENABLEINT1_FALLING_EDGE;
    13e2:	a5 e5       	ldi	r26, 0x55	; 85
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e5 e5       	ldi	r30, 0x55	; 85
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	8b 7f       	andi	r24, 0xFB	; 251
    13ee:	8c 93       	st	X, r24
    13f0:	a5 e5       	ldi	r26, 0x55	; 85
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e5 e5       	ldi	r30, 0x55	; 85
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	88 60       	ori	r24, 0x08	; 8
    13fc:	8c 93       	st	X, r24
#endif
#if CaseINT1==INT1_RisingEdge
	ENABLEINT1_RISING_EDGE;
    13fe:	a5 e5       	ldi	r26, 0x55	; 85
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	e5 e5       	ldi	r30, 0x55	; 85
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	84 60       	ori	r24, 0x04	; 4
    140a:	8c 93       	st	X, r24
    140c:	a5 e5       	ldi	r26, 0x55	; 85
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	e5 e5       	ldi	r30, 0x55	; 85
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	88 60       	ori	r24, 0x08	; 8
    1418:	8c 93       	st	X, r24
#endif
}
    141a:	cf 91       	pop	r28
    141c:	df 91       	pop	r29
    141e:	08 95       	ret

00001420 <INT1_SetCallBack>:

INT1_Err INT1_SetCallBack(void (*INT1CB)(void)){
    1420:	df 93       	push	r29
    1422:	cf 93       	push	r28
    1424:	00 d0       	rcall	.+0      	; 0x1426 <INT1_SetCallBack+0x6>
    1426:	0f 92       	push	r0
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	9a 83       	std	Y+2, r25	; 0x02
    142e:	89 83       	std	Y+1, r24	; 0x01
	if(INT1CB!=Null){
    1430:	89 81       	ldd	r24, Y+1	; 0x01
    1432:	9a 81       	ldd	r25, Y+2	; 0x02
    1434:	00 97       	sbiw	r24, 0x00	; 0
    1436:	49 f0       	breq	.+18     	; 0x144a <INT1_SetCallBack+0x2a>
	INT1CB=INT1_CallbackAddress;
    1438:	80 91 9a 01 	lds	r24, 0x019A
    143c:	90 91 9b 01 	lds	r25, 0x019B
    1440:	9a 83       	std	Y+2, r25	; 0x02
    1442:	89 83       	std	Y+1, r24	; 0x01
	}
	else{
		return INT1_PTR_NULL;
	}
	return INT1_PTR_OK;
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	8b 83       	std	Y+3, r24	; 0x03
    1448:	02 c0       	rjmp	.+4      	; 0x144e <INT1_SetCallBack+0x2e>
INT1_Err INT1_SetCallBack(void (*INT1CB)(void)){
	if(INT1CB!=Null){
	INT1CB=INT1_CallbackAddress;
	}
	else{
		return INT1_PTR_NULL;
    144a:	82 e0       	ldi	r24, 0x02	; 2
    144c:	8b 83       	std	Y+3, r24	; 0x03
    144e:	8b 81       	ldd	r24, Y+3	; 0x03
	}
	return INT1_PTR_OK;

}
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	0f 90       	pop	r0
    1456:	cf 91       	pop	r28
    1458:	df 91       	pop	r29
    145a:	08 95       	ret

0000145c <__vector_2>:

void __vector_2 (void) __attribute__((signal));
void __vector_2(void){
    145c:	1f 92       	push	r1
    145e:	0f 92       	push	r0
    1460:	0f b6       	in	r0, 0x3f	; 63
    1462:	0f 92       	push	r0
    1464:	11 24       	eor	r1, r1
    1466:	2f 93       	push	r18
    1468:	3f 93       	push	r19
    146a:	4f 93       	push	r20
    146c:	5f 93       	push	r21
    146e:	6f 93       	push	r22
    1470:	7f 93       	push	r23
    1472:	8f 93       	push	r24
    1474:	9f 93       	push	r25
    1476:	af 93       	push	r26
    1478:	bf 93       	push	r27
    147a:	ef 93       	push	r30
    147c:	ff 93       	push	r31
    147e:	df 93       	push	r29
    1480:	cf 93       	push	r28
    1482:	cd b7       	in	r28, 0x3d	; 61
    1484:	de b7       	in	r29, 0x3e	; 62
	if(INT1_CallbackAddress!=Null){
    1486:	80 91 9a 01 	lds	r24, 0x019A
    148a:	90 91 9b 01 	lds	r25, 0x019B
    148e:	00 97       	sbiw	r24, 0x00	; 0
    1490:	29 f0       	breq	.+10     	; 0x149c <__vector_2+0x40>
		INT1_CallbackAddress();
    1492:	e0 91 9a 01 	lds	r30, 0x019A
    1496:	f0 91 9b 01 	lds	r31, 0x019B
    149a:	09 95       	icall
	}
	else{
		//Do Nothing
	}
}
    149c:	cf 91       	pop	r28
    149e:	df 91       	pop	r29
    14a0:	ff 91       	pop	r31
    14a2:	ef 91       	pop	r30
    14a4:	bf 91       	pop	r27
    14a6:	af 91       	pop	r26
    14a8:	9f 91       	pop	r25
    14aa:	8f 91       	pop	r24
    14ac:	7f 91       	pop	r23
    14ae:	6f 91       	pop	r22
    14b0:	5f 91       	pop	r21
    14b2:	4f 91       	pop	r20
    14b4:	3f 91       	pop	r19
    14b6:	2f 91       	pop	r18
    14b8:	0f 90       	pop	r0
    14ba:	0f be       	out	0x3f, r0	; 63
    14bc:	0f 90       	pop	r0
    14be:	1f 90       	pop	r1
    14c0:	18 95       	reti

000014c2 <INT0_VoidSETINT0>:
 */

#include "EXTINT0_Interface.h"
void (*INT0_CallbackAddress)(void)=Null;

void INT0_VoidSETINT0(void){
    14c2:	df 93       	push	r29
    14c4:	cf 93       	push	r28
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
	DIO_ErrStateSetPinDirection(PORT_D,PIN_2,DIO_IN);
    14ca:	84 e4       	ldi	r24, 0x44	; 68
    14cc:	62 e0       	ldi	r22, 0x02	; 2
    14ce:	40 e0       	ldi	r20, 0x00	; 0
    14d0:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetPinValue(PORT_D,PIN_2,DIO_HIGH);
    14d4:	84 e4       	ldi	r24, 0x44	; 68
    14d6:	62 e0       	ldi	r22, 0x02	; 2
    14d8:	41 e0       	ldi	r20, 0x01	; 1
    14da:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
	SET_BIT(GICR_Reg,GICR_INT0_BIT);
    14de:	ab e5       	ldi	r26, 0x5B	; 91
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	eb e5       	ldi	r30, 0x5B	; 91
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	80 64       	ori	r24, 0x40	; 64
    14ea:	8c 93       	st	X, r24
#elif CaseINT0==INT0_AnyLogicalChange
	ENABLEINT0_ANY_LOGIC;

#elif CaseINT0 ==INT0_FallingEdge
	//ENABLEINT0_FALLING_EDGE;
	CLEAR_BIT(MCUCR_Reg,ISC00);
    14ec:	a5 e5       	ldi	r26, 0x55	; 85
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e5 e5       	ldi	r30, 0x55	; 85
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	8e 7f       	andi	r24, 0xFE	; 254
    14f8:	8c 93       	st	X, r24
	SET_BIT(MCUCR_Reg,ISC01);
    14fa:	a5 e5       	ldi	r26, 0x55	; 85
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	e5 e5       	ldi	r30, 0x55	; 85
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	82 60       	ori	r24, 0x02	; 2
    1506:	8c 93       	st	X, r24

#elif CaseINT0==INT0_RisingEdge
	ENABLEINT0_RISING_EDGE;
#endif
}
    1508:	cf 91       	pop	r28
    150a:	df 91       	pop	r29
    150c:	08 95       	ret

0000150e <INT0_SetCallBack>:

INT0_Err INT0_SetCallBack(void (*INT0CB)(void)){
    150e:	df 93       	push	r29
    1510:	cf 93       	push	r28
    1512:	00 d0       	rcall	.+0      	; 0x1514 <INT0_SetCallBack+0x6>
    1514:	0f 92       	push	r0
    1516:	cd b7       	in	r28, 0x3d	; 61
    1518:	de b7       	in	r29, 0x3e	; 62
    151a:	9a 83       	std	Y+2, r25	; 0x02
    151c:	89 83       	std	Y+1, r24	; 0x01
if(INT0CB != Null){
    151e:	89 81       	ldd	r24, Y+1	; 0x01
    1520:	9a 81       	ldd	r25, Y+2	; 0x02
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	49 f0       	breq	.+18     	; 0x1538 <INT0_SetCallBack+0x2a>
	INT0_CallbackAddress=INT0CB;
    1526:	89 81       	ldd	r24, Y+1	; 0x01
    1528:	9a 81       	ldd	r25, Y+2	; 0x02
    152a:	90 93 9d 01 	sts	0x019D, r25
    152e:	80 93 9c 01 	sts	0x019C, r24
	}
else{
	return INT0_PTR_NULL;
}
return INT0_PTR_OK;
    1532:	81 e0       	ldi	r24, 0x01	; 1
    1534:	8b 83       	std	Y+3, r24	; 0x03
    1536:	02 c0       	rjmp	.+4      	; 0x153c <INT0_SetCallBack+0x2e>
INT0_Err INT0_SetCallBack(void (*INT0CB)(void)){
if(INT0CB != Null){
	INT0_CallbackAddress=INT0CB;
	}
else{
	return INT0_PTR_NULL;
    1538:	82 e0       	ldi	r24, 0x02	; 2
    153a:	8b 83       	std	Y+3, r24	; 0x03
    153c:	8b 81       	ldd	r24, Y+3	; 0x03
}
return INT0_PTR_OK;
}
    153e:	0f 90       	pop	r0
    1540:	0f 90       	pop	r0
    1542:	0f 90       	pop	r0
    1544:	cf 91       	pop	r28
    1546:	df 91       	pop	r29
    1548:	08 95       	ret

0000154a <__vector_1>:

void __vector_1(void) __attribute__((signal));
void __vector_1(void){
    154a:	1f 92       	push	r1
    154c:	0f 92       	push	r0
    154e:	0f b6       	in	r0, 0x3f	; 63
    1550:	0f 92       	push	r0
    1552:	11 24       	eor	r1, r1
    1554:	2f 93       	push	r18
    1556:	3f 93       	push	r19
    1558:	4f 93       	push	r20
    155a:	5f 93       	push	r21
    155c:	6f 93       	push	r22
    155e:	7f 93       	push	r23
    1560:	8f 93       	push	r24
    1562:	9f 93       	push	r25
    1564:	af 93       	push	r26
    1566:	bf 93       	push	r27
    1568:	ef 93       	push	r30
    156a:	ff 93       	push	r31
    156c:	df 93       	push	r29
    156e:	cf 93       	push	r28
    1570:	cd b7       	in	r28, 0x3d	; 61
    1572:	de b7       	in	r29, 0x3e	; 62

//	if(INT0_CallbackAddress!=Null){
		INT0_CallbackAddress();
    1574:	e0 91 9c 01 	lds	r30, 0x019C
    1578:	f0 91 9d 01 	lds	r31, 0x019D
    157c:	09 95       	icall

//	}
	//else{
		//nothing
	//}
}
    157e:	cf 91       	pop	r28
    1580:	df 91       	pop	r29
    1582:	ff 91       	pop	r31
    1584:	ef 91       	pop	r30
    1586:	bf 91       	pop	r27
    1588:	af 91       	pop	r26
    158a:	9f 91       	pop	r25
    158c:	8f 91       	pop	r24
    158e:	7f 91       	pop	r23
    1590:	6f 91       	pop	r22
    1592:	5f 91       	pop	r21
    1594:	4f 91       	pop	r20
    1596:	3f 91       	pop	r19
    1598:	2f 91       	pop	r18
    159a:	0f 90       	pop	r0
    159c:	0f be       	out	0x3f, r0	; 63
    159e:	0f 90       	pop	r0
    15a0:	1f 90       	pop	r1
    15a2:	18 95       	reti

000015a4 <DIO_ErrStateSetPinDirection>:
 *      Author: Mazen
 */

#include "DIO_Interface.h"

DIO_Err DIO_ErrStateSetPinDirection(PORT_Name port,PIN_Number pin,Direction direction){
    15a4:	df 93       	push	r29
    15a6:	cf 93       	push	r28
    15a8:	cd b7       	in	r28, 0x3d	; 61
    15aa:	de b7       	in	r29, 0x3e	; 62
    15ac:	28 97       	sbiw	r28, 0x08	; 8
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	f8 94       	cli
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	cd bf       	out	0x3d, r28	; 61
    15b8:	89 83       	std	Y+1, r24	; 0x01
    15ba:	6a 83       	std	Y+2, r22	; 0x02
    15bc:	4b 83       	std	Y+3, r20	; 0x03
	if(pin>=0 && pin<=7)
    15be:	8a 81       	ldd	r24, Y+2	; 0x02
    15c0:	88 30       	cpi	r24, 0x08	; 8
    15c2:	08 f0       	brcs	.+2      	; 0x15c6 <DIO_ErrStateSetPinDirection+0x22>
    15c4:	f8 c0       	rjmp	.+496    	; 0x17b6 <DIO_ErrStateSetPinDirection+0x212>
		{
			if(direction == DIO_OUT)
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	81 30       	cpi	r24, 0x01	; 1
    15ca:	09 f0       	breq	.+2      	; 0x15ce <DIO_ErrStateSetPinDirection+0x2a>
    15cc:	73 c0       	rjmp	.+230    	; 0x16b4 <DIO_ErrStateSetPinDirection+0x110>
			{
				switch(port)
    15ce:	89 81       	ldd	r24, Y+1	; 0x01
    15d0:	28 2f       	mov	r18, r24
    15d2:	30 e0       	ldi	r19, 0x00	; 0
    15d4:	38 87       	std	Y+8, r19	; 0x08
    15d6:	2f 83       	std	Y+7, r18	; 0x07
    15d8:	8f 81       	ldd	r24, Y+7	; 0x07
    15da:	98 85       	ldd	r25, Y+8	; 0x08
    15dc:	82 34       	cpi	r24, 0x42	; 66
    15de:	91 05       	cpc	r25, r1
    15e0:	51 f1       	breq	.+84     	; 0x1636 <DIO_ErrStateSetPinDirection+0x92>
    15e2:	2f 81       	ldd	r18, Y+7	; 0x07
    15e4:	38 85       	ldd	r19, Y+8	; 0x08
    15e6:	23 34       	cpi	r18, 0x43	; 67
    15e8:	31 05       	cpc	r19, r1
    15ea:	34 f4       	brge	.+12     	; 0x15f8 <DIO_ErrStateSetPinDirection+0x54>
    15ec:	8f 81       	ldd	r24, Y+7	; 0x07
    15ee:	98 85       	ldd	r25, Y+8	; 0x08
    15f0:	81 34       	cpi	r24, 0x41	; 65
    15f2:	91 05       	cpc	r25, r1
    15f4:	61 f0       	breq	.+24     	; 0x160e <DIO_ErrStateSetPinDirection+0x6a>
    15f6:	5b c0       	rjmp	.+182    	; 0x16ae <DIO_ErrStateSetPinDirection+0x10a>
    15f8:	2f 81       	ldd	r18, Y+7	; 0x07
    15fa:	38 85       	ldd	r19, Y+8	; 0x08
    15fc:	23 34       	cpi	r18, 0x43	; 67
    15fe:	31 05       	cpc	r19, r1
    1600:	71 f1       	breq	.+92     	; 0x165e <DIO_ErrStateSetPinDirection+0xba>
    1602:	8f 81       	ldd	r24, Y+7	; 0x07
    1604:	98 85       	ldd	r25, Y+8	; 0x08
    1606:	84 34       	cpi	r24, 0x44	; 68
    1608:	91 05       	cpc	r25, r1
    160a:	e9 f1       	breq	.+122    	; 0x1686 <DIO_ErrStateSetPinDirection+0xe2>
    160c:	50 c0       	rjmp	.+160    	; 0x16ae <DIO_ErrStateSetPinDirection+0x10a>
				{
				case 'A': SET_BIT(DDRA_ITI,pin); break;
    160e:	aa e3       	ldi	r26, 0x3A	; 58
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	ea e3       	ldi	r30, 0x3A	; 58
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	48 2f       	mov	r20, r24
    161a:	8a 81       	ldd	r24, Y+2	; 0x02
    161c:	28 2f       	mov	r18, r24
    161e:	30 e0       	ldi	r19, 0x00	; 0
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	02 2e       	mov	r0, r18
    1626:	02 c0       	rjmp	.+4      	; 0x162c <DIO_ErrStateSetPinDirection+0x88>
    1628:	88 0f       	add	r24, r24
    162a:	99 1f       	adc	r25, r25
    162c:	0a 94       	dec	r0
    162e:	e2 f7       	brpl	.-8      	; 0x1628 <DIO_ErrStateSetPinDirection+0x84>
    1630:	84 2b       	or	r24, r20
    1632:	8c 93       	st	X, r24
    1634:	be c0       	rjmp	.+380    	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'B': SET_BIT(DDRB_ITI,pin); break;
    1636:	a7 e3       	ldi	r26, 0x37	; 55
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	e7 e3       	ldi	r30, 0x37	; 55
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	48 2f       	mov	r20, r24
    1642:	8a 81       	ldd	r24, Y+2	; 0x02
    1644:	28 2f       	mov	r18, r24
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	02 2e       	mov	r0, r18
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <DIO_ErrStateSetPinDirection+0xb0>
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	0a 94       	dec	r0
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <DIO_ErrStateSetPinDirection+0xac>
    1658:	84 2b       	or	r24, r20
    165a:	8c 93       	st	X, r24
    165c:	aa c0       	rjmp	.+340    	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'C': SET_BIT(DDRC_ITI,pin); break;
    165e:	a4 e3       	ldi	r26, 0x34	; 52
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e4 e3       	ldi	r30, 0x34	; 52
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	48 2f       	mov	r20, r24
    166a:	8a 81       	ldd	r24, Y+2	; 0x02
    166c:	28 2f       	mov	r18, r24
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	02 2e       	mov	r0, r18
    1676:	02 c0       	rjmp	.+4      	; 0x167c <DIO_ErrStateSetPinDirection+0xd8>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	0a 94       	dec	r0
    167e:	e2 f7       	brpl	.-8      	; 0x1678 <DIO_ErrStateSetPinDirection+0xd4>
    1680:	84 2b       	or	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	96 c0       	rjmp	.+300    	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'D': SET_BIT(DDRD_ITI,pin); break;
    1686:	a1 e3       	ldi	r26, 0x31	; 49
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	e1 e3       	ldi	r30, 0x31	; 49
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	48 2f       	mov	r20, r24
    1692:	8a 81       	ldd	r24, Y+2	; 0x02
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	02 2e       	mov	r0, r18
    169e:	02 c0       	rjmp	.+4      	; 0x16a4 <DIO_ErrStateSetPinDirection+0x100>
    16a0:	88 0f       	add	r24, r24
    16a2:	99 1f       	adc	r25, r25
    16a4:	0a 94       	dec	r0
    16a6:	e2 f7       	brpl	.-8      	; 0x16a0 <DIO_ErrStateSetPinDirection+0xfc>
    16a8:	84 2b       	or	r24, r20
    16aa:	8c 93       	st	X, r24
    16ac:	82 c0       	rjmp	.+260    	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				default: return DIO_ERROR_PORT;
    16ae:	91 e0       	ldi	r25, 0x01	; 1
    16b0:	9e 83       	std	Y+6, r25	; 0x06
    16b2:	83 c0       	rjmp	.+262    	; 0x17ba <DIO_ErrStateSetPinDirection+0x216>
				}

			}
			else if(direction == DIO_IN)
    16b4:	8b 81       	ldd	r24, Y+3	; 0x03
    16b6:	88 23       	and	r24, r24
    16b8:	09 f0       	breq	.+2      	; 0x16bc <DIO_ErrStateSetPinDirection+0x118>
    16ba:	78 c0       	rjmp	.+240    	; 0x17ac <DIO_ErrStateSetPinDirection+0x208>
			{
				switch(port)
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	28 2f       	mov	r18, r24
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	3d 83       	std	Y+5, r19	; 0x05
    16c4:	2c 83       	std	Y+4, r18	; 0x04
    16c6:	8c 81       	ldd	r24, Y+4	; 0x04
    16c8:	9d 81       	ldd	r25, Y+5	; 0x05
    16ca:	82 34       	cpi	r24, 0x42	; 66
    16cc:	91 05       	cpc	r25, r1
    16ce:	61 f1       	breq	.+88     	; 0x1728 <DIO_ErrStateSetPinDirection+0x184>
    16d0:	2c 81       	ldd	r18, Y+4	; 0x04
    16d2:	3d 81       	ldd	r19, Y+5	; 0x05
    16d4:	23 34       	cpi	r18, 0x43	; 67
    16d6:	31 05       	cpc	r19, r1
    16d8:	34 f4       	brge	.+12     	; 0x16e6 <DIO_ErrStateSetPinDirection+0x142>
    16da:	8c 81       	ldd	r24, Y+4	; 0x04
    16dc:	9d 81       	ldd	r25, Y+5	; 0x05
    16de:	81 34       	cpi	r24, 0x41	; 65
    16e0:	91 05       	cpc	r25, r1
    16e2:	69 f0       	breq	.+26     	; 0x16fe <DIO_ErrStateSetPinDirection+0x15a>
    16e4:	60 c0       	rjmp	.+192    	; 0x17a6 <DIO_ErrStateSetPinDirection+0x202>
    16e6:	2c 81       	ldd	r18, Y+4	; 0x04
    16e8:	3d 81       	ldd	r19, Y+5	; 0x05
    16ea:	23 34       	cpi	r18, 0x43	; 67
    16ec:	31 05       	cpc	r19, r1
    16ee:	89 f1       	breq	.+98     	; 0x1752 <DIO_ErrStateSetPinDirection+0x1ae>
    16f0:	8c 81       	ldd	r24, Y+4	; 0x04
    16f2:	9d 81       	ldd	r25, Y+5	; 0x05
    16f4:	84 34       	cpi	r24, 0x44	; 68
    16f6:	91 05       	cpc	r25, r1
    16f8:	09 f4       	brne	.+2      	; 0x16fc <DIO_ErrStateSetPinDirection+0x158>
    16fa:	40 c0       	rjmp	.+128    	; 0x177c <DIO_ErrStateSetPinDirection+0x1d8>
    16fc:	54 c0       	rjmp	.+168    	; 0x17a6 <DIO_ErrStateSetPinDirection+0x202>
				{
				case 'A': CLEAR_BIT(DDRA_ITI,pin); break;
    16fe:	aa e3       	ldi	r26, 0x3A	; 58
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	ea e3       	ldi	r30, 0x3A	; 58
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	48 2f       	mov	r20, r24
    170a:	8a 81       	ldd	r24, Y+2	; 0x02
    170c:	28 2f       	mov	r18, r24
    170e:	30 e0       	ldi	r19, 0x00	; 0
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	02 2e       	mov	r0, r18
    1716:	02 c0       	rjmp	.+4      	; 0x171c <DIO_ErrStateSetPinDirection+0x178>
    1718:	88 0f       	add	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	0a 94       	dec	r0
    171e:	e2 f7       	brpl	.-8      	; 0x1718 <DIO_ErrStateSetPinDirection+0x174>
    1720:	80 95       	com	r24
    1722:	84 23       	and	r24, r20
    1724:	8c 93       	st	X, r24
    1726:	45 c0       	rjmp	.+138    	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'B': CLEAR_BIT(DDRB_ITI,pin); break;
    1728:	a7 e3       	ldi	r26, 0x37	; 55
    172a:	b0 e0       	ldi	r27, 0x00	; 0
    172c:	e7 e3       	ldi	r30, 0x37	; 55
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	48 2f       	mov	r20, r24
    1734:	8a 81       	ldd	r24, Y+2	; 0x02
    1736:	28 2f       	mov	r18, r24
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	02 2e       	mov	r0, r18
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <DIO_ErrStateSetPinDirection+0x1a2>
    1742:	88 0f       	add	r24, r24
    1744:	99 1f       	adc	r25, r25
    1746:	0a 94       	dec	r0
    1748:	e2 f7       	brpl	.-8      	; 0x1742 <DIO_ErrStateSetPinDirection+0x19e>
    174a:	80 95       	com	r24
    174c:	84 23       	and	r24, r20
    174e:	8c 93       	st	X, r24
    1750:	30 c0       	rjmp	.+96     	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'C': CLEAR_BIT(DDRC_ITI,pin); break;
    1752:	a4 e3       	ldi	r26, 0x34	; 52
    1754:	b0 e0       	ldi	r27, 0x00	; 0
    1756:	e4 e3       	ldi	r30, 0x34	; 52
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	48 2f       	mov	r20, r24
    175e:	8a 81       	ldd	r24, Y+2	; 0x02
    1760:	28 2f       	mov	r18, r24
    1762:	30 e0       	ldi	r19, 0x00	; 0
    1764:	81 e0       	ldi	r24, 0x01	; 1
    1766:	90 e0       	ldi	r25, 0x00	; 0
    1768:	02 2e       	mov	r0, r18
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <DIO_ErrStateSetPinDirection+0x1cc>
    176c:	88 0f       	add	r24, r24
    176e:	99 1f       	adc	r25, r25
    1770:	0a 94       	dec	r0
    1772:	e2 f7       	brpl	.-8      	; 0x176c <DIO_ErrStateSetPinDirection+0x1c8>
    1774:	80 95       	com	r24
    1776:	84 23       	and	r24, r20
    1778:	8c 93       	st	X, r24
    177a:	1b c0       	rjmp	.+54     	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				case 'D': CLEAR_BIT(DDRD_ITI,pin); break;
    177c:	a1 e3       	ldi	r26, 0x31	; 49
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	e1 e3       	ldi	r30, 0x31	; 49
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	80 81       	ld	r24, Z
    1786:	48 2f       	mov	r20, r24
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	90 e0       	ldi	r25, 0x00	; 0
    1792:	02 2e       	mov	r0, r18
    1794:	02 c0       	rjmp	.+4      	; 0x179a <DIO_ErrStateSetPinDirection+0x1f6>
    1796:	88 0f       	add	r24, r24
    1798:	99 1f       	adc	r25, r25
    179a:	0a 94       	dec	r0
    179c:	e2 f7       	brpl	.-8      	; 0x1796 <DIO_ErrStateSetPinDirection+0x1f2>
    179e:	80 95       	com	r24
    17a0:	84 23       	and	r24, r20
    17a2:	8c 93       	st	X, r24
    17a4:	06 c0       	rjmp	.+12     	; 0x17b2 <DIO_ErrStateSetPinDirection+0x20e>
				default: return DIO_ERROR_PORT;				}
    17a6:	91 e0       	ldi	r25, 0x01	; 1
    17a8:	9e 83       	std	Y+6, r25	; 0x06
    17aa:	07 c0       	rjmp	.+14     	; 0x17ba <DIO_ErrStateSetPinDirection+0x216>
			}
			else
				return DIO_ERROR_Direction;
    17ac:	23 e0       	ldi	r18, 0x03	; 3
    17ae:	2e 83       	std	Y+6, r18	; 0x06
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <DIO_ErrStateSetPinDirection+0x216>
		}
	else
		return DIO_ERROR_PIN;
	return DIO_OK;
    17b2:	1e 82       	std	Y+6, r1	; 0x06
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <DIO_ErrStateSetPinDirection+0x216>
			}
			else
				return DIO_ERROR_Direction;
		}
	else
		return DIO_ERROR_PIN;
    17b6:	32 e0       	ldi	r19, 0x02	; 2
    17b8:	3e 83       	std	Y+6, r19	; 0x06
    17ba:	8e 81       	ldd	r24, Y+6	; 0x06
	return DIO_OK;
}
    17bc:	28 96       	adiw	r28, 0x08	; 8
    17be:	0f b6       	in	r0, 0x3f	; 63
    17c0:	f8 94       	cli
    17c2:	de bf       	out	0x3e, r29	; 62
    17c4:	0f be       	out	0x3f, r0	; 63
    17c6:	cd bf       	out	0x3d, r28	; 61
    17c8:	cf 91       	pop	r28
    17ca:	df 91       	pop	r29
    17cc:	08 95       	ret

000017ce <DIO_ErrStateSetPinValue>:
DIO_Err DIO_ErrStateSetPinValue(PORT_Name port,PIN_Number pin,Volt val){
    17ce:	df 93       	push	r29
    17d0:	cf 93       	push	r28
    17d2:	cd b7       	in	r28, 0x3d	; 61
    17d4:	de b7       	in	r29, 0x3e	; 62
    17d6:	28 97       	sbiw	r28, 0x08	; 8
    17d8:	0f b6       	in	r0, 0x3f	; 63
    17da:	f8 94       	cli
    17dc:	de bf       	out	0x3e, r29	; 62
    17de:	0f be       	out	0x3f, r0	; 63
    17e0:	cd bf       	out	0x3d, r28	; 61
    17e2:	89 83       	std	Y+1, r24	; 0x01
    17e4:	6a 83       	std	Y+2, r22	; 0x02
    17e6:	4b 83       	std	Y+3, r20	; 0x03
	if(pin>=0 && pin<=7)
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	88 30       	cpi	r24, 0x08	; 8
    17ec:	08 f0       	brcs	.+2      	; 0x17f0 <DIO_ErrStateSetPinValue+0x22>
    17ee:	f8 c0       	rjmp	.+496    	; 0x19e0 <DIO_ErrStateSetPinValue+0x212>
			{
				if(val == DIO_HIGH)
    17f0:	8b 81       	ldd	r24, Y+3	; 0x03
    17f2:	81 30       	cpi	r24, 0x01	; 1
    17f4:	09 f0       	breq	.+2      	; 0x17f8 <DIO_ErrStateSetPinValue+0x2a>
    17f6:	73 c0       	rjmp	.+230    	; 0x18de <DIO_ErrStateSetPinValue+0x110>
				{
					switch(port)
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	28 2f       	mov	r18, r24
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	38 87       	std	Y+8, r19	; 0x08
    1800:	2f 83       	std	Y+7, r18	; 0x07
    1802:	8f 81       	ldd	r24, Y+7	; 0x07
    1804:	98 85       	ldd	r25, Y+8	; 0x08
    1806:	82 34       	cpi	r24, 0x42	; 66
    1808:	91 05       	cpc	r25, r1
    180a:	51 f1       	breq	.+84     	; 0x1860 <DIO_ErrStateSetPinValue+0x92>
    180c:	2f 81       	ldd	r18, Y+7	; 0x07
    180e:	38 85       	ldd	r19, Y+8	; 0x08
    1810:	23 34       	cpi	r18, 0x43	; 67
    1812:	31 05       	cpc	r19, r1
    1814:	34 f4       	brge	.+12     	; 0x1822 <DIO_ErrStateSetPinValue+0x54>
    1816:	8f 81       	ldd	r24, Y+7	; 0x07
    1818:	98 85       	ldd	r25, Y+8	; 0x08
    181a:	81 34       	cpi	r24, 0x41	; 65
    181c:	91 05       	cpc	r25, r1
    181e:	61 f0       	breq	.+24     	; 0x1838 <DIO_ErrStateSetPinValue+0x6a>
    1820:	5b c0       	rjmp	.+182    	; 0x18d8 <DIO_ErrStateSetPinValue+0x10a>
    1822:	2f 81       	ldd	r18, Y+7	; 0x07
    1824:	38 85       	ldd	r19, Y+8	; 0x08
    1826:	23 34       	cpi	r18, 0x43	; 67
    1828:	31 05       	cpc	r19, r1
    182a:	71 f1       	breq	.+92     	; 0x1888 <DIO_ErrStateSetPinValue+0xba>
    182c:	8f 81       	ldd	r24, Y+7	; 0x07
    182e:	98 85       	ldd	r25, Y+8	; 0x08
    1830:	84 34       	cpi	r24, 0x44	; 68
    1832:	91 05       	cpc	r25, r1
    1834:	e9 f1       	breq	.+122    	; 0x18b0 <DIO_ErrStateSetPinValue+0xe2>
    1836:	50 c0       	rjmp	.+160    	; 0x18d8 <DIO_ErrStateSetPinValue+0x10a>
					{
					case 'A': SET_BIT(PORTA_ITI,pin); break;
    1838:	ab e3       	ldi	r26, 0x3B	; 59
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	eb e3       	ldi	r30, 0x3B	; 59
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	80 81       	ld	r24, Z
    1842:	48 2f       	mov	r20, r24
    1844:	8a 81       	ldd	r24, Y+2	; 0x02
    1846:	28 2f       	mov	r18, r24
    1848:	30 e0       	ldi	r19, 0x00	; 0
    184a:	81 e0       	ldi	r24, 0x01	; 1
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	02 2e       	mov	r0, r18
    1850:	02 c0       	rjmp	.+4      	; 0x1856 <DIO_ErrStateSetPinValue+0x88>
    1852:	88 0f       	add	r24, r24
    1854:	99 1f       	adc	r25, r25
    1856:	0a 94       	dec	r0
    1858:	e2 f7       	brpl	.-8      	; 0x1852 <DIO_ErrStateSetPinValue+0x84>
    185a:	84 2b       	or	r24, r20
    185c:	8c 93       	st	X, r24
    185e:	be c0       	rjmp	.+380    	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'B': SET_BIT(PORTB_ITI,pin); break;
    1860:	a8 e3       	ldi	r26, 0x38	; 56
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e8 e3       	ldi	r30, 0x38	; 56
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	48 2f       	mov	r20, r24
    186c:	8a 81       	ldd	r24, Y+2	; 0x02
    186e:	28 2f       	mov	r18, r24
    1870:	30 e0       	ldi	r19, 0x00	; 0
    1872:	81 e0       	ldi	r24, 0x01	; 1
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	02 2e       	mov	r0, r18
    1878:	02 c0       	rjmp	.+4      	; 0x187e <DIO_ErrStateSetPinValue+0xb0>
    187a:	88 0f       	add	r24, r24
    187c:	99 1f       	adc	r25, r25
    187e:	0a 94       	dec	r0
    1880:	e2 f7       	brpl	.-8      	; 0x187a <DIO_ErrStateSetPinValue+0xac>
    1882:	84 2b       	or	r24, r20
    1884:	8c 93       	st	X, r24
    1886:	aa c0       	rjmp	.+340    	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'C': SET_BIT(PORTC_ITI,pin); break;
    1888:	a5 e3       	ldi	r26, 0x35	; 53
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	e5 e3       	ldi	r30, 0x35	; 53
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	80 81       	ld	r24, Z
    1892:	48 2f       	mov	r20, r24
    1894:	8a 81       	ldd	r24, Y+2	; 0x02
    1896:	28 2f       	mov	r18, r24
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	81 e0       	ldi	r24, 0x01	; 1
    189c:	90 e0       	ldi	r25, 0x00	; 0
    189e:	02 2e       	mov	r0, r18
    18a0:	02 c0       	rjmp	.+4      	; 0x18a6 <DIO_ErrStateSetPinValue+0xd8>
    18a2:	88 0f       	add	r24, r24
    18a4:	99 1f       	adc	r25, r25
    18a6:	0a 94       	dec	r0
    18a8:	e2 f7       	brpl	.-8      	; 0x18a2 <DIO_ErrStateSetPinValue+0xd4>
    18aa:	84 2b       	or	r24, r20
    18ac:	8c 93       	st	X, r24
    18ae:	96 c0       	rjmp	.+300    	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'D': SET_BIT(PORTD_ITI,pin); break;
    18b0:	a2 e3       	ldi	r26, 0x32	; 50
    18b2:	b0 e0       	ldi	r27, 0x00	; 0
    18b4:	e2 e3       	ldi	r30, 0x32	; 50
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	80 81       	ld	r24, Z
    18ba:	48 2f       	mov	r20, r24
    18bc:	8a 81       	ldd	r24, Y+2	; 0x02
    18be:	28 2f       	mov	r18, r24
    18c0:	30 e0       	ldi	r19, 0x00	; 0
    18c2:	81 e0       	ldi	r24, 0x01	; 1
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	02 2e       	mov	r0, r18
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <DIO_ErrStateSetPinValue+0x100>
    18ca:	88 0f       	add	r24, r24
    18cc:	99 1f       	adc	r25, r25
    18ce:	0a 94       	dec	r0
    18d0:	e2 f7       	brpl	.-8      	; 0x18ca <DIO_ErrStateSetPinValue+0xfc>
    18d2:	84 2b       	or	r24, r20
    18d4:	8c 93       	st	X, r24
    18d6:	82 c0       	rjmp	.+260    	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					default: return DIO_ERROR_PORT;
    18d8:	91 e0       	ldi	r25, 0x01	; 1
    18da:	9e 83       	std	Y+6, r25	; 0x06
    18dc:	83 c0       	rjmp	.+262    	; 0x19e4 <DIO_ErrStateSetPinValue+0x216>
					}
				}
				else if(val == DIO_LOW)
    18de:	8b 81       	ldd	r24, Y+3	; 0x03
    18e0:	88 23       	and	r24, r24
    18e2:	09 f0       	breq	.+2      	; 0x18e6 <DIO_ErrStateSetPinValue+0x118>
    18e4:	78 c0       	rjmp	.+240    	; 0x19d6 <DIO_ErrStateSetPinValue+0x208>
				{
					switch(port)
    18e6:	89 81       	ldd	r24, Y+1	; 0x01
    18e8:	28 2f       	mov	r18, r24
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	3d 83       	std	Y+5, r19	; 0x05
    18ee:	2c 83       	std	Y+4, r18	; 0x04
    18f0:	8c 81       	ldd	r24, Y+4	; 0x04
    18f2:	9d 81       	ldd	r25, Y+5	; 0x05
    18f4:	82 34       	cpi	r24, 0x42	; 66
    18f6:	91 05       	cpc	r25, r1
    18f8:	61 f1       	breq	.+88     	; 0x1952 <DIO_ErrStateSetPinValue+0x184>
    18fa:	2c 81       	ldd	r18, Y+4	; 0x04
    18fc:	3d 81       	ldd	r19, Y+5	; 0x05
    18fe:	23 34       	cpi	r18, 0x43	; 67
    1900:	31 05       	cpc	r19, r1
    1902:	34 f4       	brge	.+12     	; 0x1910 <DIO_ErrStateSetPinValue+0x142>
    1904:	8c 81       	ldd	r24, Y+4	; 0x04
    1906:	9d 81       	ldd	r25, Y+5	; 0x05
    1908:	81 34       	cpi	r24, 0x41	; 65
    190a:	91 05       	cpc	r25, r1
    190c:	69 f0       	breq	.+26     	; 0x1928 <DIO_ErrStateSetPinValue+0x15a>
    190e:	60 c0       	rjmp	.+192    	; 0x19d0 <DIO_ErrStateSetPinValue+0x202>
    1910:	2c 81       	ldd	r18, Y+4	; 0x04
    1912:	3d 81       	ldd	r19, Y+5	; 0x05
    1914:	23 34       	cpi	r18, 0x43	; 67
    1916:	31 05       	cpc	r19, r1
    1918:	89 f1       	breq	.+98     	; 0x197c <DIO_ErrStateSetPinValue+0x1ae>
    191a:	8c 81       	ldd	r24, Y+4	; 0x04
    191c:	9d 81       	ldd	r25, Y+5	; 0x05
    191e:	84 34       	cpi	r24, 0x44	; 68
    1920:	91 05       	cpc	r25, r1
    1922:	09 f4       	brne	.+2      	; 0x1926 <DIO_ErrStateSetPinValue+0x158>
    1924:	40 c0       	rjmp	.+128    	; 0x19a6 <DIO_ErrStateSetPinValue+0x1d8>
    1926:	54 c0       	rjmp	.+168    	; 0x19d0 <DIO_ErrStateSetPinValue+0x202>
					{
					case 'A': CLEAR_BIT(PORTA_ITI,pin); break;
    1928:	ab e3       	ldi	r26, 0x3B	; 59
    192a:	b0 e0       	ldi	r27, 0x00	; 0
    192c:	eb e3       	ldi	r30, 0x3B	; 59
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	48 2f       	mov	r20, r24
    1934:	8a 81       	ldd	r24, Y+2	; 0x02
    1936:	28 2f       	mov	r18, r24
    1938:	30 e0       	ldi	r19, 0x00	; 0
    193a:	81 e0       	ldi	r24, 0x01	; 1
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	02 2e       	mov	r0, r18
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <DIO_ErrStateSetPinValue+0x178>
    1942:	88 0f       	add	r24, r24
    1944:	99 1f       	adc	r25, r25
    1946:	0a 94       	dec	r0
    1948:	e2 f7       	brpl	.-8      	; 0x1942 <DIO_ErrStateSetPinValue+0x174>
    194a:	80 95       	com	r24
    194c:	84 23       	and	r24, r20
    194e:	8c 93       	st	X, r24
    1950:	45 c0       	rjmp	.+138    	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'B': CLEAR_BIT(PORTB_ITI,pin); break;
    1952:	a8 e3       	ldi	r26, 0x38	; 56
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	e8 e3       	ldi	r30, 0x38	; 56
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	48 2f       	mov	r20, r24
    195e:	8a 81       	ldd	r24, Y+2	; 0x02
    1960:	28 2f       	mov	r18, r24
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	02 2e       	mov	r0, r18
    196a:	02 c0       	rjmp	.+4      	; 0x1970 <DIO_ErrStateSetPinValue+0x1a2>
    196c:	88 0f       	add	r24, r24
    196e:	99 1f       	adc	r25, r25
    1970:	0a 94       	dec	r0
    1972:	e2 f7       	brpl	.-8      	; 0x196c <DIO_ErrStateSetPinValue+0x19e>
    1974:	80 95       	com	r24
    1976:	84 23       	and	r24, r20
    1978:	8c 93       	st	X, r24
    197a:	30 c0       	rjmp	.+96     	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'C': CLEAR_BIT(PORTC_ITI,pin); break;
    197c:	a5 e3       	ldi	r26, 0x35	; 53
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e5 e3       	ldi	r30, 0x35	; 53
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	48 2f       	mov	r20, r24
    1988:	8a 81       	ldd	r24, Y+2	; 0x02
    198a:	28 2f       	mov	r18, r24
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	02 2e       	mov	r0, r18
    1994:	02 c0       	rjmp	.+4      	; 0x199a <DIO_ErrStateSetPinValue+0x1cc>
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	0a 94       	dec	r0
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <DIO_ErrStateSetPinValue+0x1c8>
    199e:	80 95       	com	r24
    19a0:	84 23       	and	r24, r20
    19a2:	8c 93       	st	X, r24
    19a4:	1b c0       	rjmp	.+54     	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					case 'D': CLEAR_BIT(PORTD_ITI,pin); break;
    19a6:	a2 e3       	ldi	r26, 0x32	; 50
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	e2 e3       	ldi	r30, 0x32	; 50
    19ac:	f0 e0       	ldi	r31, 0x00	; 0
    19ae:	80 81       	ld	r24, Z
    19b0:	48 2f       	mov	r20, r24
    19b2:	8a 81       	ldd	r24, Y+2	; 0x02
    19b4:	28 2f       	mov	r18, r24
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	81 e0       	ldi	r24, 0x01	; 1
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	02 2e       	mov	r0, r18
    19be:	02 c0       	rjmp	.+4      	; 0x19c4 <DIO_ErrStateSetPinValue+0x1f6>
    19c0:	88 0f       	add	r24, r24
    19c2:	99 1f       	adc	r25, r25
    19c4:	0a 94       	dec	r0
    19c6:	e2 f7       	brpl	.-8      	; 0x19c0 <DIO_ErrStateSetPinValue+0x1f2>
    19c8:	80 95       	com	r24
    19ca:	84 23       	and	r24, r20
    19cc:	8c 93       	st	X, r24
    19ce:	06 c0       	rjmp	.+12     	; 0x19dc <DIO_ErrStateSetPinValue+0x20e>
					default: return DIO_ERROR_PORT;					}
    19d0:	91 e0       	ldi	r25, 0x01	; 1
    19d2:	9e 83       	std	Y+6, r25	; 0x06
    19d4:	07 c0       	rjmp	.+14     	; 0x19e4 <DIO_ErrStateSetPinValue+0x216>
				}
				else
					return DIO_ERROR_VALUE;
    19d6:	24 e0       	ldi	r18, 0x04	; 4
    19d8:	2e 83       	std	Y+6, r18	; 0x06
    19da:	04 c0       	rjmp	.+8      	; 0x19e4 <DIO_ErrStateSetPinValue+0x216>
			}
		else
			return DIO_ERROR_PIN;
		return DIO_OK;
    19dc:	1e 82       	std	Y+6, r1	; 0x06
    19de:	02 c0       	rjmp	.+4      	; 0x19e4 <DIO_ErrStateSetPinValue+0x216>
				}
				else
					return DIO_ERROR_VALUE;
			}
		else
			return DIO_ERROR_PIN;
    19e0:	32 e0       	ldi	r19, 0x02	; 2
    19e2:	3e 83       	std	Y+6, r19	; 0x06
    19e4:	8e 81       	ldd	r24, Y+6	; 0x06
		return DIO_OK;
}
    19e6:	28 96       	adiw	r28, 0x08	; 8
    19e8:	0f b6       	in	r0, 0x3f	; 63
    19ea:	f8 94       	cli
    19ec:	de bf       	out	0x3e, r29	; 62
    19ee:	0f be       	out	0x3f, r0	; 63
    19f0:	cd bf       	out	0x3d, r28	; 61
    19f2:	cf 91       	pop	r28
    19f4:	df 91       	pop	r29
    19f6:	08 95       	ret

000019f8 <DIO_ErrStateReadPinValue>:
DIO_Err DIO_ErrStateReadPinValue(PORT_Name port,PIN_Number pin,u8 *value){
    19f8:	df 93       	push	r29
    19fa:	cf 93       	push	r28
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
    1a00:	27 97       	sbiw	r28, 0x07	; 7
    1a02:	0f b6       	in	r0, 0x3f	; 63
    1a04:	f8 94       	cli
    1a06:	de bf       	out	0x3e, r29	; 62
    1a08:	0f be       	out	0x3f, r0	; 63
    1a0a:	cd bf       	out	0x3d, r28	; 61
    1a0c:	89 83       	std	Y+1, r24	; 0x01
    1a0e:	6a 83       	std	Y+2, r22	; 0x02
    1a10:	5c 83       	std	Y+4, r21	; 0x04
    1a12:	4b 83       	std	Y+3, r20	; 0x03
	if(pin>=0 && pin<=7)
    1a14:	8a 81       	ldd	r24, Y+2	; 0x02
    1a16:	88 30       	cpi	r24, 0x08	; 8
    1a18:	08 f0       	brcs	.+2      	; 0x1a1c <DIO_ErrStateReadPinValue+0x24>
    1a1a:	76 c0       	rjmp	.+236    	; 0x1b08 <DIO_ErrStateReadPinValue+0x110>
				{
						switch(port)
    1a1c:	89 81       	ldd	r24, Y+1	; 0x01
    1a1e:	28 2f       	mov	r18, r24
    1a20:	30 e0       	ldi	r19, 0x00	; 0
    1a22:	3f 83       	std	Y+7, r19	; 0x07
    1a24:	2e 83       	std	Y+6, r18	; 0x06
    1a26:	4e 81       	ldd	r20, Y+6	; 0x06
    1a28:	5f 81       	ldd	r21, Y+7	; 0x07
    1a2a:	42 34       	cpi	r20, 0x42	; 66
    1a2c:	51 05       	cpc	r21, r1
    1a2e:	59 f1       	breq	.+86     	; 0x1a86 <DIO_ErrStateReadPinValue+0x8e>
    1a30:	8e 81       	ldd	r24, Y+6	; 0x06
    1a32:	9f 81       	ldd	r25, Y+7	; 0x07
    1a34:	83 34       	cpi	r24, 0x43	; 67
    1a36:	91 05       	cpc	r25, r1
    1a38:	34 f4       	brge	.+12     	; 0x1a46 <DIO_ErrStateReadPinValue+0x4e>
    1a3a:	2e 81       	ldd	r18, Y+6	; 0x06
    1a3c:	3f 81       	ldd	r19, Y+7	; 0x07
    1a3e:	21 34       	cpi	r18, 0x41	; 65
    1a40:	31 05       	cpc	r19, r1
    1a42:	69 f0       	breq	.+26     	; 0x1a5e <DIO_ErrStateReadPinValue+0x66>
    1a44:	5c c0       	rjmp	.+184    	; 0x1afe <DIO_ErrStateReadPinValue+0x106>
    1a46:	4e 81       	ldd	r20, Y+6	; 0x06
    1a48:	5f 81       	ldd	r21, Y+7	; 0x07
    1a4a:	43 34       	cpi	r20, 0x43	; 67
    1a4c:	51 05       	cpc	r21, r1
    1a4e:	79 f1       	breq	.+94     	; 0x1aae <DIO_ErrStateReadPinValue+0xb6>
    1a50:	8e 81       	ldd	r24, Y+6	; 0x06
    1a52:	9f 81       	ldd	r25, Y+7	; 0x07
    1a54:	84 34       	cpi	r24, 0x44	; 68
    1a56:	91 05       	cpc	r25, r1
    1a58:	09 f4       	brne	.+2      	; 0x1a5c <DIO_ErrStateReadPinValue+0x64>
    1a5a:	3d c0       	rjmp	.+122    	; 0x1ad6 <DIO_ErrStateReadPinValue+0xde>
    1a5c:	50 c0       	rjmp	.+160    	; 0x1afe <DIO_ErrStateReadPinValue+0x106>
						{
						case 'A':*value= GET_BIT(PINA_ITI,pin); break;
    1a5e:	e9 e3       	ldi	r30, 0x39	; 57
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	28 2f       	mov	r18, r24
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6a:	88 2f       	mov	r24, r24
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	a9 01       	movw	r20, r18
    1a70:	02 c0       	rjmp	.+4      	; 0x1a76 <DIO_ErrStateReadPinValue+0x7e>
    1a72:	55 95       	asr	r21
    1a74:	47 95       	ror	r20
    1a76:	8a 95       	dec	r24
    1a78:	e2 f7       	brpl	.-8      	; 0x1a72 <DIO_ErrStateReadPinValue+0x7a>
    1a7a:	ca 01       	movw	r24, r20
    1a7c:	81 70       	andi	r24, 0x01	; 1
    1a7e:	eb 81       	ldd	r30, Y+3	; 0x03
    1a80:	fc 81       	ldd	r31, Y+4	; 0x04
    1a82:	80 83       	st	Z, r24
    1a84:	3f c0       	rjmp	.+126    	; 0x1b04 <DIO_ErrStateReadPinValue+0x10c>
						case 'B':*value= GET_BIT(PINB_ITI,pin); break;
    1a86:	e6 e3       	ldi	r30, 0x36	; 54
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	28 2f       	mov	r18, r24
    1a8e:	30 e0       	ldi	r19, 0x00	; 0
    1a90:	8a 81       	ldd	r24, Y+2	; 0x02
    1a92:	88 2f       	mov	r24, r24
    1a94:	90 e0       	ldi	r25, 0x00	; 0
    1a96:	a9 01       	movw	r20, r18
    1a98:	02 c0       	rjmp	.+4      	; 0x1a9e <DIO_ErrStateReadPinValue+0xa6>
    1a9a:	55 95       	asr	r21
    1a9c:	47 95       	ror	r20
    1a9e:	8a 95       	dec	r24
    1aa0:	e2 f7       	brpl	.-8      	; 0x1a9a <DIO_ErrStateReadPinValue+0xa2>
    1aa2:	ca 01       	movw	r24, r20
    1aa4:	81 70       	andi	r24, 0x01	; 1
    1aa6:	eb 81       	ldd	r30, Y+3	; 0x03
    1aa8:	fc 81       	ldd	r31, Y+4	; 0x04
    1aaa:	80 83       	st	Z, r24
    1aac:	2b c0       	rjmp	.+86     	; 0x1b04 <DIO_ErrStateReadPinValue+0x10c>
						case 'C':*value= GET_BIT(PINC_ITI,pin); break;
    1aae:	e3 e3       	ldi	r30, 0x33	; 51
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	28 2f       	mov	r18, r24
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aba:	88 2f       	mov	r24, r24
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	a9 01       	movw	r20, r18
    1ac0:	02 c0       	rjmp	.+4      	; 0x1ac6 <DIO_ErrStateReadPinValue+0xce>
    1ac2:	55 95       	asr	r21
    1ac4:	47 95       	ror	r20
    1ac6:	8a 95       	dec	r24
    1ac8:	e2 f7       	brpl	.-8      	; 0x1ac2 <DIO_ErrStateReadPinValue+0xca>
    1aca:	ca 01       	movw	r24, r20
    1acc:	81 70       	andi	r24, 0x01	; 1
    1ace:	eb 81       	ldd	r30, Y+3	; 0x03
    1ad0:	fc 81       	ldd	r31, Y+4	; 0x04
    1ad2:	80 83       	st	Z, r24
    1ad4:	17 c0       	rjmp	.+46     	; 0x1b04 <DIO_ErrStateReadPinValue+0x10c>
						case 'D':*value= GET_BIT(PIND_ITI,pin); break;
    1ad6:	e0 e3       	ldi	r30, 0x30	; 48
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	28 2f       	mov	r18, r24
    1ade:	30 e0       	ldi	r19, 0x00	; 0
    1ae0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae2:	88 2f       	mov	r24, r24
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	a9 01       	movw	r20, r18
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <DIO_ErrStateReadPinValue+0xf6>
    1aea:	55 95       	asr	r21
    1aec:	47 95       	ror	r20
    1aee:	8a 95       	dec	r24
    1af0:	e2 f7       	brpl	.-8      	; 0x1aea <DIO_ErrStateReadPinValue+0xf2>
    1af2:	ca 01       	movw	r24, r20
    1af4:	81 70       	andi	r24, 0x01	; 1
    1af6:	eb 81       	ldd	r30, Y+3	; 0x03
    1af8:	fc 81       	ldd	r31, Y+4	; 0x04
    1afa:	80 83       	st	Z, r24
    1afc:	03 c0       	rjmp	.+6      	; 0x1b04 <DIO_ErrStateReadPinValue+0x10c>
						default: return DIO_ERROR_PORT;
    1afe:	51 e0       	ldi	r21, 0x01	; 1
    1b00:	5d 83       	std	Y+5, r21	; 0x05
    1b02:	04 c0       	rjmp	.+8      	; 0x1b0c <DIO_ErrStateReadPinValue+0x114>
						}

				}
			else
				return DIO_ERROR_PIN;
			return DIO_OK;
    1b04:	1d 82       	std	Y+5, r1	; 0x05
    1b06:	02 c0       	rjmp	.+4      	; 0x1b0c <DIO_ErrStateReadPinValue+0x114>
						default: return DIO_ERROR_PORT;
						}

				}
			else
				return DIO_ERROR_PIN;
    1b08:	82 e0       	ldi	r24, 0x02	; 2
    1b0a:	8d 83       	std	Y+5, r24	; 0x05
    1b0c:	8d 81       	ldd	r24, Y+5	; 0x05
			return DIO_OK;
}
    1b0e:	27 96       	adiw	r28, 0x07	; 7
    1b10:	0f b6       	in	r0, 0x3f	; 63
    1b12:	f8 94       	cli
    1b14:	de bf       	out	0x3e, r29	; 62
    1b16:	0f be       	out	0x3f, r0	; 63
    1b18:	cd bf       	out	0x3d, r28	; 61
    1b1a:	cf 91       	pop	r28
    1b1c:	df 91       	pop	r29
    1b1e:	08 95       	ret

00001b20 <DIO_ErrStateSetGroupDirection>:

DIO_Err  DIO_ErrStateSetGroupDirection(PORT_Name port ,Direction direction)
{
    1b20:	df 93       	push	r29
    1b22:	cf 93       	push	r28
    1b24:	00 d0       	rcall	.+0      	; 0x1b26 <DIO_ErrStateSetGroupDirection+0x6>
    1b26:	00 d0       	rcall	.+0      	; 0x1b28 <DIO_ErrStateSetGroupDirection+0x8>
    1b28:	0f 92       	push	r0
    1b2a:	cd b7       	in	r28, 0x3d	; 61
    1b2c:	de b7       	in	r29, 0x3e	; 62
    1b2e:	89 83       	std	Y+1, r24	; 0x01
    1b30:	6a 83       	std	Y+2, r22	; 0x02
	if (direction <= 0xff && direction>=0x00)
	{
		switch(port)
    1b32:	89 81       	ldd	r24, Y+1	; 0x01
    1b34:	28 2f       	mov	r18, r24
    1b36:	30 e0       	ldi	r19, 0x00	; 0
    1b38:	3d 83       	std	Y+5, r19	; 0x05
    1b3a:	2c 83       	std	Y+4, r18	; 0x04
    1b3c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b3e:	9d 81       	ldd	r25, Y+5	; 0x05
    1b40:	82 34       	cpi	r24, 0x42	; 66
    1b42:	91 05       	cpc	r25, r1
    1b44:	d9 f0       	breq	.+54     	; 0x1b7c <DIO_ErrStateSetGroupDirection+0x5c>
    1b46:	2c 81       	ldd	r18, Y+4	; 0x04
    1b48:	3d 81       	ldd	r19, Y+5	; 0x05
    1b4a:	23 34       	cpi	r18, 0x43	; 67
    1b4c:	31 05       	cpc	r19, r1
    1b4e:	34 f4       	brge	.+12     	; 0x1b5c <DIO_ErrStateSetGroupDirection+0x3c>
    1b50:	8c 81       	ldd	r24, Y+4	; 0x04
    1b52:	9d 81       	ldd	r25, Y+5	; 0x05
    1b54:	81 34       	cpi	r24, 0x41	; 65
    1b56:	91 05       	cpc	r25, r1
    1b58:	61 f0       	breq	.+24     	; 0x1b72 <DIO_ErrStateSetGroupDirection+0x52>
    1b5a:	1f c0       	rjmp	.+62     	; 0x1b9a <DIO_ErrStateSetGroupDirection+0x7a>
    1b5c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b5e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b60:	23 34       	cpi	r18, 0x43	; 67
    1b62:	31 05       	cpc	r19, r1
    1b64:	81 f0       	breq	.+32     	; 0x1b86 <DIO_ErrStateSetGroupDirection+0x66>
    1b66:	8c 81       	ldd	r24, Y+4	; 0x04
    1b68:	9d 81       	ldd	r25, Y+5	; 0x05
    1b6a:	84 34       	cpi	r24, 0x44	; 68
    1b6c:	91 05       	cpc	r25, r1
    1b6e:	81 f0       	breq	.+32     	; 0x1b90 <DIO_ErrStateSetGroupDirection+0x70>
    1b70:	14 c0       	rjmp	.+40     	; 0x1b9a <DIO_ErrStateSetGroupDirection+0x7a>
		{
		case 'A': DDRA_ITI =   direction ;break ;
    1b72:	ea e3       	ldi	r30, 0x3A	; 58
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	8a 81       	ldd	r24, Y+2	; 0x02
    1b78:	80 83       	st	Z, r24
    1b7a:	12 c0       	rjmp	.+36     	; 0x1ba0 <DIO_ErrStateSetGroupDirection+0x80>
		case 'B': DDRB_ITI =   direction ;break ;
    1b7c:	e7 e3       	ldi	r30, 0x37	; 55
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	8a 81       	ldd	r24, Y+2	; 0x02
    1b82:	80 83       	st	Z, r24
    1b84:	0d c0       	rjmp	.+26     	; 0x1ba0 <DIO_ErrStateSetGroupDirection+0x80>
		case 'C': DDRC_ITI =   direction ;break ;
    1b86:	e4 e3       	ldi	r30, 0x34	; 52
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8c:	80 83       	st	Z, r24
    1b8e:	08 c0       	rjmp	.+16     	; 0x1ba0 <DIO_ErrStateSetGroupDirection+0x80>
		case 'D': DDRD_ITI =   direction ;break ;
    1b90:	e1 e3       	ldi	r30, 0x31	; 49
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	8a 81       	ldd	r24, Y+2	; 0x02
    1b96:	80 83       	st	Z, r24
    1b98:	03 c0       	rjmp	.+6      	; 0x1ba0 <DIO_ErrStateSetGroupDirection+0x80>
		default :
			return DIO_ERROR_PORT ;
    1b9a:	91 e0       	ldi	r25, 0x01	; 1
    1b9c:	9b 83       	std	Y+3, r25	; 0x03
    1b9e:	01 c0       	rjmp	.+2      	; 0x1ba2 <DIO_ErrStateSetGroupDirection+0x82>
		}
		return DIO_OK ;
    1ba0:	1b 82       	std	Y+3, r1	; 0x03
    1ba2:	8b 81       	ldd	r24, Y+3	; 0x03
	}
	else
	{
		return DIO_ERROR_Direction;
	}
}
    1ba4:	0f 90       	pop	r0
    1ba6:	0f 90       	pop	r0
    1ba8:	0f 90       	pop	r0
    1baa:	0f 90       	pop	r0
    1bac:	0f 90       	pop	r0
    1bae:	cf 91       	pop	r28
    1bb0:	df 91       	pop	r29
    1bb2:	08 95       	ret

00001bb4 <DIO_ErrStateSetPortValue>:
DIO_Err  DIO_ErrStateSetPortValue(PORT_Name port,Volt val)
{
    1bb4:	df 93       	push	r29
    1bb6:	cf 93       	push	r28
    1bb8:	00 d0       	rcall	.+0      	; 0x1bba <DIO_ErrStateSetPortValue+0x6>
    1bba:	00 d0       	rcall	.+0      	; 0x1bbc <DIO_ErrStateSetPortValue+0x8>
    1bbc:	0f 92       	push	r0
    1bbe:	cd b7       	in	r28, 0x3d	; 61
    1bc0:	de b7       	in	r29, 0x3e	; 62
    1bc2:	89 83       	std	Y+1, r24	; 0x01
    1bc4:	6a 83       	std	Y+2, r22	; 0x02
	if (val <= 0xff && val>=0x00)
	{
		switch(port)
    1bc6:	89 81       	ldd	r24, Y+1	; 0x01
    1bc8:	28 2f       	mov	r18, r24
    1bca:	30 e0       	ldi	r19, 0x00	; 0
    1bcc:	3d 83       	std	Y+5, r19	; 0x05
    1bce:	2c 83       	std	Y+4, r18	; 0x04
    1bd0:	8c 81       	ldd	r24, Y+4	; 0x04
    1bd2:	9d 81       	ldd	r25, Y+5	; 0x05
    1bd4:	82 34       	cpi	r24, 0x42	; 66
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	d9 f0       	breq	.+54     	; 0x1c10 <DIO_ErrStateSetPortValue+0x5c>
    1bda:	2c 81       	ldd	r18, Y+4	; 0x04
    1bdc:	3d 81       	ldd	r19, Y+5	; 0x05
    1bde:	23 34       	cpi	r18, 0x43	; 67
    1be0:	31 05       	cpc	r19, r1
    1be2:	34 f4       	brge	.+12     	; 0x1bf0 <DIO_ErrStateSetPortValue+0x3c>
    1be4:	8c 81       	ldd	r24, Y+4	; 0x04
    1be6:	9d 81       	ldd	r25, Y+5	; 0x05
    1be8:	81 34       	cpi	r24, 0x41	; 65
    1bea:	91 05       	cpc	r25, r1
    1bec:	61 f0       	breq	.+24     	; 0x1c06 <DIO_ErrStateSetPortValue+0x52>
    1bee:	1f c0       	rjmp	.+62     	; 0x1c2e <DIO_ErrStateSetPortValue+0x7a>
    1bf0:	2c 81       	ldd	r18, Y+4	; 0x04
    1bf2:	3d 81       	ldd	r19, Y+5	; 0x05
    1bf4:	23 34       	cpi	r18, 0x43	; 67
    1bf6:	31 05       	cpc	r19, r1
    1bf8:	81 f0       	breq	.+32     	; 0x1c1a <DIO_ErrStateSetPortValue+0x66>
    1bfa:	8c 81       	ldd	r24, Y+4	; 0x04
    1bfc:	9d 81       	ldd	r25, Y+5	; 0x05
    1bfe:	84 34       	cpi	r24, 0x44	; 68
    1c00:	91 05       	cpc	r25, r1
    1c02:	81 f0       	breq	.+32     	; 0x1c24 <DIO_ErrStateSetPortValue+0x70>
    1c04:	14 c0       	rjmp	.+40     	; 0x1c2e <DIO_ErrStateSetPortValue+0x7a>
		{
		case 'A':  PORTA_ITI =  val ;break ;
    1c06:	eb e3       	ldi	r30, 0x3B	; 59
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0c:	80 83       	st	Z, r24
    1c0e:	12 c0       	rjmp	.+36     	; 0x1c34 <DIO_ErrStateSetPortValue+0x80>
		case 'B':  PORTB_ITI =  val ;break ;
    1c10:	e8 e3       	ldi	r30, 0x38	; 56
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	8a 81       	ldd	r24, Y+2	; 0x02
    1c16:	80 83       	st	Z, r24
    1c18:	0d c0       	rjmp	.+26     	; 0x1c34 <DIO_ErrStateSetPortValue+0x80>
		case 'C':  PORTC_ITI =  val ;break ;
    1c1a:	e5 e3       	ldi	r30, 0x35	; 53
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c20:	80 83       	st	Z, r24
    1c22:	08 c0       	rjmp	.+16     	; 0x1c34 <DIO_ErrStateSetPortValue+0x80>
		case 'D':  PORTD_ITI =  val ;break ;
    1c24:	e2 e3       	ldi	r30, 0x32	; 50
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2a:	80 83       	st	Z, r24
    1c2c:	03 c0       	rjmp	.+6      	; 0x1c34 <DIO_ErrStateSetPortValue+0x80>
		default :
			return DIO_ERROR_PORT ;
    1c2e:	91 e0       	ldi	r25, 0x01	; 1
    1c30:	9b 83       	std	Y+3, r25	; 0x03
    1c32:	01 c0       	rjmp	.+2      	; 0x1c36 <DIO_ErrStateSetPortValue+0x82>
		}
		return DIO_OK ;
    1c34:	1b 82       	std	Y+3, r1	; 0x03
    1c36:	8b 81       	ldd	r24, Y+3	; 0x03
	else
	{
		return DIO_ERROR_VALUE;
	}

}
    1c38:	0f 90       	pop	r0
    1c3a:	0f 90       	pop	r0
    1c3c:	0f 90       	pop	r0
    1c3e:	0f 90       	pop	r0
    1c40:	0f 90       	pop	r0
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <DIO_ErrStateReadGroupValue>:
DIO_Err  DIO_ErrStateReadGroupValue(PORT_Name port ,u8 *value)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	00 d0       	rcall	.+0      	; 0x1c4e <DIO_ErrStateReadGroupValue+0x6>
    1c4e:	00 d0       	rcall	.+0      	; 0x1c50 <DIO_ErrStateReadGroupValue+0x8>
    1c50:	00 d0       	rcall	.+0      	; 0x1c52 <DIO_ErrStateReadGroupValue+0xa>
    1c52:	cd b7       	in	r28, 0x3d	; 61
    1c54:	de b7       	in	r29, 0x3e	; 62
    1c56:	89 83       	std	Y+1, r24	; 0x01
    1c58:	7b 83       	std	Y+3, r23	; 0x03
    1c5a:	6a 83       	std	Y+2, r22	; 0x02
	if(value!=Null)
    1c5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5e:	9b 81       	ldd	r25, Y+3	; 0x03
    1c60:	00 97       	sbiw	r24, 0x00	; 0
    1c62:	09 f4       	brne	.+2      	; 0x1c66 <DIO_ErrStateReadGroupValue+0x1e>
    1c64:	41 c0       	rjmp	.+130    	; 0x1ce8 <DIO_ErrStateReadGroupValue+0xa0>
	{
		switch(port)
    1c66:	89 81       	ldd	r24, Y+1	; 0x01
    1c68:	28 2f       	mov	r18, r24
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	3e 83       	std	Y+6, r19	; 0x06
    1c6e:	2d 83       	std	Y+5, r18	; 0x05
    1c70:	8d 81       	ldd	r24, Y+5	; 0x05
    1c72:	9e 81       	ldd	r25, Y+6	; 0x06
    1c74:	82 34       	cpi	r24, 0x42	; 66
    1c76:	91 05       	cpc	r25, r1
    1c78:	e9 f0       	breq	.+58     	; 0x1cb4 <DIO_ErrStateReadGroupValue+0x6c>
    1c7a:	2d 81       	ldd	r18, Y+5	; 0x05
    1c7c:	3e 81       	ldd	r19, Y+6	; 0x06
    1c7e:	23 34       	cpi	r18, 0x43	; 67
    1c80:	31 05       	cpc	r19, r1
    1c82:	34 f4       	brge	.+12     	; 0x1c90 <DIO_ErrStateReadGroupValue+0x48>
    1c84:	8d 81       	ldd	r24, Y+5	; 0x05
    1c86:	9e 81       	ldd	r25, Y+6	; 0x06
    1c88:	81 34       	cpi	r24, 0x41	; 65
    1c8a:	91 05       	cpc	r25, r1
    1c8c:	61 f0       	breq	.+24     	; 0x1ca6 <DIO_ErrStateReadGroupValue+0x5e>
    1c8e:	27 c0       	rjmp	.+78     	; 0x1cde <DIO_ErrStateReadGroupValue+0x96>
    1c90:	2d 81       	ldd	r18, Y+5	; 0x05
    1c92:	3e 81       	ldd	r19, Y+6	; 0x06
    1c94:	23 34       	cpi	r18, 0x43	; 67
    1c96:	31 05       	cpc	r19, r1
    1c98:	a1 f0       	breq	.+40     	; 0x1cc2 <DIO_ErrStateReadGroupValue+0x7a>
    1c9a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c9c:	9e 81       	ldd	r25, Y+6	; 0x06
    1c9e:	84 34       	cpi	r24, 0x44	; 68
    1ca0:	91 05       	cpc	r25, r1
    1ca2:	b1 f0       	breq	.+44     	; 0x1cd0 <DIO_ErrStateReadGroupValue+0x88>
    1ca4:	1c c0       	rjmp	.+56     	; 0x1cde <DIO_ErrStateReadGroupValue+0x96>
		{
		case 'A':  *value = PINA_ITI ; break ;
    1ca6:	e9 e3       	ldi	r30, 0x39	; 57
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	ea 81       	ldd	r30, Y+2	; 0x02
    1cae:	fb 81       	ldd	r31, Y+3	; 0x03
    1cb0:	80 83       	st	Z, r24
    1cb2:	18 c0       	rjmp	.+48     	; 0x1ce4 <DIO_ErrStateReadGroupValue+0x9c>
		case 'B':  *value = PINB_ITI ; break ;
    1cb4:	e6 e3       	ldi	r30, 0x36	; 54
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	ea 81       	ldd	r30, Y+2	; 0x02
    1cbc:	fb 81       	ldd	r31, Y+3	; 0x03
    1cbe:	80 83       	st	Z, r24
    1cc0:	11 c0       	rjmp	.+34     	; 0x1ce4 <DIO_ErrStateReadGroupValue+0x9c>
		case 'C':  *value = PINC_ITI ; break ;
    1cc2:	e3 e3       	ldi	r30, 0x33	; 51
    1cc4:	f0 e0       	ldi	r31, 0x00	; 0
    1cc6:	80 81       	ld	r24, Z
    1cc8:	ea 81       	ldd	r30, Y+2	; 0x02
    1cca:	fb 81       	ldd	r31, Y+3	; 0x03
    1ccc:	80 83       	st	Z, r24
    1cce:	0a c0       	rjmp	.+20     	; 0x1ce4 <DIO_ErrStateReadGroupValue+0x9c>
		case 'D':  *value = PIND_ITI ; break ;
    1cd0:	e0 e3       	ldi	r30, 0x30	; 48
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	ea 81       	ldd	r30, Y+2	; 0x02
    1cd8:	fb 81       	ldd	r31, Y+3	; 0x03
    1cda:	80 83       	st	Z, r24
    1cdc:	03 c0       	rjmp	.+6      	; 0x1ce4 <DIO_ErrStateReadGroupValue+0x9c>
		default :
			return DIO_ERROR_PORT ;
    1cde:	91 e0       	ldi	r25, 0x01	; 1
    1ce0:	9c 83       	std	Y+4, r25	; 0x04
    1ce2:	04 c0       	rjmp	.+8      	; 0x1cec <DIO_ErrStateReadGroupValue+0xa4>
		}
		return DIO_OK ;
    1ce4:	1c 82       	std	Y+4, r1	; 0x04
    1ce6:	02 c0       	rjmp	.+4      	; 0x1cec <DIO_ErrStateReadGroupValue+0xa4>
	}
	else
	{
		return AddressError;
    1ce8:	25 e0       	ldi	r18, 0x05	; 5
    1cea:	2c 83       	std	Y+4, r18	; 0x04
    1cec:	8c 81       	ldd	r24, Y+4	; 0x04
	}

}
    1cee:	26 96       	adiw	r28, 0x06	; 6
    1cf0:	0f b6       	in	r0, 0x3f	; 63
    1cf2:	f8 94       	cli
    1cf4:	de bf       	out	0x3e, r29	; 62
    1cf6:	0f be       	out	0x3f, r0	; 63
    1cf8:	cd bf       	out	0x3d, r28	; 61
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	08 95       	ret

00001d00 <UART_VoidInit>:
 *      Author: Mazen
 */

#include "UART_Interface.h"

void UART_VoidInit(void){
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	0f 92       	push	r0
    1d06:	cd b7       	in	r28, 0x3d	; 61
    1d08:	de b7       	in	r29, 0x3e	; 62
	/* Set Baud Rate */
	UBRRH_Reg=51;
    1d0a:	e0 e4       	ldi	r30, 0x40	; 64
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	83 e3       	ldi	r24, 0x33	; 51
    1d10:	80 83       	st	Z, r24
	u8 UCSRC_VAR;
	/* Selecting UCSRC Register */
	SET_BIT(UCSRC_VAR,URSEL);
    1d12:	89 81       	ldd	r24, Y+1	; 0x01
    1d14:	80 68       	ori	r24, 0x80	; 128
    1d16:	89 83       	std	Y+1, r24	; 0x01
	/*  No Interrupt on Receive */
	CLEAR_BIT(UCSRB_Reg,RXCIE);
    1d18:	aa e2       	ldi	r26, 0x2A	; 42
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	ea e2       	ldi	r30, 0x2A	; 42
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	8f 77       	andi	r24, 0x7F	; 127
    1d24:	8c 93       	st	X, r24
	/*  No Interrupt on Transmit */
	CLEAR_BIT(UCSRB_Reg,TXCIE);
    1d26:	aa e2       	ldi	r26, 0x2A	; 42
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	ea e2       	ldi	r30, 0x2A	; 42
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	8f 7b       	andi	r24, 0xBF	; 191
    1d32:	8c 93       	st	X, r24
	/* Enable Asynchronous */
	CLEAR_BIT(UCSRC_VAR,UMSEL);
    1d34:	89 81       	ldd	r24, Y+1	; 0x01
    1d36:	8f 7b       	andi	r24, 0xBF	; 191
    1d38:	89 83       	std	Y+1, r24	; 0x01
	/* Parity Mode */
	CLEAR_BIT(UCSRC_VAR,UPM0);
    1d3a:	89 81       	ldd	r24, Y+1	; 0x01
    1d3c:	8f 7e       	andi	r24, 0xEF	; 239
    1d3e:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(UCSRC_VAR,UPM1);
    1d40:	89 81       	ldd	r24, Y+1	; 0x01
    1d42:	8f 7d       	andi	r24, 0xDF	; 223
    1d44:	89 83       	std	Y+1, r24	; 0x01
	/* 1 Stop Bit */
	CLEAR_BIT(UCSRC_VAR,USBS);
    1d46:	89 81       	ldd	r24, Y+1	; 0x01
    1d48:	87 7f       	andi	r24, 0xF7	; 247
    1d4a:	89 83       	std	Y+1, r24	; 0x01
	/* Data Bits */
	SET_BIT(UCSRC_VAR,UCSZ0);
    1d4c:	89 81       	ldd	r24, Y+1	; 0x01
    1d4e:	82 60       	ori	r24, 0x02	; 2
    1d50:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(UCSRC_VAR,UCSZ1);
    1d52:	89 81       	ldd	r24, Y+1	; 0x01
    1d54:	84 60       	ori	r24, 0x04	; 4
    1d56:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(UCSRC_VAR,UCSZ2);
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	8b 7f       	andi	r24, 0xFB	; 251
    1d5c:	89 83       	std	Y+1, r24	; 0x01
	/* Set the Value in Register */
	UCSRC_Reg=UCSRC_VAR;
    1d5e:	e0 e4       	ldi	r30, 0x40	; 64
    1d60:	f0 e0       	ldi	r31, 0x00	; 0
    1d62:	89 81       	ldd	r24, Y+1	; 0x01
    1d64:	80 83       	st	Z, r24
	/* Enable Transmit */
	SET_BIT(UCSRB_Reg,TXEN);
    1d66:	aa e2       	ldi	r26, 0x2A	; 42
    1d68:	b0 e0       	ldi	r27, 0x00	; 0
    1d6a:	ea e2       	ldi	r30, 0x2A	; 42
    1d6c:	f0 e0       	ldi	r31, 0x00	; 0
    1d6e:	80 81       	ld	r24, Z
    1d70:	88 60       	ori	r24, 0x08	; 8
    1d72:	8c 93       	st	X, r24
	/* Enable Receive */
	SET_BIT(UCSRB_Reg,RXEN);
    1d74:	aa e2       	ldi	r26, 0x2A	; 42
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	ea e2       	ldi	r30, 0x2A	; 42
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	80 61       	ori	r24, 0x10	; 16
    1d80:	8c 93       	st	X, r24
}
    1d82:	0f 90       	pop	r0
    1d84:	cf 91       	pop	r28
    1d86:	df 91       	pop	r29
    1d88:	08 95       	ret

00001d8a <UART_VoidSend>:
void UART_VoidSend(u16 Data){
    1d8a:	df 93       	push	r29
    1d8c:	cf 93       	push	r28
    1d8e:	00 d0       	rcall	.+0      	; 0x1d90 <UART_VoidSend+0x6>
    1d90:	cd b7       	in	r28, 0x3d	; 61
    1d92:	de b7       	in	r29, 0x3e	; 62
    1d94:	9a 83       	std	Y+2, r25	; 0x02
    1d96:	89 83       	std	Y+1, r24	; 0x01
	/* Wait until transmit finish */
	while( !(UCSRA_Reg&(1<<UDRE)));
    1d98:	eb e2       	ldi	r30, 0x2B	; 43
    1d9a:	f0 e0       	ldi	r31, 0x00	; 0
    1d9c:	80 81       	ld	r24, Z
    1d9e:	88 2f       	mov	r24, r24
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	80 72       	andi	r24, 0x20	; 32
    1da4:	90 70       	andi	r25, 0x00	; 0
    1da6:	00 97       	sbiw	r24, 0x00	; 0
    1da8:	b9 f3       	breq	.-18     	; 0x1d98 <UART_VoidSend+0xe>
	UDR_Reg=Data;
    1daa:	ec e2       	ldi	r30, 0x2C	; 44
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	89 81       	ldd	r24, Y+1	; 0x01
    1db0:	80 83       	st	Z, r24

}
    1db2:	0f 90       	pop	r0
    1db4:	0f 90       	pop	r0
    1db6:	cf 91       	pop	r28
    1db8:	df 91       	pop	r29
    1dba:	08 95       	ret

00001dbc <ADC_ErrStateInit>:

#include "ADC_Interface.h"
static u16 * ADC_pu8Readibg = Null;
static void (*ADC_pvCallBackNotifFunc)(void)=Null;
static u8 ADC_State=ADC_IDLE;
ADC_ErrState ADC_ErrStateInit(void){
    1dbc:	df 93       	push	r29
    1dbe:	cf 93       	push	r28
    1dc0:	cd b7       	in	r28, 0x3d	; 61
    1dc2:	de b7       	in	r29, 0x3e	; 62

	//AVCC With External Cap
	CLEAR_BIT(ADMUX_Reg,REFS0);
    1dc4:	a7 e2       	ldi	r26, 0x27	; 39
    1dc6:	b0 e0       	ldi	r27, 0x00	; 0
    1dc8:	e7 e2       	ldi	r30, 0x27	; 39
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	80 81       	ld	r24, Z
    1dce:	8f 7b       	andi	r24, 0xBF	; 191
    1dd0:	8c 93       	st	X, r24
	CLEAR_BIT(ADMUX_Reg,REFS1);
    1dd2:	a7 e2       	ldi	r26, 0x27	; 39
    1dd4:	b0 e0       	ldi	r27, 0x00	; 0
    1dd6:	e7 e2       	ldi	r30, 0x27	; 39
    1dd8:	f0 e0       	ldi	r31, 0x00	; 0
    1dda:	80 81       	ld	r24, Z
    1ddc:	8f 77       	andi	r24, 0x7F	; 127
    1dde:	8c 93       	st	X, r24

	//Left Adjust
	SET_BIT(ADMUX_Reg,ADLAR);
    1de0:	a7 e2       	ldi	r26, 0x27	; 39
    1de2:	b0 e0       	ldi	r27, 0x00	; 0
    1de4:	e7 e2       	ldi	r30, 0x27	; 39
    1de6:	f0 e0       	ldi	r31, 0x00	; 0
    1de8:	80 81       	ld	r24, Z
    1dea:	80 62       	ori	r24, 0x20	; 32
    1dec:	8c 93       	st	X, r24

	ADCSRA_Reg&=ADC_PRESC_MASK;
    1dee:	a6 e2       	ldi	r26, 0x26	; 38
    1df0:	b0 e0       	ldi	r27, 0x00	; 0
    1df2:	e6 e2       	ldi	r30, 0x26	; 38
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	80 81       	ld	r24, Z
    1df8:	88 7f       	andi	r24, 0xF8	; 248
    1dfa:	8c 93       	st	X, r24
	//Setting Prescale in Config file
	ADCSRA_Reg|=PRESC;
    1dfc:	a6 e2       	ldi	r26, 0x26	; 38
    1dfe:	b0 e0       	ldi	r27, 0x00	; 0
    1e00:	e6 e2       	ldi	r30, 0x26	; 38
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	82 60       	ori	r24, 0x02	; 2
    1e08:	8c 93       	st	X, r24
	//Enable
	SET_BIT(ADCSRA_Reg,ADEN);
    1e0a:	a6 e2       	ldi	r26, 0x26	; 38
    1e0c:	b0 e0       	ldi	r27, 0x00	; 0
    1e0e:	e6 e2       	ldi	r30, 0x26	; 38
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	80 81       	ld	r24, Z
    1e14:	80 68       	ori	r24, 0x80	; 128
    1e16:	8c 93       	st	X, r24
	return ADC_Init_Ok;
    1e18:	80 e0       	ldi	r24, 0x00	; 0
}
    1e1a:	cf 91       	pop	r28
    1e1c:	df 91       	pop	r29
    1e1e:	08 95       	ret

00001e20 <ADC_ErrStateConversionSynch>:
ADC_ErrState ADC_ErrStateConversionSynch(u8 PIN,u16 *Val){
    1e20:	df 93       	push	r29
    1e22:	cf 93       	push	r28
    1e24:	cd b7       	in	r28, 0x3d	; 61
    1e26:	de b7       	in	r29, 0x3e	; 62
    1e28:	28 97       	sbiw	r28, 0x08	; 8
    1e2a:	0f b6       	in	r0, 0x3f	; 63
    1e2c:	f8 94       	cli
    1e2e:	de bf       	out	0x3e, r29	; 62
    1e30:	0f be       	out	0x3f, r0	; 63
    1e32:	cd bf       	out	0x3d, r28	; 61
    1e34:	8e 83       	std	Y+6, r24	; 0x06
    1e36:	78 87       	std	Y+8, r23	; 0x08
    1e38:	6f 83       	std	Y+7, r22	; 0x07
	u8 Adc_ErrReturn;
	if(ADC_State==ADC_IDLE){
    1e3a:	80 91 68 01 	lds	r24, 0x0168
    1e3e:	81 30       	cpi	r24, 0x01	; 1
    1e40:	09 f0       	breq	.+2      	; 0x1e44 <ADC_ErrStateConversionSynch+0x24>
    1e42:	5d c0       	rjmp	.+186    	; 0x1efe <ADC_ErrStateConversionSynch+0xde>
		ADC_State=ADC_BUSY;
    1e44:	10 92 68 01 	sts	0x0168, r1
		u32 ADC_Local_Counter;
		ADMUX_Reg&=0b11100000;
    1e48:	a7 e2       	ldi	r26, 0x27	; 39
    1e4a:	b0 e0       	ldi	r27, 0x00	; 0
    1e4c:	e7 e2       	ldi	r30, 0x27	; 39
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	80 81       	ld	r24, Z
    1e52:	80 7e       	andi	r24, 0xE0	; 224
    1e54:	8c 93       	st	X, r24
		ADMUX_Reg|=PIN;
    1e56:	a7 e2       	ldi	r26, 0x27	; 39
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e7 e2       	ldi	r30, 0x27	; 39
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	90 81       	ld	r25, Z
    1e60:	8e 81       	ldd	r24, Y+6	; 0x06
    1e62:	89 2b       	or	r24, r25
    1e64:	8c 93       	st	X, r24
		SET_BIT(ADCSRA_Reg,ADSC);
    1e66:	a6 e2       	ldi	r26, 0x26	; 38
    1e68:	b0 e0       	ldi	r27, 0x00	; 0
    1e6a:	e6 e2       	ldi	r30, 0x26	; 38
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	80 81       	ld	r24, Z
    1e70:	80 64       	ori	r24, 0x40	; 64
    1e72:	8c 93       	st	X, r24
    1e74:	0b c0       	rjmp	.+22     	; 0x1e8c <ADC_ErrStateConversionSynch+0x6c>
		while(((GET_BIT(ADCSRA_Reg,ADIF))==0)&&(ADC_Local_Counter!=ADC_u32Timeout)){
			ADC_Local_Counter++;
    1e76:	89 81       	ldd	r24, Y+1	; 0x01
    1e78:	9a 81       	ldd	r25, Y+2	; 0x02
    1e7a:	ab 81       	ldd	r26, Y+3	; 0x03
    1e7c:	bc 81       	ldd	r27, Y+4	; 0x04
    1e7e:	01 96       	adiw	r24, 0x01	; 1
    1e80:	a1 1d       	adc	r26, r1
    1e82:	b1 1d       	adc	r27, r1
    1e84:	89 83       	std	Y+1, r24	; 0x01
    1e86:	9a 83       	std	Y+2, r25	; 0x02
    1e88:	ab 83       	std	Y+3, r26	; 0x03
    1e8a:	bc 83       	std	Y+4, r27	; 0x04
		ADC_State=ADC_BUSY;
		u32 ADC_Local_Counter;
		ADMUX_Reg&=0b11100000;
		ADMUX_Reg|=PIN;
		SET_BIT(ADCSRA_Reg,ADSC);
		while(((GET_BIT(ADCSRA_Reg,ADIF))==0)&&(ADC_Local_Counter!=ADC_u32Timeout)){
    1e8c:	e6 e2       	ldi	r30, 0x26	; 38
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	82 95       	swap	r24
    1e94:	8f 70       	andi	r24, 0x0F	; 15
    1e96:	88 2f       	mov	r24, r24
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	81 70       	andi	r24, 0x01	; 1
    1e9c:	90 70       	andi	r25, 0x00	; 0
    1e9e:	00 97       	sbiw	r24, 0x00	; 0
    1ea0:	61 f4       	brne	.+24     	; 0x1eba <ADC_ErrStateConversionSynch+0x9a>
    1ea2:	89 81       	ldd	r24, Y+1	; 0x01
    1ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ea6:	ab 81       	ldd	r26, Y+3	; 0x03
    1ea8:	bc 81       	ldd	r27, Y+4	; 0x04
    1eaa:	88 38       	cpi	r24, 0x88	; 136
    1eac:	23 e1       	ldi	r18, 0x13	; 19
    1eae:	92 07       	cpc	r25, r18
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	a2 07       	cpc	r26, r18
    1eb4:	20 e0       	ldi	r18, 0x00	; 0
    1eb6:	b2 07       	cpc	r27, r18
    1eb8:	f1 f6       	brne	.-68     	; 0x1e76 <ADC_ErrStateConversionSynch+0x56>
			ADC_Local_Counter++;
		}
		if(ADC_Local_Counter==ADC_u32Timeout){
    1eba:	89 81       	ldd	r24, Y+1	; 0x01
    1ebc:	9a 81       	ldd	r25, Y+2	; 0x02
    1ebe:	ab 81       	ldd	r26, Y+3	; 0x03
    1ec0:	bc 81       	ldd	r27, Y+4	; 0x04
    1ec2:	88 38       	cpi	r24, 0x88	; 136
    1ec4:	23 e1       	ldi	r18, 0x13	; 19
    1ec6:	92 07       	cpc	r25, r18
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	a2 07       	cpc	r26, r18
    1ecc:	20 e0       	ldi	r18, 0x00	; 0
    1ece:	b2 07       	cpc	r27, r18
    1ed0:	19 f4       	brne	.+6      	; 0x1ed8 <ADC_ErrStateConversionSynch+0xb8>
			Adc_ErrReturn= ADC_SynchError;
    1ed2:	85 e0       	ldi	r24, 0x05	; 5
    1ed4:	8d 83       	std	Y+5, r24	; 0x05
    1ed6:	15 c0       	rjmp	.+42     	; 0x1f02 <ADC_ErrStateConversionSynch+0xe2>
		}
		else
		{

			SET_BIT(ADCSRA_Reg,ADIF);
    1ed8:	a6 e2       	ldi	r26, 0x26	; 38
    1eda:	b0 e0       	ldi	r27, 0x00	; 0
    1edc:	e6 e2       	ldi	r30, 0x26	; 38
    1ede:	f0 e0       	ldi	r31, 0x00	; 0
    1ee0:	80 81       	ld	r24, Z
    1ee2:	80 61       	ori	r24, 0x10	; 16
    1ee4:	8c 93       	st	X, r24
			*Val=ADCH_Reg;
    1ee6:	e5 e2       	ldi	r30, 0x25	; 37
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	88 2f       	mov	r24, r24
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	ef 81       	ldd	r30, Y+7	; 0x07
    1ef2:	f8 85       	ldd	r31, Y+8	; 0x08
    1ef4:	91 83       	std	Z+1, r25	; 0x01
    1ef6:	80 83       	st	Z, r24
			Adc_ErrReturn=ADC_Synch_Ok;
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	8d 83       	std	Y+5, r24	; 0x05
    1efc:	02 c0       	rjmp	.+4      	; 0x1f02 <ADC_ErrStateConversionSynch+0xe2>
		}
	}
	else{
		Adc_ErrReturn=ADC_Synch_Busy;
    1efe:	83 e0       	ldi	r24, 0x03	; 3
    1f00:	8d 83       	std	Y+5, r24	; 0x05
	}
	ADC_State=ADC_IDLE;
    1f02:	81 e0       	ldi	r24, 0x01	; 1
    1f04:	80 93 68 01 	sts	0x0168, r24
	return Adc_ErrReturn;
    1f08:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1f0a:	28 96       	adiw	r28, 0x08	; 8
    1f0c:	0f b6       	in	r0, 0x3f	; 63
    1f0e:	f8 94       	cli
    1f10:	de bf       	out	0x3e, r29	; 62
    1f12:	0f be       	out	0x3f, r0	; 63
    1f14:	cd bf       	out	0x3d, r28	; 61
    1f16:	cf 91       	pop	r28
    1f18:	df 91       	pop	r29
    1f1a:	08 95       	ret

00001f1c <ADC_ErrStateConversionASynch>:
ADC_ErrState ADC_ErrStateConversionASynch(u8 PIN,u16 *Val,void (*ADC_pvNotifFunc)(void)){
    1f1c:	df 93       	push	r29
    1f1e:	cf 93       	push	r28
    1f20:	00 d0       	rcall	.+0      	; 0x1f22 <ADC_ErrStateConversionASynch+0x6>
    1f22:	00 d0       	rcall	.+0      	; 0x1f24 <ADC_ErrStateConversionASynch+0x8>
    1f24:	00 d0       	rcall	.+0      	; 0x1f26 <ADC_ErrStateConversionASynch+0xa>
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    1f2a:	8a 83       	std	Y+2, r24	; 0x02
    1f2c:	7c 83       	std	Y+4, r23	; 0x04
    1f2e:	6b 83       	std	Y+3, r22	; 0x03
    1f30:	5e 83       	std	Y+6, r21	; 0x06
    1f32:	4d 83       	std	Y+5, r20	; 0x05
	u8 Adc_ErrReturn;
	if(ADC_State==ADC_IDLE){
    1f34:	80 91 68 01 	lds	r24, 0x0168
    1f38:	81 30       	cpi	r24, 0x01	; 1
    1f3a:	c9 f5       	brne	.+114    	; 0x1fae <ADC_ErrStateConversionASynch+0x92>

		if(Val==Null || ADC_pvNotifFunc==Null){
    1f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f40:	00 97       	sbiw	r24, 0x00	; 0
    1f42:	21 f0       	breq	.+8      	; 0x1f4c <ADC_ErrStateConversionASynch+0x30>
    1f44:	8d 81       	ldd	r24, Y+5	; 0x05
    1f46:	9e 81       	ldd	r25, Y+6	; 0x06
    1f48:	00 97       	sbiw	r24, 0x00	; 0
    1f4a:	19 f4       	brne	.+6      	; 0x1f52 <ADC_ErrStateConversionASynch+0x36>
			Adc_ErrReturn=ADC_ASynchError;
    1f4c:	86 e0       	ldi	r24, 0x06	; 6
    1f4e:	89 83       	std	Y+1, r24	; 0x01
    1f50:	30 c0       	rjmp	.+96     	; 0x1fb2 <ADC_ErrStateConversionASynch+0x96>
		}
		else
		{
			ADC_State=ADC_BUSY;
    1f52:	10 92 68 01 	sts	0x0168, r1
			ADC_pu8Readibg=Val;
    1f56:	8b 81       	ldd	r24, Y+3	; 0x03
    1f58:	9c 81       	ldd	r25, Y+4	; 0x04
    1f5a:	90 93 9f 01 	sts	0x019F, r25
    1f5e:	80 93 9e 01 	sts	0x019E, r24
			ADC_pvCallBackNotifFunc=ADC_pvNotifFunc;
    1f62:	8d 81       	ldd	r24, Y+5	; 0x05
    1f64:	9e 81       	ldd	r25, Y+6	; 0x06
    1f66:	90 93 a1 01 	sts	0x01A1, r25
    1f6a:	80 93 a0 01 	sts	0x01A0, r24
			/* Clear MUX Register */
			ADMUX_Reg&=0b11100000;
    1f6e:	a7 e2       	ldi	r26, 0x27	; 39
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	e7 e2       	ldi	r30, 0x27	; 39
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	80 7e       	andi	r24, 0xE0	; 224
    1f7a:	8c 93       	st	X, r24
			/* Set the required channel into MUX bits */
			ADMUX_Reg|=PIN;
    1f7c:	a7 e2       	ldi	r26, 0x27	; 39
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	e7 e2       	ldi	r30, 0x27	; 39
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	90 81       	ld	r25, Z
    1f86:	8a 81       	ldd	r24, Y+2	; 0x02
    1f88:	89 2b       	or	r24, r25
    1f8a:	8c 93       	st	X, r24
			/* Start Conversion */
			SET_BIT(ADCSRA_Reg,ADSC);
    1f8c:	a6 e2       	ldi	r26, 0x26	; 38
    1f8e:	b0 e0       	ldi	r27, 0x00	; 0
    1f90:	e6 e2       	ldi	r30, 0x26	; 38
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	80 64       	ori	r24, 0x40	; 64
    1f98:	8c 93       	st	X, r24
			/* Enable ADC Interrupt */
			SET_BIT(ADCSRA_Reg,ADIE);
    1f9a:	a6 e2       	ldi	r26, 0x26	; 38
    1f9c:	b0 e0       	ldi	r27, 0x00	; 0
    1f9e:	e6 e2       	ldi	r30, 0x26	; 38
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	88 60       	ori	r24, 0x08	; 8
    1fa6:	8c 93       	st	X, r24
			Adc_ErrReturn=ADC_ASynch_Ok;
    1fa8:	82 e0       	ldi	r24, 0x02	; 2
    1faa:	89 83       	std	Y+1, r24	; 0x01
    1fac:	02 c0       	rjmp	.+4      	; 0x1fb2 <ADC_ErrStateConversionASynch+0x96>
		}
	}
	else{
		Adc_ErrReturn=ADC_ASynch_Busy;
    1fae:	84 e0       	ldi	r24, 0x04	; 4
    1fb0:	89 83       	std	Y+1, r24	; 0x01
	}
	return Adc_ErrReturn;
    1fb2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fb4:	26 96       	adiw	r28, 0x06	; 6
    1fb6:	0f b6       	in	r0, 0x3f	; 63
    1fb8:	f8 94       	cli
    1fba:	de bf       	out	0x3e, r29	; 62
    1fbc:	0f be       	out	0x3f, r0	; 63
    1fbe:	cd bf       	out	0x3d, r28	; 61
    1fc0:	cf 91       	pop	r28
    1fc2:	df 91       	pop	r29
    1fc4:	08 95       	ret

00001fc6 <__vector_16>:
void __vector_16(void) __attribute__((signal));
void __vector_16(void){
    1fc6:	1f 92       	push	r1
    1fc8:	0f 92       	push	r0
    1fca:	0f b6       	in	r0, 0x3f	; 63
    1fcc:	0f 92       	push	r0
    1fce:	11 24       	eor	r1, r1
    1fd0:	2f 93       	push	r18
    1fd2:	3f 93       	push	r19
    1fd4:	4f 93       	push	r20
    1fd6:	5f 93       	push	r21
    1fd8:	6f 93       	push	r22
    1fda:	7f 93       	push	r23
    1fdc:	8f 93       	push	r24
    1fde:	9f 93       	push	r25
    1fe0:	af 93       	push	r26
    1fe2:	bf 93       	push	r27
    1fe4:	ef 93       	push	r30
    1fe6:	ff 93       	push	r31
    1fe8:	df 93       	push	r29
    1fea:	cf 93       	push	r28
    1fec:	cd b7       	in	r28, 0x3d	; 61
    1fee:	de b7       	in	r29, 0x3e	; 62
	/* Read adc result */
	*ADC_pu8Readibg= ADCH_Reg;
    1ff0:	a0 91 9e 01 	lds	r26, 0x019E
    1ff4:	b0 91 9f 01 	lds	r27, 0x019F
    1ff8:	e5 e2       	ldi	r30, 0x25	; 37
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	80 81       	ld	r24, Z
    1ffe:	88 2f       	mov	r24, r24
    2000:	90 e0       	ldi	r25, 0x00	; 0
    2002:	8d 93       	st	X+, r24
    2004:	9c 93       	st	X, r25
	/* Invoke Callback NotiFun */
	ADC_pvCallBackNotifFunc();
    2006:	e0 91 a0 01 	lds	r30, 0x01A0
    200a:	f0 91 a1 01 	lds	r31, 0x01A1
    200e:	09 95       	icall
	/* Disable ADC Conversion */
	CLEAR_BIT(ADCSRA_Reg,ADIE);
    2010:	a6 e2       	ldi	r26, 0x26	; 38
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e6 e2       	ldi	r30, 0x26	; 38
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	87 7f       	andi	r24, 0xF7	; 247
    201c:	8c 93       	st	X, r24
	ADC_State=ADC_IDLE;
    201e:	81 e0       	ldi	r24, 0x01	; 1
    2020:	80 93 68 01 	sts	0x0168, r24
}
    2024:	cf 91       	pop	r28
    2026:	df 91       	pop	r29
    2028:	ff 91       	pop	r31
    202a:	ef 91       	pop	r30
    202c:	bf 91       	pop	r27
    202e:	af 91       	pop	r26
    2030:	9f 91       	pop	r25
    2032:	8f 91       	pop	r24
    2034:	7f 91       	pop	r23
    2036:	6f 91       	pop	r22
    2038:	5f 91       	pop	r21
    203a:	4f 91       	pop	r20
    203c:	3f 91       	pop	r19
    203e:	2f 91       	pop	r18
    2040:	0f 90       	pop	r0
    2042:	0f be       	out	0x3f, r0	; 63
    2044:	0f 90       	pop	r0
    2046:	1f 90       	pop	r1
    2048:	18 95       	reti

0000204a <EnableGlobalInterrupt>:
 *
 *  Created on: Apr 4, 2023
 *      Author: Mazen
 */
#include "Global_Interrupt_Enable.h"
void EnableGlobalInterrupt(void){
    204a:	df 93       	push	r29
    204c:	cf 93       	push	r28
    204e:	cd b7       	in	r28, 0x3d	; 61
    2050:	de b7       	in	r29, 0x3e	; 62
	ENABLEINT0_SREG;
    2052:	af e5       	ldi	r26, 0x5F	; 95
    2054:	b0 e0       	ldi	r27, 0x00	; 0
    2056:	ef e5       	ldi	r30, 0x5F	; 95
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	80 81       	ld	r24, Z
    205c:	80 68       	ori	r24, 0x80	; 128
    205e:	8c 93       	st	X, r24
}
    2060:	cf 91       	pop	r28
    2062:	df 91       	pop	r29
    2064:	08 95       	ret

00002066 <SW_SwitchErrStateGetState>:
 *  Created on: Mar 24, 2023
 *      Author: hisha
 */

#include "Switch_Interface.h"
SwitchErrState  SW_SwitchErrStateGetState(Switch_Info * Switch ,u8 * Result){
    2066:	df 93       	push	r29
    2068:	cf 93       	push	r28
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
    206e:	28 97       	sbiw	r28, 0x08	; 8
    2070:	0f b6       	in	r0, 0x3f	; 63
    2072:	f8 94       	cli
    2074:	de bf       	out	0x3e, r29	; 62
    2076:	0f be       	out	0x3f, r0	; 63
    2078:	cd bf       	out	0x3d, r28	; 61
    207a:	9c 83       	std	Y+4, r25	; 0x04
    207c:	8b 83       	std	Y+3, r24	; 0x03
    207e:	7e 83       	std	Y+6, r23	; 0x06
    2080:	6d 83       	std	Y+5, r22	; 0x05
	u8 Switch_ErrDirectionReturn;
	u8 Switch_ErrValueReturn;
	if(Switch->ConnectionType==InternalPullUp){
    2082:	eb 81       	ldd	r30, Y+3	; 0x03
    2084:	fc 81       	ldd	r31, Y+4	; 0x04
    2086:	82 81       	ldd	r24, Z+2	; 0x02
    2088:	88 23       	and	r24, r24
    208a:	c9 f5       	brne	.+114    	; 0x20fe <SW_SwitchErrStateGetState+0x98>
		Switch_ErrDirectionReturn=DIO_ErrStateSetPinDirection(Switch->SW_Group,Switch->SW_Pin,DIO_IN);
    208c:	eb 81       	ldd	r30, Y+3	; 0x03
    208e:	fc 81       	ldd	r31, Y+4	; 0x04
    2090:	80 81       	ld	r24, Z
    2092:	eb 81       	ldd	r30, Y+3	; 0x03
    2094:	fc 81       	ldd	r31, Y+4	; 0x04
    2096:	91 81       	ldd	r25, Z+1	; 0x01
    2098:	69 2f       	mov	r22, r25
    209a:	40 e0       	ldi	r20, 0x00	; 0
    209c:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    20a0:	8a 83       	std	Y+2, r24	; 0x02
		if(Switch_ErrDirectionReturn==DIO_ERROR_PORT||Switch_ErrDirectionReturn==DIO_ERROR_Direction||Switch_ErrDirectionReturn==DIO_ERROR_PIN){
    20a2:	8a 81       	ldd	r24, Y+2	; 0x02
    20a4:	81 30       	cpi	r24, 0x01	; 1
    20a6:	31 f0       	breq	.+12     	; 0x20b4 <SW_SwitchErrStateGetState+0x4e>
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	83 30       	cpi	r24, 0x03	; 3
    20ac:	19 f0       	breq	.+6      	; 0x20b4 <SW_SwitchErrStateGetState+0x4e>
    20ae:	8a 81       	ldd	r24, Y+2	; 0x02
    20b0:	82 30       	cpi	r24, 0x02	; 2
    20b2:	11 f4       	brne	.+4      	; 0x20b8 <SW_SwitchErrStateGetState+0x52>
			return Switch_Init_Error;
    20b4:	1f 82       	std	Y+7, r1	; 0x07
    20b6:	76 c0       	rjmp	.+236    	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
		}
		else{
			DIO_ErrStateSetPinValue(Switch->SW_Group,Switch->SW_Pin,DIO_HIGH);
    20b8:	eb 81       	ldd	r30, Y+3	; 0x03
    20ba:	fc 81       	ldd	r31, Y+4	; 0x04
    20bc:	80 81       	ld	r24, Z
    20be:	eb 81       	ldd	r30, Y+3	; 0x03
    20c0:	fc 81       	ldd	r31, Y+4	; 0x04
    20c2:	91 81       	ldd	r25, Z+1	; 0x01
    20c4:	69 2f       	mov	r22, r25
    20c6:	41 e0       	ldi	r20, 0x01	; 1
    20c8:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
			Switch_ErrValueReturn=DIO_ErrStateReadPinValue(Switch->SW_Group,Switch->SW_Pin,Result);
    20cc:	eb 81       	ldd	r30, Y+3	; 0x03
    20ce:	fc 81       	ldd	r31, Y+4	; 0x04
    20d0:	80 81       	ld	r24, Z
    20d2:	eb 81       	ldd	r30, Y+3	; 0x03
    20d4:	fc 81       	ldd	r31, Y+4	; 0x04
    20d6:	91 81       	ldd	r25, Z+1	; 0x01
    20d8:	2d 81       	ldd	r18, Y+5	; 0x05
    20da:	3e 81       	ldd	r19, Y+6	; 0x06
    20dc:	69 2f       	mov	r22, r25
    20de:	a9 01       	movw	r20, r18
    20e0:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <DIO_ErrStateReadPinValue>
    20e4:	89 83       	std	Y+1, r24	; 0x01
			if(Switch_ErrValueReturn==DIO_ERROR_PIN||Switch_ErrValueReturn==DIO_ERROR_PORT){
    20e6:	89 81       	ldd	r24, Y+1	; 0x01
    20e8:	82 30       	cpi	r24, 0x02	; 2
    20ea:	19 f0       	breq	.+6      	; 0x20f2 <SW_SwitchErrStateGetState+0x8c>
    20ec:	89 81       	ldd	r24, Y+1	; 0x01
    20ee:	81 30       	cpi	r24, 0x01	; 1
    20f0:	19 f4       	brne	.+6      	; 0x20f8 <SW_SwitchErrStateGetState+0x92>
				return Switch_Value_Error;
    20f2:	81 e0       	ldi	r24, 0x01	; 1
    20f4:	8f 83       	std	Y+7, r24	; 0x07
    20f6:	56 c0       	rjmp	.+172    	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
			}
			else
				return Switch_Ok;
    20f8:	82 e0       	ldi	r24, 0x02	; 2
    20fa:	8f 83       	std	Y+7, r24	; 0x07
    20fc:	53 c0       	rjmp	.+166    	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
		}
	}
	else if(Switch->ConnectionType==ExternalPullUp){
    20fe:	eb 81       	ldd	r30, Y+3	; 0x03
    2100:	fc 81       	ldd	r31, Y+4	; 0x04
    2102:	82 81       	ldd	r24, Z+2	; 0x02
    2104:	81 30       	cpi	r24, 0x01	; 1
    2106:	21 f5       	brne	.+72     	; 0x2150 <SW_SwitchErrStateGetState+0xea>
		Switch_ErrDirectionReturn=DIO_ErrStateSetPinDirection(Switch->SW_Group,Switch->SW_Pin,DIO_IN);
    2108:	eb 81       	ldd	r30, Y+3	; 0x03
    210a:	fc 81       	ldd	r31, Y+4	; 0x04
    210c:	80 81       	ld	r24, Z
    210e:	eb 81       	ldd	r30, Y+3	; 0x03
    2110:	fc 81       	ldd	r31, Y+4	; 0x04
    2112:	91 81       	ldd	r25, Z+1	; 0x01
    2114:	69 2f       	mov	r22, r25
    2116:	40 e0       	ldi	r20, 0x00	; 0
    2118:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    211c:	8a 83       	std	Y+2, r24	; 0x02
		Switch_ErrValueReturn=DIO_ErrStateReadPinValue(Switch->SW_Group,Switch->SW_Pin,Result);
    211e:	eb 81       	ldd	r30, Y+3	; 0x03
    2120:	fc 81       	ldd	r31, Y+4	; 0x04
    2122:	80 81       	ld	r24, Z
    2124:	eb 81       	ldd	r30, Y+3	; 0x03
    2126:	fc 81       	ldd	r31, Y+4	; 0x04
    2128:	91 81       	ldd	r25, Z+1	; 0x01
    212a:	2d 81       	ldd	r18, Y+5	; 0x05
    212c:	3e 81       	ldd	r19, Y+6	; 0x06
    212e:	69 2f       	mov	r22, r25
    2130:	a9 01       	movw	r20, r18
    2132:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <DIO_ErrStateReadPinValue>
    2136:	89 83       	std	Y+1, r24	; 0x01
		if(Switch_ErrValueReturn==DIO_ERROR_PIN||Switch_ErrValueReturn==DIO_ERROR_PORT){
    2138:	89 81       	ldd	r24, Y+1	; 0x01
    213a:	82 30       	cpi	r24, 0x02	; 2
    213c:	19 f0       	breq	.+6      	; 0x2144 <SW_SwitchErrStateGetState+0xde>
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	81 30       	cpi	r24, 0x01	; 1
    2142:	19 f4       	brne	.+6      	; 0x214a <SW_SwitchErrStateGetState+0xe4>
			return Switch_Value_Error;
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	8f 83       	std	Y+7, r24	; 0x07
    2148:	2d c0       	rjmp	.+90     	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
		}
		else
			return Switch_Ok;
    214a:	82 e0       	ldi	r24, 0x02	; 2
    214c:	8f 83       	std	Y+7, r24	; 0x07
    214e:	2a c0       	rjmp	.+84     	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
	}

	else if(Switch->ConnectionType==ExternalPullDown){
    2150:	eb 81       	ldd	r30, Y+3	; 0x03
    2152:	fc 81       	ldd	r31, Y+4	; 0x04
    2154:	82 81       	ldd	r24, Z+2	; 0x02
    2156:	82 30       	cpi	r24, 0x02	; 2
    2158:	21 f5       	brne	.+72     	; 0x21a2 <SW_SwitchErrStateGetState+0x13c>
		Switch_ErrDirectionReturn=DIO_ErrStateSetPinDirection(Switch->SW_Group,Switch->SW_Pin,DIO_IN);
    215a:	eb 81       	ldd	r30, Y+3	; 0x03
    215c:	fc 81       	ldd	r31, Y+4	; 0x04
    215e:	80 81       	ld	r24, Z
    2160:	eb 81       	ldd	r30, Y+3	; 0x03
    2162:	fc 81       	ldd	r31, Y+4	; 0x04
    2164:	91 81       	ldd	r25, Z+1	; 0x01
    2166:	69 2f       	mov	r22, r25
    2168:	40 e0       	ldi	r20, 0x00	; 0
    216a:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    216e:	8a 83       	std	Y+2, r24	; 0x02
		Switch_ErrValueReturn=DIO_ErrStateReadPinValue(Switch->SW_Group,Switch->SW_Pin,Result);
    2170:	eb 81       	ldd	r30, Y+3	; 0x03
    2172:	fc 81       	ldd	r31, Y+4	; 0x04
    2174:	80 81       	ld	r24, Z
    2176:	eb 81       	ldd	r30, Y+3	; 0x03
    2178:	fc 81       	ldd	r31, Y+4	; 0x04
    217a:	91 81       	ldd	r25, Z+1	; 0x01
    217c:	2d 81       	ldd	r18, Y+5	; 0x05
    217e:	3e 81       	ldd	r19, Y+6	; 0x06
    2180:	69 2f       	mov	r22, r25
    2182:	a9 01       	movw	r20, r18
    2184:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <DIO_ErrStateReadPinValue>
    2188:	89 83       	std	Y+1, r24	; 0x01
		if(Switch_ErrValueReturn==DIO_ERROR_PIN||Switch_ErrValueReturn==DIO_ERROR_PORT){
    218a:	89 81       	ldd	r24, Y+1	; 0x01
    218c:	82 30       	cpi	r24, 0x02	; 2
    218e:	19 f0       	breq	.+6      	; 0x2196 <SW_SwitchErrStateGetState+0x130>
    2190:	89 81       	ldd	r24, Y+1	; 0x01
    2192:	81 30       	cpi	r24, 0x01	; 1
    2194:	19 f4       	brne	.+6      	; 0x219c <SW_SwitchErrStateGetState+0x136>
			return Switch_Value_Error;
    2196:	81 e0       	ldi	r24, 0x01	; 1
    2198:	8f 83       	std	Y+7, r24	; 0x07
    219a:	04 c0       	rjmp	.+8      	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
		}
		else
			return Switch_Ok;
    219c:	82 e0       	ldi	r24, 0x02	; 2
    219e:	8f 83       	std	Y+7, r24	; 0x07
    21a0:	01 c0       	rjmp	.+2      	; 0x21a4 <SW_SwitchErrStateGetState+0x13e>
    21a2:	02 c0       	rjmp	.+4      	; 0x21a8 <SW_SwitchErrStateGetState+0x142>
	}

}
    21a4:	8f 81       	ldd	r24, Y+7	; 0x07
    21a6:	88 87       	std	Y+8, r24	; 0x08
    21a8:	88 85       	ldd	r24, Y+8	; 0x08
    21aa:	28 96       	adiw	r28, 0x08	; 8
    21ac:	0f b6       	in	r0, 0x3f	; 63
    21ae:	f8 94       	cli
    21b0:	de bf       	out	0x3e, r29	; 62
    21b2:	0f be       	out	0x3f, r0	; 63
    21b4:	cd bf       	out	0x3d, r28	; 61
    21b6:	cf 91       	pop	r28
    21b8:	df 91       	pop	r29
    21ba:	08 95       	ret

000021bc <SevSeg_SevErrStateSetNumber>:
		SevSegCC_6 ,
		SevSegCC_7 ,
		SevSegCC_8 ,
		SevSegCC_9
};
SevErrState SevSeg_SevErrStateSetNumber(u8 INPUT_NUMBER , SevSeg_info * SevenSegment1){
    21bc:	df 93       	push	r29
    21be:	cf 93       	push	r28
    21c0:	00 d0       	rcall	.+0      	; 0x21c2 <SevSeg_SevErrStateSetNumber+0x6>
    21c2:	00 d0       	rcall	.+0      	; 0x21c4 <SevSeg_SevErrStateSetNumber+0x8>
    21c4:	00 d0       	rcall	.+0      	; 0x21c6 <SevSeg_SevErrStateSetNumber+0xa>
    21c6:	cd b7       	in	r28, 0x3d	; 61
    21c8:	de b7       	in	r29, 0x3e	; 62
    21ca:	8b 83       	std	Y+3, r24	; 0x03
    21cc:	7d 83       	std	Y+5, r23	; 0x05
    21ce:	6c 83       	std	Y+4, r22	; 0x04
	u8 ErrStateDirection,ErrStateValue; // anode 1 // cathode 0 Enable
	ErrStateDirection=DIO_ErrStateSetGroupDirection(SevenSegment1->SevSeg_Group,DIO_OUT);
    21d0:	ec 81       	ldd	r30, Y+4	; 0x04
    21d2:	fd 81       	ldd	r31, Y+5	; 0x05
    21d4:	81 81       	ldd	r24, Z+1	; 0x01
    21d6:	61 e0       	ldi	r22, 0x01	; 1
    21d8:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <DIO_ErrStateSetGroupDirection>
    21dc:	8a 83       	std	Y+2, r24	; 0x02
	if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction)
    21de:	8a 81       	ldd	r24, Y+2	; 0x02
    21e0:	81 30       	cpi	r24, 0x01	; 1
    21e2:	19 f0       	breq	.+6      	; 0x21ea <SevSeg_SevErrStateSetNumber+0x2e>
    21e4:	8a 81       	ldd	r24, Y+2	; 0x02
    21e6:	83 30       	cpi	r24, 0x03	; 3
    21e8:	19 f4       	brne	.+6      	; 0x21f0 <SevSeg_SevErrStateSetNumber+0x34>
	{
		return Group_ERROR;
    21ea:	81 e0       	ldi	r24, 0x01	; 1
    21ec:	8e 83       	std	Y+6, r24	; 0x06
    21ee:	8c c0       	rjmp	.+280    	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
	}
	else{
		if(SevenSegment1->SevSeg_Type==CA){
    21f0:	ec 81       	ldd	r30, Y+4	; 0x04
    21f2:	fd 81       	ldd	r31, Y+5	; 0x05
    21f4:	80 81       	ld	r24, Z
    21f6:	88 23       	and	r24, r24
    21f8:	09 f0       	breq	.+2      	; 0x21fc <SevSeg_SevErrStateSetNumber+0x40>
    21fa:	3f c0       	rjmp	.+126    	; 0x227a <SevSeg_SevErrStateSetNumber+0xbe>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    21fc:	ec 81       	ldd	r30, Y+4	; 0x04
    21fe:	fd 81       	ldd	r31, Y+5	; 0x05
    2200:	82 81       	ldd	r24, Z+2	; 0x02
    2202:	ec 81       	ldd	r30, Y+4	; 0x04
    2204:	fd 81       	ldd	r31, Y+5	; 0x05
    2206:	93 81       	ldd	r25, Z+3	; 0x03
    2208:	69 2f       	mov	r22, r25
    220a:	41 e0       	ldi	r20, 0x01	; 1
    220c:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    2210:	8a 83       	std	Y+2, r24	; 0x02
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    2212:	8a 81       	ldd	r24, Y+2	; 0x02
    2214:	81 30       	cpi	r24, 0x01	; 1
    2216:	31 f0       	breq	.+12     	; 0x2224 <SevSeg_SevErrStateSetNumber+0x68>
    2218:	8a 81       	ldd	r24, Y+2	; 0x02
    221a:	83 30       	cpi	r24, 0x03	; 3
    221c:	19 f0       	breq	.+6      	; 0x2224 <SevSeg_SevErrStateSetNumber+0x68>
    221e:	8a 81       	ldd	r24, Y+2	; 0x02
    2220:	82 30       	cpi	r24, 0x02	; 2
    2222:	19 f4       	brne	.+6      	; 0x222a <SevSeg_SevErrStateSetNumber+0x6e>
				return Group_ERROR;
    2224:	81 e0       	ldi	r24, 0x01	; 1
    2226:	8e 83       	std	Y+6, r24	; 0x06
    2228:	6f c0       	rjmp	.+222    	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
			}
			else{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_HIGH);
    222a:	ec 81       	ldd	r30, Y+4	; 0x04
    222c:	fd 81       	ldd	r31, Y+5	; 0x05
    222e:	82 81       	ldd	r24, Z+2	; 0x02
    2230:	ec 81       	ldd	r30, Y+4	; 0x04
    2232:	fd 81       	ldd	r31, Y+5	; 0x05
    2234:	93 81       	ldd	r25, Z+3	; 0x03
    2236:	69 2f       	mov	r22, r25
    2238:	41 e0       	ldi	r20, 0x01	; 1
    223a:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    223e:	89 83       	std	Y+1, r24	; 0x01
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
    2240:	89 81       	ldd	r24, Y+1	; 0x01
    2242:	81 30       	cpi	r24, 0x01	; 1
    2244:	31 f0       	breq	.+12     	; 0x2252 <SevSeg_SevErrStateSetNumber+0x96>
    2246:	89 81       	ldd	r24, Y+1	; 0x01
    2248:	84 30       	cpi	r24, 0x04	; 4
    224a:	19 f0       	breq	.+6      	; 0x2252 <SevSeg_SevErrStateSetNumber+0x96>
    224c:	89 81       	ldd	r24, Y+1	; 0x01
    224e:	82 30       	cpi	r24, 0x02	; 2
    2250:	11 f4       	brne	.+4      	; 0x2256 <SevSeg_SevErrStateSetNumber+0x9a>
					return Number_Error;
    2252:	1e 82       	std	Y+6, r1	; 0x06
    2254:	59 c0       	rjmp	.+178    	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
				}
				else{
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCA_Arr[INPUT_NUMBER]);
    2256:	ec 81       	ldd	r30, Y+4	; 0x04
    2258:	fd 81       	ldd	r31, Y+5	; 0x05
    225a:	21 81       	ldd	r18, Z+1	; 0x01
    225c:	8b 81       	ldd	r24, Y+3	; 0x03
    225e:	88 2f       	mov	r24, r24
    2260:	90 e0       	ldi	r25, 0x00	; 0
    2262:	fc 01       	movw	r30, r24
    2264:	e7 59       	subi	r30, 0x97	; 151
    2266:	fe 4f       	sbci	r31, 0xFE	; 254
    2268:	90 81       	ld	r25, Z
    226a:	82 2f       	mov	r24, r18
    226c:	69 2f       	mov	r22, r25
    226e:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    2272:	89 83       	std	Y+1, r24	; 0x01
					if((ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE)&&((INPUT_NUMBER <0 )&&(INPUT_NUMBER>9))){
						return Number_Error;
					}
					else
						return Seven_OK;
    2274:	82 e0       	ldi	r24, 0x02	; 2
    2276:	8e 83       	std	Y+6, r24	; 0x06
    2278:	47 c0       	rjmp	.+142    	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
				}
			}
		}
		else if(SevenSegment1->SevSeg_Type==CC){
    227a:	ec 81       	ldd	r30, Y+4	; 0x04
    227c:	fd 81       	ldd	r31, Y+5	; 0x05
    227e:	80 81       	ld	r24, Z
    2280:	81 30       	cpi	r24, 0x01	; 1
    2282:	09 f0       	breq	.+2      	; 0x2286 <SevSeg_SevErrStateSetNumber+0xca>
    2284:	3f c0       	rjmp	.+126    	; 0x2304 <SevSeg_SevErrStateSetNumber+0x148>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    2286:	ec 81       	ldd	r30, Y+4	; 0x04
    2288:	fd 81       	ldd	r31, Y+5	; 0x05
    228a:	82 81       	ldd	r24, Z+2	; 0x02
    228c:	ec 81       	ldd	r30, Y+4	; 0x04
    228e:	fd 81       	ldd	r31, Y+5	; 0x05
    2290:	93 81       	ldd	r25, Z+3	; 0x03
    2292:	69 2f       	mov	r22, r25
    2294:	41 e0       	ldi	r20, 0x01	; 1
    2296:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    229a:	8a 83       	std	Y+2, r24	; 0x02
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    229c:	8a 81       	ldd	r24, Y+2	; 0x02
    229e:	81 30       	cpi	r24, 0x01	; 1
    22a0:	31 f0       	breq	.+12     	; 0x22ae <SevSeg_SevErrStateSetNumber+0xf2>
    22a2:	8a 81       	ldd	r24, Y+2	; 0x02
    22a4:	83 30       	cpi	r24, 0x03	; 3
    22a6:	19 f0       	breq	.+6      	; 0x22ae <SevSeg_SevErrStateSetNumber+0xf2>
    22a8:	8a 81       	ldd	r24, Y+2	; 0x02
    22aa:	82 30       	cpi	r24, 0x02	; 2
    22ac:	19 f4       	brne	.+6      	; 0x22b4 <SevSeg_SevErrStateSetNumber+0xf8>
				return Group_ERROR;
    22ae:	81 e0       	ldi	r24, 0x01	; 1
    22b0:	8e 83       	std	Y+6, r24	; 0x06
    22b2:	2a c0       	rjmp	.+84     	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
			}
			else{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_LOW);
    22b4:	ec 81       	ldd	r30, Y+4	; 0x04
    22b6:	fd 81       	ldd	r31, Y+5	; 0x05
    22b8:	82 81       	ldd	r24, Z+2	; 0x02
    22ba:	ec 81       	ldd	r30, Y+4	; 0x04
    22bc:	fd 81       	ldd	r31, Y+5	; 0x05
    22be:	93 81       	ldd	r25, Z+3	; 0x03
    22c0:	69 2f       	mov	r22, r25
    22c2:	40 e0       	ldi	r20, 0x00	; 0
    22c4:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    22c8:	89 83       	std	Y+1, r24	; 0x01
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
    22ca:	89 81       	ldd	r24, Y+1	; 0x01
    22cc:	81 30       	cpi	r24, 0x01	; 1
    22ce:	31 f0       	breq	.+12     	; 0x22dc <SevSeg_SevErrStateSetNumber+0x120>
    22d0:	89 81       	ldd	r24, Y+1	; 0x01
    22d2:	84 30       	cpi	r24, 0x04	; 4
    22d4:	19 f0       	breq	.+6      	; 0x22dc <SevSeg_SevErrStateSetNumber+0x120>
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	82 30       	cpi	r24, 0x02	; 2
    22da:	11 f4       	brne	.+4      	; 0x22e0 <SevSeg_SevErrStateSetNumber+0x124>
					return Number_Error;
    22dc:	1e 82       	std	Y+6, r1	; 0x06
    22de:	14 c0       	rjmp	.+40     	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
				}
				else{
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCC_Arr[INPUT_NUMBER]);
    22e0:	ec 81       	ldd	r30, Y+4	; 0x04
    22e2:	fd 81       	ldd	r31, Y+5	; 0x05
    22e4:	21 81       	ldd	r18, Z+1	; 0x01
    22e6:	8b 81       	ldd	r24, Y+3	; 0x03
    22e8:	88 2f       	mov	r24, r24
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	fc 01       	movw	r30, r24
    22ee:	ed 58       	subi	r30, 0x8D	; 141
    22f0:	fe 4f       	sbci	r31, 0xFE	; 254
    22f2:	90 81       	ld	r25, Z
    22f4:	82 2f       	mov	r24, r18
    22f6:	69 2f       	mov	r22, r25
    22f8:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    22fc:	89 83       	std	Y+1, r24	; 0x01
					if((ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE)&&((INPUT_NUMBER <0) &&(INPUT_NUMBER>9))){
						return Number_Error;
					}
					else
						return Seven_OK;
    22fe:	82 e0       	ldi	r24, 0x02	; 2
    2300:	8e 83       	std	Y+6, r24	; 0x06
    2302:	02 c0       	rjmp	.+4      	; 0x2308 <SevSeg_SevErrStateSetNumber+0x14c>
				}
			}
		}
	}
	return Seven_OK;
    2304:	82 e0       	ldi	r24, 0x02	; 2
    2306:	8e 83       	std	Y+6, r24	; 0x06
    2308:	8e 81       	ldd	r24, Y+6	; 0x06
}
    230a:	26 96       	adiw	r28, 0x06	; 6
    230c:	0f b6       	in	r0, 0x3f	; 63
    230e:	f8 94       	cli
    2310:	de bf       	out	0x3e, r29	; 62
    2312:	0f be       	out	0x3f, r0	; 63
    2314:	cd bf       	out	0x3d, r28	; 61
    2316:	cf 91       	pop	r28
    2318:	df 91       	pop	r29
    231a:	08 95       	ret

0000231c <SevSeg_SevErrStateDisplayRange>:

SevErrState    SevSeg_SevErrStateDisplayRange(SevSeg_info * SevenSegment1 , u8 Copy_start , u8 Copy_End ){
    231c:	df 93       	push	r29
    231e:	cf 93       	push	r28
    2320:	cd b7       	in	r28, 0x3d	; 61
    2322:	de b7       	in	r29, 0x3e	; 62
    2324:	ef 97       	sbiw	r28, 0x3f	; 63
    2326:	0f b6       	in	r0, 0x3f	; 63
    2328:	f8 94       	cli
    232a:	de bf       	out	0x3e, r29	; 62
    232c:	0f be       	out	0x3f, r0	; 63
    232e:	cd bf       	out	0x3d, r28	; 61
    2330:	9c af       	std	Y+60, r25	; 0x3c
    2332:	8b af       	std	Y+59, r24	; 0x3b
    2334:	6d af       	std	Y+61, r22	; 0x3d
    2336:	4e af       	std	Y+62, r20	; 0x3e
	u8 ErrStateDirection,ErrStateValue;
	DIO_ErrStateSetGroupDirection(SevenSegment1->SevSeg_Group,DIO_OUT);
    2338:	eb ad       	ldd	r30, Y+59	; 0x3b
    233a:	fc ad       	ldd	r31, Y+60	; 0x3c
    233c:	81 81       	ldd	r24, Z+1	; 0x01
    233e:	61 e0       	ldi	r22, 0x01	; 1
    2340:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <DIO_ErrStateSetGroupDirection>
	if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction)
    2344:	8a ad       	ldd	r24, Y+58	; 0x3a
    2346:	81 30       	cpi	r24, 0x01	; 1
    2348:	19 f0       	breq	.+6      	; 0x2350 <SevSeg_SevErrStateDisplayRange+0x34>
    234a:	8a ad       	ldd	r24, Y+58	; 0x3a
    234c:	83 30       	cpi	r24, 0x03	; 3
    234e:	19 f4       	brne	.+6      	; 0x2356 <SevSeg_SevErrStateDisplayRange+0x3a>
	{
		return Group_ERROR;
    2350:	81 e0       	ldi	r24, 0x01	; 1
    2352:	8f af       	std	Y+63, r24	; 0x3f
    2354:	57 c2       	rjmp	.+1198   	; 0x2804 <SevSeg_SevErrStateDisplayRange+0x4e8>
	}
	else{
		if(SevenSegment1->SevSeg_Type==CA){
    2356:	eb ad       	ldd	r30, Y+59	; 0x3b
    2358:	fc ad       	ldd	r31, Y+60	; 0x3c
    235a:	80 81       	ld	r24, Z
    235c:	88 23       	and	r24, r24
    235e:	09 f0       	breq	.+2      	; 0x2362 <SevSeg_SevErrStateDisplayRange+0x46>
    2360:	25 c1       	rjmp	.+586    	; 0x25ac <SevSeg_SevErrStateDisplayRange+0x290>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    2362:	eb ad       	ldd	r30, Y+59	; 0x3b
    2364:	fc ad       	ldd	r31, Y+60	; 0x3c
    2366:	82 81       	ldd	r24, Z+2	; 0x02
    2368:	eb ad       	ldd	r30, Y+59	; 0x3b
    236a:	fc ad       	ldd	r31, Y+60	; 0x3c
    236c:	93 81       	ldd	r25, Z+3	; 0x03
    236e:	69 2f       	mov	r22, r25
    2370:	41 e0       	ldi	r20, 0x01	; 1
    2372:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    2376:	8a af       	std	Y+58, r24	; 0x3a
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    2378:	8a ad       	ldd	r24, Y+58	; 0x3a
    237a:	81 30       	cpi	r24, 0x01	; 1
    237c:	31 f0       	breq	.+12     	; 0x238a <SevSeg_SevErrStateDisplayRange+0x6e>
    237e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2380:	83 30       	cpi	r24, 0x03	; 3
    2382:	19 f0       	breq	.+6      	; 0x238a <SevSeg_SevErrStateDisplayRange+0x6e>
    2384:	8a ad       	ldd	r24, Y+58	; 0x3a
    2386:	82 30       	cpi	r24, 0x02	; 2
    2388:	19 f4       	brne	.+6      	; 0x2390 <SevSeg_SevErrStateDisplayRange+0x74>
				return Group_ERROR;
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	8f af       	std	Y+63, r24	; 0x3f
    238e:	3a c2       	rjmp	.+1140   	; 0x2804 <SevSeg_SevErrStateDisplayRange+0x4e8>
			}
			else{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_HIGH);
    2390:	eb ad       	ldd	r30, Y+59	; 0x3b
    2392:	fc ad       	ldd	r31, Y+60	; 0x3c
    2394:	82 81       	ldd	r24, Z+2	; 0x02
    2396:	eb ad       	ldd	r30, Y+59	; 0x3b
    2398:	fc ad       	ldd	r31, Y+60	; 0x3c
    239a:	93 81       	ldd	r25, Z+3	; 0x03
    239c:	69 2f       	mov	r22, r25
    239e:	41 e0       	ldi	r20, 0x01	; 1
    23a0:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    23a4:	89 af       	std	Y+57, r24	; 0x39
				if((ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE)&&((Copy_start <0) &&(Copy_End>9))){
					return Number_Error;
				}
				else{
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCA_Arr[Copy_start]);
    23a6:	eb ad       	ldd	r30, Y+59	; 0x3b
    23a8:	fc ad       	ldd	r31, Y+60	; 0x3c
    23aa:	21 81       	ldd	r18, Z+1	; 0x01
    23ac:	8d ad       	ldd	r24, Y+61	; 0x3d
    23ae:	88 2f       	mov	r24, r24
    23b0:	90 e0       	ldi	r25, 0x00	; 0
    23b2:	fc 01       	movw	r30, r24
    23b4:	e7 59       	subi	r30, 0x97	; 151
    23b6:	fe 4f       	sbci	r31, 0xFE	; 254
    23b8:	90 81       	ld	r25, Z
    23ba:	82 2f       	mov	r24, r18
    23bc:	69 2f       	mov	r22, r25
    23be:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    23c2:	89 af       	std	Y+57, r24	; 0x39
    23c4:	80 e0       	ldi	r24, 0x00	; 0
    23c6:	90 e0       	ldi	r25, 0x00	; 0
    23c8:	aa ef       	ldi	r26, 0xFA	; 250
    23ca:	b3 e4       	ldi	r27, 0x43	; 67
    23cc:	8d ab       	std	Y+53, r24	; 0x35
    23ce:	9e ab       	std	Y+54, r25	; 0x36
    23d0:	af ab       	std	Y+55, r26	; 0x37
    23d2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23d4:	6d a9       	ldd	r22, Y+53	; 0x35
    23d6:	7e a9       	ldd	r23, Y+54	; 0x36
    23d8:	8f a9       	ldd	r24, Y+55	; 0x37
    23da:	98 ad       	ldd	r25, Y+56	; 0x38
    23dc:	20 e0       	ldi	r18, 0x00	; 0
    23de:	30 e0       	ldi	r19, 0x00	; 0
    23e0:	4a ef       	ldi	r20, 0xFA	; 250
    23e2:	54 e4       	ldi	r21, 0x44	; 68
    23e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23e8:	dc 01       	movw	r26, r24
    23ea:	cb 01       	movw	r24, r22
    23ec:	89 ab       	std	Y+49, r24	; 0x31
    23ee:	9a ab       	std	Y+50, r25	; 0x32
    23f0:	ab ab       	std	Y+51, r26	; 0x33
    23f2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    23f4:	69 a9       	ldd	r22, Y+49	; 0x31
    23f6:	7a a9       	ldd	r23, Y+50	; 0x32
    23f8:	8b a9       	ldd	r24, Y+51	; 0x33
    23fa:	9c a9       	ldd	r25, Y+52	; 0x34
    23fc:	20 e0       	ldi	r18, 0x00	; 0
    23fe:	30 e0       	ldi	r19, 0x00	; 0
    2400:	40 e8       	ldi	r20, 0x80	; 128
    2402:	5f e3       	ldi	r21, 0x3F	; 63
    2404:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2408:	88 23       	and	r24, r24
    240a:	2c f4       	brge	.+10     	; 0x2416 <SevSeg_SevErrStateDisplayRange+0xfa>
		__ticks = 1;
    240c:	81 e0       	ldi	r24, 0x01	; 1
    240e:	90 e0       	ldi	r25, 0x00	; 0
    2410:	98 ab       	std	Y+48, r25	; 0x30
    2412:	8f a7       	std	Y+47, r24	; 0x2f
    2414:	3f c0       	rjmp	.+126    	; 0x2494 <SevSeg_SevErrStateDisplayRange+0x178>
	else if (__tmp > 65535)
    2416:	69 a9       	ldd	r22, Y+49	; 0x31
    2418:	7a a9       	ldd	r23, Y+50	; 0x32
    241a:	8b a9       	ldd	r24, Y+51	; 0x33
    241c:	9c a9       	ldd	r25, Y+52	; 0x34
    241e:	20 e0       	ldi	r18, 0x00	; 0
    2420:	3f ef       	ldi	r19, 0xFF	; 255
    2422:	4f e7       	ldi	r20, 0x7F	; 127
    2424:	57 e4       	ldi	r21, 0x47	; 71
    2426:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    242a:	18 16       	cp	r1, r24
    242c:	4c f5       	brge	.+82     	; 0x2480 <SevSeg_SevErrStateDisplayRange+0x164>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    242e:	6d a9       	ldd	r22, Y+53	; 0x35
    2430:	7e a9       	ldd	r23, Y+54	; 0x36
    2432:	8f a9       	ldd	r24, Y+55	; 0x37
    2434:	98 ad       	ldd	r25, Y+56	; 0x38
    2436:	20 e0       	ldi	r18, 0x00	; 0
    2438:	30 e0       	ldi	r19, 0x00	; 0
    243a:	40 e2       	ldi	r20, 0x20	; 32
    243c:	51 e4       	ldi	r21, 0x41	; 65
    243e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2442:	dc 01       	movw	r26, r24
    2444:	cb 01       	movw	r24, r22
    2446:	bc 01       	movw	r22, r24
    2448:	cd 01       	movw	r24, r26
    244a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    244e:	dc 01       	movw	r26, r24
    2450:	cb 01       	movw	r24, r22
    2452:	98 ab       	std	Y+48, r25	; 0x30
    2454:	8f a7       	std	Y+47, r24	; 0x2f
    2456:	0f c0       	rjmp	.+30     	; 0x2476 <SevSeg_SevErrStateDisplayRange+0x15a>
    2458:	88 ec       	ldi	r24, 0xC8	; 200
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	9e a7       	std	Y+46, r25	; 0x2e
    245e:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2460:	8d a5       	ldd	r24, Y+45	; 0x2d
    2462:	9e a5       	ldd	r25, Y+46	; 0x2e
    2464:	01 97       	sbiw	r24, 0x01	; 1
    2466:	f1 f7       	brne	.-4      	; 0x2464 <SevSeg_SevErrStateDisplayRange+0x148>
    2468:	9e a7       	std	Y+46, r25	; 0x2e
    246a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    246c:	8f a5       	ldd	r24, Y+47	; 0x2f
    246e:	98 a9       	ldd	r25, Y+48	; 0x30
    2470:	01 97       	sbiw	r24, 0x01	; 1
    2472:	98 ab       	std	Y+48, r25	; 0x30
    2474:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2476:	8f a5       	ldd	r24, Y+47	; 0x2f
    2478:	98 a9       	ldd	r25, Y+48	; 0x30
    247a:	00 97       	sbiw	r24, 0x00	; 0
    247c:	69 f7       	brne	.-38     	; 0x2458 <SevSeg_SevErrStateDisplayRange+0x13c>
    247e:	14 c0       	rjmp	.+40     	; 0x24a8 <SevSeg_SevErrStateDisplayRange+0x18c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2480:	69 a9       	ldd	r22, Y+49	; 0x31
    2482:	7a a9       	ldd	r23, Y+50	; 0x32
    2484:	8b a9       	ldd	r24, Y+51	; 0x33
    2486:	9c a9       	ldd	r25, Y+52	; 0x34
    2488:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    248c:	dc 01       	movw	r26, r24
    248e:	cb 01       	movw	r24, r22
    2490:	98 ab       	std	Y+48, r25	; 0x30
    2492:	8f a7       	std	Y+47, r24	; 0x2f
    2494:	8f a5       	ldd	r24, Y+47	; 0x2f
    2496:	98 a9       	ldd	r25, Y+48	; 0x30
    2498:	9c a7       	std	Y+44, r25	; 0x2c
    249a:	8b a7       	std	Y+43, r24	; 0x2b
    249c:	8b a5       	ldd	r24, Y+43	; 0x2b
    249e:	9c a5       	ldd	r25, Y+44	; 0x2c
    24a0:	01 97       	sbiw	r24, 0x01	; 1
    24a2:	f1 f7       	brne	.-4      	; 0x24a0 <SevSeg_SevErrStateDisplayRange+0x184>
    24a4:	9c a7       	std	Y+44, r25	; 0x2c
    24a6:	8b a7       	std	Y+43, r24	; 0x2b
					_delay_ms(500);
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCA_Arr[Copy_End]);
    24a8:	eb ad       	ldd	r30, Y+59	; 0x3b
    24aa:	fc ad       	ldd	r31, Y+60	; 0x3c
    24ac:	21 81       	ldd	r18, Z+1	; 0x01
    24ae:	8e ad       	ldd	r24, Y+62	; 0x3e
    24b0:	88 2f       	mov	r24, r24
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	fc 01       	movw	r30, r24
    24b6:	e7 59       	subi	r30, 0x97	; 151
    24b8:	fe 4f       	sbci	r31, 0xFE	; 254
    24ba:	90 81       	ld	r25, Z
    24bc:	82 2f       	mov	r24, r18
    24be:	69 2f       	mov	r22, r25
    24c0:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    24c4:	89 af       	std	Y+57, r24	; 0x39
    24c6:	80 e0       	ldi	r24, 0x00	; 0
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	aa ef       	ldi	r26, 0xFA	; 250
    24cc:	b3 e4       	ldi	r27, 0x43	; 67
    24ce:	8f a3       	std	Y+39, r24	; 0x27
    24d0:	98 a7       	std	Y+40, r25	; 0x28
    24d2:	a9 a7       	std	Y+41, r26	; 0x29
    24d4:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24d6:	6f a1       	ldd	r22, Y+39	; 0x27
    24d8:	78 a5       	ldd	r23, Y+40	; 0x28
    24da:	89 a5       	ldd	r24, Y+41	; 0x29
    24dc:	9a a5       	ldd	r25, Y+42	; 0x2a
    24de:	20 e0       	ldi	r18, 0x00	; 0
    24e0:	30 e0       	ldi	r19, 0x00	; 0
    24e2:	4a ef       	ldi	r20, 0xFA	; 250
    24e4:	54 e4       	ldi	r21, 0x44	; 68
    24e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24ea:	dc 01       	movw	r26, r24
    24ec:	cb 01       	movw	r24, r22
    24ee:	8b a3       	std	Y+35, r24	; 0x23
    24f0:	9c a3       	std	Y+36, r25	; 0x24
    24f2:	ad a3       	std	Y+37, r26	; 0x25
    24f4:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    24f6:	6b a1       	ldd	r22, Y+35	; 0x23
    24f8:	7c a1       	ldd	r23, Y+36	; 0x24
    24fa:	8d a1       	ldd	r24, Y+37	; 0x25
    24fc:	9e a1       	ldd	r25, Y+38	; 0x26
    24fe:	20 e0       	ldi	r18, 0x00	; 0
    2500:	30 e0       	ldi	r19, 0x00	; 0
    2502:	40 e8       	ldi	r20, 0x80	; 128
    2504:	5f e3       	ldi	r21, 0x3F	; 63
    2506:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    250a:	88 23       	and	r24, r24
    250c:	2c f4       	brge	.+10     	; 0x2518 <SevSeg_SevErrStateDisplayRange+0x1fc>
		__ticks = 1;
    250e:	81 e0       	ldi	r24, 0x01	; 1
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	9a a3       	std	Y+34, r25	; 0x22
    2514:	89 a3       	std	Y+33, r24	; 0x21
    2516:	3f c0       	rjmp	.+126    	; 0x2596 <SevSeg_SevErrStateDisplayRange+0x27a>
	else if (__tmp > 65535)
    2518:	6b a1       	ldd	r22, Y+35	; 0x23
    251a:	7c a1       	ldd	r23, Y+36	; 0x24
    251c:	8d a1       	ldd	r24, Y+37	; 0x25
    251e:	9e a1       	ldd	r25, Y+38	; 0x26
    2520:	20 e0       	ldi	r18, 0x00	; 0
    2522:	3f ef       	ldi	r19, 0xFF	; 255
    2524:	4f e7       	ldi	r20, 0x7F	; 127
    2526:	57 e4       	ldi	r21, 0x47	; 71
    2528:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    252c:	18 16       	cp	r1, r24
    252e:	4c f5       	brge	.+82     	; 0x2582 <SevSeg_SevErrStateDisplayRange+0x266>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2530:	6f a1       	ldd	r22, Y+39	; 0x27
    2532:	78 a5       	ldd	r23, Y+40	; 0x28
    2534:	89 a5       	ldd	r24, Y+41	; 0x29
    2536:	9a a5       	ldd	r25, Y+42	; 0x2a
    2538:	20 e0       	ldi	r18, 0x00	; 0
    253a:	30 e0       	ldi	r19, 0x00	; 0
    253c:	40 e2       	ldi	r20, 0x20	; 32
    253e:	51 e4       	ldi	r21, 0x41	; 65
    2540:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2544:	dc 01       	movw	r26, r24
    2546:	cb 01       	movw	r24, r22
    2548:	bc 01       	movw	r22, r24
    254a:	cd 01       	movw	r24, r26
    254c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2550:	dc 01       	movw	r26, r24
    2552:	cb 01       	movw	r24, r22
    2554:	9a a3       	std	Y+34, r25	; 0x22
    2556:	89 a3       	std	Y+33, r24	; 0x21
    2558:	0f c0       	rjmp	.+30     	; 0x2578 <SevSeg_SevErrStateDisplayRange+0x25c>
    255a:	88 ec       	ldi	r24, 0xC8	; 200
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	98 a3       	std	Y+32, r25	; 0x20
    2560:	8f 8f       	std	Y+31, r24	; 0x1f
    2562:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2564:	98 a1       	ldd	r25, Y+32	; 0x20
    2566:	01 97       	sbiw	r24, 0x01	; 1
    2568:	f1 f7       	brne	.-4      	; 0x2566 <SevSeg_SevErrStateDisplayRange+0x24a>
    256a:	98 a3       	std	Y+32, r25	; 0x20
    256c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    256e:	89 a1       	ldd	r24, Y+33	; 0x21
    2570:	9a a1       	ldd	r25, Y+34	; 0x22
    2572:	01 97       	sbiw	r24, 0x01	; 1
    2574:	9a a3       	std	Y+34, r25	; 0x22
    2576:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2578:	89 a1       	ldd	r24, Y+33	; 0x21
    257a:	9a a1       	ldd	r25, Y+34	; 0x22
    257c:	00 97       	sbiw	r24, 0x00	; 0
    257e:	69 f7       	brne	.-38     	; 0x255a <SevSeg_SevErrStateDisplayRange+0x23e>
    2580:	3f c1       	rjmp	.+638    	; 0x2800 <SevSeg_SevErrStateDisplayRange+0x4e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2582:	6b a1       	ldd	r22, Y+35	; 0x23
    2584:	7c a1       	ldd	r23, Y+36	; 0x24
    2586:	8d a1       	ldd	r24, Y+37	; 0x25
    2588:	9e a1       	ldd	r25, Y+38	; 0x26
    258a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    258e:	dc 01       	movw	r26, r24
    2590:	cb 01       	movw	r24, r22
    2592:	9a a3       	std	Y+34, r25	; 0x22
    2594:	89 a3       	std	Y+33, r24	; 0x21
    2596:	89 a1       	ldd	r24, Y+33	; 0x21
    2598:	9a a1       	ldd	r25, Y+34	; 0x22
    259a:	9e 8f       	std	Y+30, r25	; 0x1e
    259c:	8d 8f       	std	Y+29, r24	; 0x1d
    259e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    25a0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    25a2:	01 97       	sbiw	r24, 0x01	; 1
    25a4:	f1 f7       	brne	.-4      	; 0x25a2 <SevSeg_SevErrStateDisplayRange+0x286>
    25a6:	9e 8f       	std	Y+30, r25	; 0x1e
    25a8:	8d 8f       	std	Y+29, r24	; 0x1d
    25aa:	2a c1       	rjmp	.+596    	; 0x2800 <SevSeg_SevErrStateDisplayRange+0x4e4>
					_delay_ms(500);
				}
			}
		}
		else if(SevenSegment1->SevSeg_Type==CC){
    25ac:	eb ad       	ldd	r30, Y+59	; 0x3b
    25ae:	fc ad       	ldd	r31, Y+60	; 0x3c
    25b0:	80 81       	ld	r24, Z
    25b2:	81 30       	cpi	r24, 0x01	; 1
    25b4:	09 f0       	breq	.+2      	; 0x25b8 <SevSeg_SevErrStateDisplayRange+0x29c>
    25b6:	24 c1       	rjmp	.+584    	; 0x2800 <SevSeg_SevErrStateDisplayRange+0x4e4>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    25b8:	eb ad       	ldd	r30, Y+59	; 0x3b
    25ba:	fc ad       	ldd	r31, Y+60	; 0x3c
    25bc:	82 81       	ldd	r24, Z+2	; 0x02
    25be:	eb ad       	ldd	r30, Y+59	; 0x3b
    25c0:	fc ad       	ldd	r31, Y+60	; 0x3c
    25c2:	93 81       	ldd	r25, Z+3	; 0x03
    25c4:	69 2f       	mov	r22, r25
    25c6:	41 e0       	ldi	r20, 0x01	; 1
    25c8:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    25cc:	8a af       	std	Y+58, r24	; 0x3a
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    25ce:	8a ad       	ldd	r24, Y+58	; 0x3a
    25d0:	81 30       	cpi	r24, 0x01	; 1
    25d2:	31 f0       	breq	.+12     	; 0x25e0 <SevSeg_SevErrStateDisplayRange+0x2c4>
    25d4:	8a ad       	ldd	r24, Y+58	; 0x3a
    25d6:	83 30       	cpi	r24, 0x03	; 3
    25d8:	19 f0       	breq	.+6      	; 0x25e0 <SevSeg_SevErrStateDisplayRange+0x2c4>
    25da:	8a ad       	ldd	r24, Y+58	; 0x3a
    25dc:	82 30       	cpi	r24, 0x02	; 2
    25de:	19 f4       	brne	.+6      	; 0x25e6 <SevSeg_SevErrStateDisplayRange+0x2ca>
				return Group_ERROR;
    25e0:	81 e0       	ldi	r24, 0x01	; 1
    25e2:	8f af       	std	Y+63, r24	; 0x3f
    25e4:	0f c1       	rjmp	.+542    	; 0x2804 <SevSeg_SevErrStateDisplayRange+0x4e8>
			}
			else{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_LOW);
    25e6:	eb ad       	ldd	r30, Y+59	; 0x3b
    25e8:	fc ad       	ldd	r31, Y+60	; 0x3c
    25ea:	82 81       	ldd	r24, Z+2	; 0x02
    25ec:	eb ad       	ldd	r30, Y+59	; 0x3b
    25ee:	fc ad       	ldd	r31, Y+60	; 0x3c
    25f0:	93 81       	ldd	r25, Z+3	; 0x03
    25f2:	69 2f       	mov	r22, r25
    25f4:	40 e0       	ldi	r20, 0x00	; 0
    25f6:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    25fa:	89 af       	std	Y+57, r24	; 0x39
				if((ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE)&&((Copy_start <0) &&(Copy_End>9))){
					return Number_Error;
				}
				else{
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCC_Arr[Copy_start]);
    25fc:	eb ad       	ldd	r30, Y+59	; 0x3b
    25fe:	fc ad       	ldd	r31, Y+60	; 0x3c
    2600:	21 81       	ldd	r18, Z+1	; 0x01
    2602:	8d ad       	ldd	r24, Y+61	; 0x3d
    2604:	88 2f       	mov	r24, r24
    2606:	90 e0       	ldi	r25, 0x00	; 0
    2608:	fc 01       	movw	r30, r24
    260a:	ed 58       	subi	r30, 0x8D	; 141
    260c:	fe 4f       	sbci	r31, 0xFE	; 254
    260e:	90 81       	ld	r25, Z
    2610:	82 2f       	mov	r24, r18
    2612:	69 2f       	mov	r22, r25
    2614:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    2618:	89 af       	std	Y+57, r24	; 0x39
    261a:	80 e0       	ldi	r24, 0x00	; 0
    261c:	90 e0       	ldi	r25, 0x00	; 0
    261e:	aa ef       	ldi	r26, 0xFA	; 250
    2620:	b3 e4       	ldi	r27, 0x43	; 67
    2622:	89 8f       	std	Y+25, r24	; 0x19
    2624:	9a 8f       	std	Y+26, r25	; 0x1a
    2626:	ab 8f       	std	Y+27, r26	; 0x1b
    2628:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    262a:	69 8d       	ldd	r22, Y+25	; 0x19
    262c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    262e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2630:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2632:	20 e0       	ldi	r18, 0x00	; 0
    2634:	30 e0       	ldi	r19, 0x00	; 0
    2636:	4a ef       	ldi	r20, 0xFA	; 250
    2638:	54 e4       	ldi	r21, 0x44	; 68
    263a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    263e:	dc 01       	movw	r26, r24
    2640:	cb 01       	movw	r24, r22
    2642:	8d 8b       	std	Y+21, r24	; 0x15
    2644:	9e 8b       	std	Y+22, r25	; 0x16
    2646:	af 8b       	std	Y+23, r26	; 0x17
    2648:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    264a:	6d 89       	ldd	r22, Y+21	; 0x15
    264c:	7e 89       	ldd	r23, Y+22	; 0x16
    264e:	8f 89       	ldd	r24, Y+23	; 0x17
    2650:	98 8d       	ldd	r25, Y+24	; 0x18
    2652:	20 e0       	ldi	r18, 0x00	; 0
    2654:	30 e0       	ldi	r19, 0x00	; 0
    2656:	40 e8       	ldi	r20, 0x80	; 128
    2658:	5f e3       	ldi	r21, 0x3F	; 63
    265a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    265e:	88 23       	and	r24, r24
    2660:	2c f4       	brge	.+10     	; 0x266c <SevSeg_SevErrStateDisplayRange+0x350>
		__ticks = 1;
    2662:	81 e0       	ldi	r24, 0x01	; 1
    2664:	90 e0       	ldi	r25, 0x00	; 0
    2666:	9c 8b       	std	Y+20, r25	; 0x14
    2668:	8b 8b       	std	Y+19, r24	; 0x13
    266a:	3f c0       	rjmp	.+126    	; 0x26ea <SevSeg_SevErrStateDisplayRange+0x3ce>
	else if (__tmp > 65535)
    266c:	6d 89       	ldd	r22, Y+21	; 0x15
    266e:	7e 89       	ldd	r23, Y+22	; 0x16
    2670:	8f 89       	ldd	r24, Y+23	; 0x17
    2672:	98 8d       	ldd	r25, Y+24	; 0x18
    2674:	20 e0       	ldi	r18, 0x00	; 0
    2676:	3f ef       	ldi	r19, 0xFF	; 255
    2678:	4f e7       	ldi	r20, 0x7F	; 127
    267a:	57 e4       	ldi	r21, 0x47	; 71
    267c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2680:	18 16       	cp	r1, r24
    2682:	4c f5       	brge	.+82     	; 0x26d6 <SevSeg_SevErrStateDisplayRange+0x3ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2684:	69 8d       	ldd	r22, Y+25	; 0x19
    2686:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2688:	8b 8d       	ldd	r24, Y+27	; 0x1b
    268a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    268c:	20 e0       	ldi	r18, 0x00	; 0
    268e:	30 e0       	ldi	r19, 0x00	; 0
    2690:	40 e2       	ldi	r20, 0x20	; 32
    2692:	51 e4       	ldi	r21, 0x41	; 65
    2694:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2698:	dc 01       	movw	r26, r24
    269a:	cb 01       	movw	r24, r22
    269c:	bc 01       	movw	r22, r24
    269e:	cd 01       	movw	r24, r26
    26a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26a4:	dc 01       	movw	r26, r24
    26a6:	cb 01       	movw	r24, r22
    26a8:	9c 8b       	std	Y+20, r25	; 0x14
    26aa:	8b 8b       	std	Y+19, r24	; 0x13
    26ac:	0f c0       	rjmp	.+30     	; 0x26cc <SevSeg_SevErrStateDisplayRange+0x3b0>
    26ae:	88 ec       	ldi	r24, 0xC8	; 200
    26b0:	90 e0       	ldi	r25, 0x00	; 0
    26b2:	9a 8b       	std	Y+18, r25	; 0x12
    26b4:	89 8b       	std	Y+17, r24	; 0x11
    26b6:	89 89       	ldd	r24, Y+17	; 0x11
    26b8:	9a 89       	ldd	r25, Y+18	; 0x12
    26ba:	01 97       	sbiw	r24, 0x01	; 1
    26bc:	f1 f7       	brne	.-4      	; 0x26ba <SevSeg_SevErrStateDisplayRange+0x39e>
    26be:	9a 8b       	std	Y+18, r25	; 0x12
    26c0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26c2:	8b 89       	ldd	r24, Y+19	; 0x13
    26c4:	9c 89       	ldd	r25, Y+20	; 0x14
    26c6:	01 97       	sbiw	r24, 0x01	; 1
    26c8:	9c 8b       	std	Y+20, r25	; 0x14
    26ca:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26cc:	8b 89       	ldd	r24, Y+19	; 0x13
    26ce:	9c 89       	ldd	r25, Y+20	; 0x14
    26d0:	00 97       	sbiw	r24, 0x00	; 0
    26d2:	69 f7       	brne	.-38     	; 0x26ae <SevSeg_SevErrStateDisplayRange+0x392>
    26d4:	14 c0       	rjmp	.+40     	; 0x26fe <SevSeg_SevErrStateDisplayRange+0x3e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26d6:	6d 89       	ldd	r22, Y+21	; 0x15
    26d8:	7e 89       	ldd	r23, Y+22	; 0x16
    26da:	8f 89       	ldd	r24, Y+23	; 0x17
    26dc:	98 8d       	ldd	r25, Y+24	; 0x18
    26de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26e2:	dc 01       	movw	r26, r24
    26e4:	cb 01       	movw	r24, r22
    26e6:	9c 8b       	std	Y+20, r25	; 0x14
    26e8:	8b 8b       	std	Y+19, r24	; 0x13
    26ea:	8b 89       	ldd	r24, Y+19	; 0x13
    26ec:	9c 89       	ldd	r25, Y+20	; 0x14
    26ee:	98 8b       	std	Y+16, r25	; 0x10
    26f0:	8f 87       	std	Y+15, r24	; 0x0f
    26f2:	8f 85       	ldd	r24, Y+15	; 0x0f
    26f4:	98 89       	ldd	r25, Y+16	; 0x10
    26f6:	01 97       	sbiw	r24, 0x01	; 1
    26f8:	f1 f7       	brne	.-4      	; 0x26f6 <SevSeg_SevErrStateDisplayRange+0x3da>
    26fa:	98 8b       	std	Y+16, r25	; 0x10
    26fc:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(500);
					ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCC_Arr[Copy_End]);
    26fe:	eb ad       	ldd	r30, Y+59	; 0x3b
    2700:	fc ad       	ldd	r31, Y+60	; 0x3c
    2702:	21 81       	ldd	r18, Z+1	; 0x01
    2704:	8e ad       	ldd	r24, Y+62	; 0x3e
    2706:	88 2f       	mov	r24, r24
    2708:	90 e0       	ldi	r25, 0x00	; 0
    270a:	fc 01       	movw	r30, r24
    270c:	ed 58       	subi	r30, 0x8D	; 141
    270e:	fe 4f       	sbci	r31, 0xFE	; 254
    2710:	90 81       	ld	r25, Z
    2712:	82 2f       	mov	r24, r18
    2714:	69 2f       	mov	r22, r25
    2716:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    271a:	89 af       	std	Y+57, r24	; 0x39
    271c:	80 e0       	ldi	r24, 0x00	; 0
    271e:	90 e0       	ldi	r25, 0x00	; 0
    2720:	aa ef       	ldi	r26, 0xFA	; 250
    2722:	b3 e4       	ldi	r27, 0x43	; 67
    2724:	8b 87       	std	Y+11, r24	; 0x0b
    2726:	9c 87       	std	Y+12, r25	; 0x0c
    2728:	ad 87       	std	Y+13, r26	; 0x0d
    272a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    272c:	6b 85       	ldd	r22, Y+11	; 0x0b
    272e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2730:	8d 85       	ldd	r24, Y+13	; 0x0d
    2732:	9e 85       	ldd	r25, Y+14	; 0x0e
    2734:	20 e0       	ldi	r18, 0x00	; 0
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	4a ef       	ldi	r20, 0xFA	; 250
    273a:	54 e4       	ldi	r21, 0x44	; 68
    273c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2740:	dc 01       	movw	r26, r24
    2742:	cb 01       	movw	r24, r22
    2744:	8f 83       	std	Y+7, r24	; 0x07
    2746:	98 87       	std	Y+8, r25	; 0x08
    2748:	a9 87       	std	Y+9, r26	; 0x09
    274a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    274c:	6f 81       	ldd	r22, Y+7	; 0x07
    274e:	78 85       	ldd	r23, Y+8	; 0x08
    2750:	89 85       	ldd	r24, Y+9	; 0x09
    2752:	9a 85       	ldd	r25, Y+10	; 0x0a
    2754:	20 e0       	ldi	r18, 0x00	; 0
    2756:	30 e0       	ldi	r19, 0x00	; 0
    2758:	40 e8       	ldi	r20, 0x80	; 128
    275a:	5f e3       	ldi	r21, 0x3F	; 63
    275c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2760:	88 23       	and	r24, r24
    2762:	2c f4       	brge	.+10     	; 0x276e <SevSeg_SevErrStateDisplayRange+0x452>
		__ticks = 1;
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	9e 83       	std	Y+6, r25	; 0x06
    276a:	8d 83       	std	Y+5, r24	; 0x05
    276c:	3f c0       	rjmp	.+126    	; 0x27ec <SevSeg_SevErrStateDisplayRange+0x4d0>
	else if (__tmp > 65535)
    276e:	6f 81       	ldd	r22, Y+7	; 0x07
    2770:	78 85       	ldd	r23, Y+8	; 0x08
    2772:	89 85       	ldd	r24, Y+9	; 0x09
    2774:	9a 85       	ldd	r25, Y+10	; 0x0a
    2776:	20 e0       	ldi	r18, 0x00	; 0
    2778:	3f ef       	ldi	r19, 0xFF	; 255
    277a:	4f e7       	ldi	r20, 0x7F	; 127
    277c:	57 e4       	ldi	r21, 0x47	; 71
    277e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2782:	18 16       	cp	r1, r24
    2784:	4c f5       	brge	.+82     	; 0x27d8 <SevSeg_SevErrStateDisplayRange+0x4bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2786:	6b 85       	ldd	r22, Y+11	; 0x0b
    2788:	7c 85       	ldd	r23, Y+12	; 0x0c
    278a:	8d 85       	ldd	r24, Y+13	; 0x0d
    278c:	9e 85       	ldd	r25, Y+14	; 0x0e
    278e:	20 e0       	ldi	r18, 0x00	; 0
    2790:	30 e0       	ldi	r19, 0x00	; 0
    2792:	40 e2       	ldi	r20, 0x20	; 32
    2794:	51 e4       	ldi	r21, 0x41	; 65
    2796:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    279a:	dc 01       	movw	r26, r24
    279c:	cb 01       	movw	r24, r22
    279e:	bc 01       	movw	r22, r24
    27a0:	cd 01       	movw	r24, r26
    27a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27a6:	dc 01       	movw	r26, r24
    27a8:	cb 01       	movw	r24, r22
    27aa:	9e 83       	std	Y+6, r25	; 0x06
    27ac:	8d 83       	std	Y+5, r24	; 0x05
    27ae:	0f c0       	rjmp	.+30     	; 0x27ce <SevSeg_SevErrStateDisplayRange+0x4b2>
    27b0:	88 ec       	ldi	r24, 0xC8	; 200
    27b2:	90 e0       	ldi	r25, 0x00	; 0
    27b4:	9c 83       	std	Y+4, r25	; 0x04
    27b6:	8b 83       	std	Y+3, r24	; 0x03
    27b8:	8b 81       	ldd	r24, Y+3	; 0x03
    27ba:	9c 81       	ldd	r25, Y+4	; 0x04
    27bc:	01 97       	sbiw	r24, 0x01	; 1
    27be:	f1 f7       	brne	.-4      	; 0x27bc <SevSeg_SevErrStateDisplayRange+0x4a0>
    27c0:	9c 83       	std	Y+4, r25	; 0x04
    27c2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27c4:	8d 81       	ldd	r24, Y+5	; 0x05
    27c6:	9e 81       	ldd	r25, Y+6	; 0x06
    27c8:	01 97       	sbiw	r24, 0x01	; 1
    27ca:	9e 83       	std	Y+6, r25	; 0x06
    27cc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27ce:	8d 81       	ldd	r24, Y+5	; 0x05
    27d0:	9e 81       	ldd	r25, Y+6	; 0x06
    27d2:	00 97       	sbiw	r24, 0x00	; 0
    27d4:	69 f7       	brne	.-38     	; 0x27b0 <SevSeg_SevErrStateDisplayRange+0x494>
    27d6:	14 c0       	rjmp	.+40     	; 0x2800 <SevSeg_SevErrStateDisplayRange+0x4e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27d8:	6f 81       	ldd	r22, Y+7	; 0x07
    27da:	78 85       	ldd	r23, Y+8	; 0x08
    27dc:	89 85       	ldd	r24, Y+9	; 0x09
    27de:	9a 85       	ldd	r25, Y+10	; 0x0a
    27e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27e4:	dc 01       	movw	r26, r24
    27e6:	cb 01       	movw	r24, r22
    27e8:	9e 83       	std	Y+6, r25	; 0x06
    27ea:	8d 83       	std	Y+5, r24	; 0x05
    27ec:	8d 81       	ldd	r24, Y+5	; 0x05
    27ee:	9e 81       	ldd	r25, Y+6	; 0x06
    27f0:	9a 83       	std	Y+2, r25	; 0x02
    27f2:	89 83       	std	Y+1, r24	; 0x01
    27f4:	89 81       	ldd	r24, Y+1	; 0x01
    27f6:	9a 81       	ldd	r25, Y+2	; 0x02
    27f8:	01 97       	sbiw	r24, 0x01	; 1
    27fa:	f1 f7       	brne	.-4      	; 0x27f8 <SevSeg_SevErrStateDisplayRange+0x4dc>
    27fc:	9a 83       	std	Y+2, r25	; 0x02
    27fe:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(500);
				}
			}
		}
	}
	return Seven_OK;
    2800:	82 e0       	ldi	r24, 0x02	; 2
    2802:	8f af       	std	Y+63, r24	; 0x3f
    2804:	8f ad       	ldd	r24, Y+63	; 0x3f

}
    2806:	ef 96       	adiw	r28, 0x3f	; 63
    2808:	0f b6       	in	r0, 0x3f	; 63
    280a:	f8 94       	cli
    280c:	de bf       	out	0x3e, r29	; 62
    280e:	0f be       	out	0x3f, r0	; 63
    2810:	cd bf       	out	0x3d, r28	; 61
    2812:	cf 91       	pop	r28
    2814:	df 91       	pop	r29
    2816:	08 95       	ret

00002818 <SevSeg_SevErrStateDisplayMax>:

SevErrState SevSeg_SevErrStateDisplayMax(SevSeg_info * SevenSegment1){
    2818:	df 93       	push	r29
    281a:	cf 93       	push	r28
    281c:	cd b7       	in	r28, 0x3d	; 61
    281e:	de b7       	in	r29, 0x3e	; 62
    2820:	a3 97       	sbiw	r28, 0x23	; 35
    2822:	0f b6       	in	r0, 0x3f	; 63
    2824:	f8 94       	cli
    2826:	de bf       	out	0x3e, r29	; 62
    2828:	0f be       	out	0x3f, r0	; 63
    282a:	cd bf       	out	0x3d, r28	; 61
    282c:	9a a3       	std	Y+34, r25	; 0x22
    282e:	89 a3       	std	Y+33, r24	; 0x21
	u8 ErrStateDirection,ErrStateValue; // anode 1 // cathode 0 Enable
	ErrStateDirection=DIO_ErrStateSetGroupDirection(SevenSegment1->SevSeg_Group,DIO_OUT);
    2830:	e9 a1       	ldd	r30, Y+33	; 0x21
    2832:	fa a1       	ldd	r31, Y+34	; 0x22
    2834:	81 81       	ldd	r24, Z+1	; 0x01
    2836:	61 e0       	ldi	r22, 0x01	; 1
    2838:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <DIO_ErrStateSetGroupDirection>
    283c:	88 a3       	std	Y+32, r24	; 0x20
	if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction)
    283e:	88 a1       	ldd	r24, Y+32	; 0x20
    2840:	81 30       	cpi	r24, 0x01	; 1
    2842:	19 f0       	breq	.+6      	; 0x284a <SevSeg_SevErrStateDisplayMax+0x32>
    2844:	88 a1       	ldd	r24, Y+32	; 0x20
    2846:	83 30       	cpi	r24, 0x03	; 3
    2848:	19 f4       	brne	.+6      	; 0x2850 <SevSeg_SevErrStateDisplayMax+0x38>
	{
		return Group_ERROR;
    284a:	81 e0       	ldi	r24, 0x01	; 1
    284c:	8b a3       	std	Y+35, r24	; 0x23
    284e:	92 c1       	rjmp	.+804    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
	}
	else{
		if(SevenSegment1->SevSeg_Type==CA){
    2850:	e9 a1       	ldd	r30, Y+33	; 0x21
    2852:	fa a1       	ldd	r31, Y+34	; 0x22
    2854:	80 81       	ld	r24, Z
    2856:	88 23       	and	r24, r24
    2858:	09 f0       	breq	.+2      	; 0x285c <SevSeg_SevErrStateDisplayMax+0x44>
    285a:	c2 c0       	rjmp	.+388    	; 0x29e0 <SevSeg_SevErrStateDisplayMax+0x1c8>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    285c:	e9 a1       	ldd	r30, Y+33	; 0x21
    285e:	fa a1       	ldd	r31, Y+34	; 0x22
    2860:	82 81       	ldd	r24, Z+2	; 0x02
    2862:	e9 a1       	ldd	r30, Y+33	; 0x21
    2864:	fa a1       	ldd	r31, Y+34	; 0x22
    2866:	93 81       	ldd	r25, Z+3	; 0x03
    2868:	69 2f       	mov	r22, r25
    286a:	41 e0       	ldi	r20, 0x01	; 1
    286c:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    2870:	88 a3       	std	Y+32, r24	; 0x20
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    2872:	88 a1       	ldd	r24, Y+32	; 0x20
    2874:	81 30       	cpi	r24, 0x01	; 1
    2876:	31 f0       	breq	.+12     	; 0x2884 <SevSeg_SevErrStateDisplayMax+0x6c>
    2878:	88 a1       	ldd	r24, Y+32	; 0x20
    287a:	83 30       	cpi	r24, 0x03	; 3
    287c:	19 f0       	breq	.+6      	; 0x2884 <SevSeg_SevErrStateDisplayMax+0x6c>
    287e:	88 a1       	ldd	r24, Y+32	; 0x20
    2880:	82 30       	cpi	r24, 0x02	; 2
    2882:	19 f4       	brne	.+6      	; 0x288a <SevSeg_SevErrStateDisplayMax+0x72>
				return Group_ERROR;
    2884:	81 e0       	ldi	r24, 0x01	; 1
    2886:	8b a3       	std	Y+35, r24	; 0x23
    2888:	75 c1       	rjmp	.+746    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
			}
			else{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_HIGH);
    288a:	e9 a1       	ldd	r30, Y+33	; 0x21
    288c:	fa a1       	ldd	r31, Y+34	; 0x22
    288e:	82 81       	ldd	r24, Z+2	; 0x02
    2890:	e9 a1       	ldd	r30, Y+33	; 0x21
    2892:	fa a1       	ldd	r31, Y+34	; 0x22
    2894:	93 81       	ldd	r25, Z+3	; 0x03
    2896:	69 2f       	mov	r22, r25
    2898:	41 e0       	ldi	r20, 0x01	; 1
    289a:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    289e:	8f 8f       	std	Y+31, r24	; 0x1f
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
    28a0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    28a2:	81 30       	cpi	r24, 0x01	; 1
    28a4:	31 f0       	breq	.+12     	; 0x28b2 <SevSeg_SevErrStateDisplayMax+0x9a>
    28a6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    28a8:	84 30       	cpi	r24, 0x04	; 4
    28aa:	19 f0       	breq	.+6      	; 0x28b2 <SevSeg_SevErrStateDisplayMax+0x9a>
    28ac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    28ae:	82 30       	cpi	r24, 0x02	; 2
    28b0:	11 f4       	brne	.+4      	; 0x28b6 <SevSeg_SevErrStateDisplayMax+0x9e>
					return Number_Error;
    28b2:	1b a2       	std	Y+35, r1	; 0x23
    28b4:	5f c1       	rjmp	.+702    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
				}
				else{
					for(u8 i=0;i<10;i++){
    28b6:	1e 8e       	std	Y+30, r1	; 0x1e
    28b8:	84 c0       	rjmp	.+264    	; 0x29c2 <SevSeg_SevErrStateDisplayMax+0x1aa>
						ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCA_Arr[i]);
    28ba:	e9 a1       	ldd	r30, Y+33	; 0x21
    28bc:	fa a1       	ldd	r31, Y+34	; 0x22
    28be:	21 81       	ldd	r18, Z+1	; 0x01
    28c0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    28c2:	88 2f       	mov	r24, r24
    28c4:	90 e0       	ldi	r25, 0x00	; 0
    28c6:	fc 01       	movw	r30, r24
    28c8:	e7 59       	subi	r30, 0x97	; 151
    28ca:	fe 4f       	sbci	r31, 0xFE	; 254
    28cc:	90 81       	ld	r25, Z
    28ce:	82 2f       	mov	r24, r18
    28d0:	69 2f       	mov	r22, r25
    28d2:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    28d6:	8f 8f       	std	Y+31, r24	; 0x1f
    28d8:	80 e0       	ldi	r24, 0x00	; 0
    28da:	90 e0       	ldi	r25, 0x00	; 0
    28dc:	a6 e1       	ldi	r26, 0x16	; 22
    28de:	b3 e4       	ldi	r27, 0x43	; 67
    28e0:	89 8f       	std	Y+25, r24	; 0x19
    28e2:	9a 8f       	std	Y+26, r25	; 0x1a
    28e4:	ab 8f       	std	Y+27, r26	; 0x1b
    28e6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28e8:	69 8d       	ldd	r22, Y+25	; 0x19
    28ea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28ec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28ee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28f0:	20 e0       	ldi	r18, 0x00	; 0
    28f2:	30 e0       	ldi	r19, 0x00	; 0
    28f4:	4a ef       	ldi	r20, 0xFA	; 250
    28f6:	54 e4       	ldi	r21, 0x44	; 68
    28f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28fc:	dc 01       	movw	r26, r24
    28fe:	cb 01       	movw	r24, r22
    2900:	8d 8b       	std	Y+21, r24	; 0x15
    2902:	9e 8b       	std	Y+22, r25	; 0x16
    2904:	af 8b       	std	Y+23, r26	; 0x17
    2906:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2908:	6d 89       	ldd	r22, Y+21	; 0x15
    290a:	7e 89       	ldd	r23, Y+22	; 0x16
    290c:	8f 89       	ldd	r24, Y+23	; 0x17
    290e:	98 8d       	ldd	r25, Y+24	; 0x18
    2910:	20 e0       	ldi	r18, 0x00	; 0
    2912:	30 e0       	ldi	r19, 0x00	; 0
    2914:	40 e8       	ldi	r20, 0x80	; 128
    2916:	5f e3       	ldi	r21, 0x3F	; 63
    2918:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    291c:	88 23       	and	r24, r24
    291e:	2c f4       	brge	.+10     	; 0x292a <SevSeg_SevErrStateDisplayMax+0x112>
		__ticks = 1;
    2920:	81 e0       	ldi	r24, 0x01	; 1
    2922:	90 e0       	ldi	r25, 0x00	; 0
    2924:	9c 8b       	std	Y+20, r25	; 0x14
    2926:	8b 8b       	std	Y+19, r24	; 0x13
    2928:	3f c0       	rjmp	.+126    	; 0x29a8 <SevSeg_SevErrStateDisplayMax+0x190>
	else if (__tmp > 65535)
    292a:	6d 89       	ldd	r22, Y+21	; 0x15
    292c:	7e 89       	ldd	r23, Y+22	; 0x16
    292e:	8f 89       	ldd	r24, Y+23	; 0x17
    2930:	98 8d       	ldd	r25, Y+24	; 0x18
    2932:	20 e0       	ldi	r18, 0x00	; 0
    2934:	3f ef       	ldi	r19, 0xFF	; 255
    2936:	4f e7       	ldi	r20, 0x7F	; 127
    2938:	57 e4       	ldi	r21, 0x47	; 71
    293a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    293e:	18 16       	cp	r1, r24
    2940:	4c f5       	brge	.+82     	; 0x2994 <SevSeg_SevErrStateDisplayMax+0x17c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2942:	69 8d       	ldd	r22, Y+25	; 0x19
    2944:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2946:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2948:	9c 8d       	ldd	r25, Y+28	; 0x1c
    294a:	20 e0       	ldi	r18, 0x00	; 0
    294c:	30 e0       	ldi	r19, 0x00	; 0
    294e:	40 e2       	ldi	r20, 0x20	; 32
    2950:	51 e4       	ldi	r21, 0x41	; 65
    2952:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2956:	dc 01       	movw	r26, r24
    2958:	cb 01       	movw	r24, r22
    295a:	bc 01       	movw	r22, r24
    295c:	cd 01       	movw	r24, r26
    295e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2962:	dc 01       	movw	r26, r24
    2964:	cb 01       	movw	r24, r22
    2966:	9c 8b       	std	Y+20, r25	; 0x14
    2968:	8b 8b       	std	Y+19, r24	; 0x13
    296a:	0f c0       	rjmp	.+30     	; 0x298a <SevSeg_SevErrStateDisplayMax+0x172>
    296c:	88 ec       	ldi	r24, 0xC8	; 200
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	9a 8b       	std	Y+18, r25	; 0x12
    2972:	89 8b       	std	Y+17, r24	; 0x11
    2974:	89 89       	ldd	r24, Y+17	; 0x11
    2976:	9a 89       	ldd	r25, Y+18	; 0x12
    2978:	01 97       	sbiw	r24, 0x01	; 1
    297a:	f1 f7       	brne	.-4      	; 0x2978 <SevSeg_SevErrStateDisplayMax+0x160>
    297c:	9a 8b       	std	Y+18, r25	; 0x12
    297e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2980:	8b 89       	ldd	r24, Y+19	; 0x13
    2982:	9c 89       	ldd	r25, Y+20	; 0x14
    2984:	01 97       	sbiw	r24, 0x01	; 1
    2986:	9c 8b       	std	Y+20, r25	; 0x14
    2988:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    298a:	8b 89       	ldd	r24, Y+19	; 0x13
    298c:	9c 89       	ldd	r25, Y+20	; 0x14
    298e:	00 97       	sbiw	r24, 0x00	; 0
    2990:	69 f7       	brne	.-38     	; 0x296c <SevSeg_SevErrStateDisplayMax+0x154>
    2992:	14 c0       	rjmp	.+40     	; 0x29bc <SevSeg_SevErrStateDisplayMax+0x1a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2994:	6d 89       	ldd	r22, Y+21	; 0x15
    2996:	7e 89       	ldd	r23, Y+22	; 0x16
    2998:	8f 89       	ldd	r24, Y+23	; 0x17
    299a:	98 8d       	ldd	r25, Y+24	; 0x18
    299c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29a0:	dc 01       	movw	r26, r24
    29a2:	cb 01       	movw	r24, r22
    29a4:	9c 8b       	std	Y+20, r25	; 0x14
    29a6:	8b 8b       	std	Y+19, r24	; 0x13
    29a8:	8b 89       	ldd	r24, Y+19	; 0x13
    29aa:	9c 89       	ldd	r25, Y+20	; 0x14
    29ac:	98 8b       	std	Y+16, r25	; 0x10
    29ae:	8f 87       	std	Y+15, r24	; 0x0f
    29b0:	8f 85       	ldd	r24, Y+15	; 0x0f
    29b2:	98 89       	ldd	r25, Y+16	; 0x10
    29b4:	01 97       	sbiw	r24, 0x01	; 1
    29b6:	f1 f7       	brne	.-4      	; 0x29b4 <SevSeg_SevErrStateDisplayMax+0x19c>
    29b8:	98 8b       	std	Y+16, r25	; 0x10
    29ba:	8f 87       	std	Y+15, r24	; 0x0f
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_HIGH);
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
					return Number_Error;
				}
				else{
					for(u8 i=0;i<10;i++){
    29bc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    29be:	8f 5f       	subi	r24, 0xFF	; 255
    29c0:	8e 8f       	std	Y+30, r24	; 0x1e
    29c2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    29c4:	8a 30       	cpi	r24, 0x0A	; 10
    29c6:	08 f4       	brcc	.+2      	; 0x29ca <SevSeg_SevErrStateDisplayMax+0x1b2>
    29c8:	78 cf       	rjmp	.-272    	; 0x28ba <SevSeg_SevErrStateDisplayMax+0xa2>
						ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCA_Arr[i]);
						_delay_ms(150);
					}
					if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE){
    29ca:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29cc:	81 30       	cpi	r24, 0x01	; 1
    29ce:	19 f0       	breq	.+6      	; 0x29d6 <SevSeg_SevErrStateDisplayMax+0x1be>
    29d0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29d2:	84 30       	cpi	r24, 0x04	; 4
    29d4:	11 f4       	brne	.+4      	; 0x29da <SevSeg_SevErrStateDisplayMax+0x1c2>
						return Number_Error;
    29d6:	1b a2       	std	Y+35, r1	; 0x23
    29d8:	cd c0       	rjmp	.+410    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
					}
					else
						return Seven_OK;
    29da:	82 e0       	ldi	r24, 0x02	; 2
    29dc:	8b a3       	std	Y+35, r24	; 0x23
    29de:	ca c0       	rjmp	.+404    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
				}
			}
		}
		else if(SevenSegment1->SevSeg_Type==CC){
    29e0:	e9 a1       	ldd	r30, Y+33	; 0x21
    29e2:	fa a1       	ldd	r31, Y+34	; 0x22
    29e4:	80 81       	ld	r24, Z
    29e6:	81 30       	cpi	r24, 0x01	; 1
    29e8:	09 f0       	breq	.+2      	; 0x29ec <SevSeg_SevErrStateDisplayMax+0x1d4>
    29ea:	c2 c0       	rjmp	.+388    	; 0x2b70 <SevSeg_SevErrStateDisplayMax+0x358>
			ErrStateDirection=DIO_ErrStateSetPinDirection(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_OUT);
    29ec:	e9 a1       	ldd	r30, Y+33	; 0x21
    29ee:	fa a1       	ldd	r31, Y+34	; 0x22
    29f0:	82 81       	ldd	r24, Z+2	; 0x02
    29f2:	e9 a1       	ldd	r30, Y+33	; 0x21
    29f4:	fa a1       	ldd	r31, Y+34	; 0x22
    29f6:	93 81       	ldd	r25, Z+3	; 0x03
    29f8:	69 2f       	mov	r22, r25
    29fa:	41 e0       	ldi	r20, 0x01	; 1
    29fc:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    2a00:	88 a3       	std	Y+32, r24	; 0x20
			if(ErrStateDirection==DIO_ERROR_PORT||ErrStateDirection==DIO_ERROR_Direction||ErrStateDirection==DIO_ERROR_PIN){
    2a02:	88 a1       	ldd	r24, Y+32	; 0x20
    2a04:	81 30       	cpi	r24, 0x01	; 1
    2a06:	31 f0       	breq	.+12     	; 0x2a14 <SevSeg_SevErrStateDisplayMax+0x1fc>
    2a08:	88 a1       	ldd	r24, Y+32	; 0x20
    2a0a:	83 30       	cpi	r24, 0x03	; 3
    2a0c:	19 f0       	breq	.+6      	; 0x2a14 <SevSeg_SevErrStateDisplayMax+0x1fc>
    2a0e:	88 a1       	ldd	r24, Y+32	; 0x20
    2a10:	82 30       	cpi	r24, 0x02	; 2
    2a12:	19 f4       	brne	.+6      	; 0x2a1a <SevSeg_SevErrStateDisplayMax+0x202>
				return Group_ERROR;
    2a14:	81 e0       	ldi	r24, 0x01	; 1
    2a16:	8b a3       	std	Y+35, r24	; 0x23
    2a18:	ad c0       	rjmp	.+346    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
			}
			else
				{
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_LOW);
    2a1a:	e9 a1       	ldd	r30, Y+33	; 0x21
    2a1c:	fa a1       	ldd	r31, Y+34	; 0x22
    2a1e:	82 81       	ldd	r24, Z+2	; 0x02
    2a20:	e9 a1       	ldd	r30, Y+33	; 0x21
    2a22:	fa a1       	ldd	r31, Y+34	; 0x22
    2a24:	93 81       	ldd	r25, Z+3	; 0x03
    2a26:	69 2f       	mov	r22, r25
    2a28:	40 e0       	ldi	r20, 0x00	; 0
    2a2a:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2a2e:	8f 8f       	std	Y+31, r24	; 0x1f
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
    2a30:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a32:	81 30       	cpi	r24, 0x01	; 1
    2a34:	31 f0       	breq	.+12     	; 0x2a42 <SevSeg_SevErrStateDisplayMax+0x22a>
    2a36:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a38:	84 30       	cpi	r24, 0x04	; 4
    2a3a:	19 f0       	breq	.+6      	; 0x2a42 <SevSeg_SevErrStateDisplayMax+0x22a>
    2a3c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a3e:	82 30       	cpi	r24, 0x02	; 2
    2a40:	11 f4       	brne	.+4      	; 0x2a46 <SevSeg_SevErrStateDisplayMax+0x22e>
					return Number_Error;
    2a42:	1b a2       	std	Y+35, r1	; 0x23
    2a44:	97 c0       	rjmp	.+302    	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
				}
				else{
					for(u8 i=0;i<10;i++){
    2a46:	1d 8e       	std	Y+29, r1	; 0x1d
    2a48:	84 c0       	rjmp	.+264    	; 0x2b52 <SevSeg_SevErrStateDisplayMax+0x33a>
						ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCC_Arr[i]);
    2a4a:	e9 a1       	ldd	r30, Y+33	; 0x21
    2a4c:	fa a1       	ldd	r31, Y+34	; 0x22
    2a4e:	21 81       	ldd	r18, Z+1	; 0x01
    2a50:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a52:	88 2f       	mov	r24, r24
    2a54:	90 e0       	ldi	r25, 0x00	; 0
    2a56:	fc 01       	movw	r30, r24
    2a58:	ed 58       	subi	r30, 0x8D	; 141
    2a5a:	fe 4f       	sbci	r31, 0xFE	; 254
    2a5c:	90 81       	ld	r25, Z
    2a5e:	82 2f       	mov	r24, r18
    2a60:	69 2f       	mov	r22, r25
    2a62:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
    2a66:	8f 8f       	std	Y+31, r24	; 0x1f
    2a68:	80 e0       	ldi	r24, 0x00	; 0
    2a6a:	90 e0       	ldi	r25, 0x00	; 0
    2a6c:	a6 e1       	ldi	r26, 0x16	; 22
    2a6e:	b3 e4       	ldi	r27, 0x43	; 67
    2a70:	8b 87       	std	Y+11, r24	; 0x0b
    2a72:	9c 87       	std	Y+12, r25	; 0x0c
    2a74:	ad 87       	std	Y+13, r26	; 0x0d
    2a76:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a78:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a80:	20 e0       	ldi	r18, 0x00	; 0
    2a82:	30 e0       	ldi	r19, 0x00	; 0
    2a84:	4a ef       	ldi	r20, 0xFA	; 250
    2a86:	54 e4       	ldi	r21, 0x44	; 68
    2a88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a8c:	dc 01       	movw	r26, r24
    2a8e:	cb 01       	movw	r24, r22
    2a90:	8f 83       	std	Y+7, r24	; 0x07
    2a92:	98 87       	std	Y+8, r25	; 0x08
    2a94:	a9 87       	std	Y+9, r26	; 0x09
    2a96:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a98:	6f 81       	ldd	r22, Y+7	; 0x07
    2a9a:	78 85       	ldd	r23, Y+8	; 0x08
    2a9c:	89 85       	ldd	r24, Y+9	; 0x09
    2a9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aa0:	20 e0       	ldi	r18, 0x00	; 0
    2aa2:	30 e0       	ldi	r19, 0x00	; 0
    2aa4:	40 e8       	ldi	r20, 0x80	; 128
    2aa6:	5f e3       	ldi	r21, 0x3F	; 63
    2aa8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2aac:	88 23       	and	r24, r24
    2aae:	2c f4       	brge	.+10     	; 0x2aba <SevSeg_SevErrStateDisplayMax+0x2a2>
		__ticks = 1;
    2ab0:	81 e0       	ldi	r24, 0x01	; 1
    2ab2:	90 e0       	ldi	r25, 0x00	; 0
    2ab4:	9e 83       	std	Y+6, r25	; 0x06
    2ab6:	8d 83       	std	Y+5, r24	; 0x05
    2ab8:	3f c0       	rjmp	.+126    	; 0x2b38 <SevSeg_SevErrStateDisplayMax+0x320>
	else if (__tmp > 65535)
    2aba:	6f 81       	ldd	r22, Y+7	; 0x07
    2abc:	78 85       	ldd	r23, Y+8	; 0x08
    2abe:	89 85       	ldd	r24, Y+9	; 0x09
    2ac0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ac2:	20 e0       	ldi	r18, 0x00	; 0
    2ac4:	3f ef       	ldi	r19, 0xFF	; 255
    2ac6:	4f e7       	ldi	r20, 0x7F	; 127
    2ac8:	57 e4       	ldi	r21, 0x47	; 71
    2aca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ace:	18 16       	cp	r1, r24
    2ad0:	4c f5       	brge	.+82     	; 0x2b24 <SevSeg_SevErrStateDisplayMax+0x30c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ad2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ad4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ad6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ad8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ada:	20 e0       	ldi	r18, 0x00	; 0
    2adc:	30 e0       	ldi	r19, 0x00	; 0
    2ade:	40 e2       	ldi	r20, 0x20	; 32
    2ae0:	51 e4       	ldi	r21, 0x41	; 65
    2ae2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ae6:	dc 01       	movw	r26, r24
    2ae8:	cb 01       	movw	r24, r22
    2aea:	bc 01       	movw	r22, r24
    2aec:	cd 01       	movw	r24, r26
    2aee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2af2:	dc 01       	movw	r26, r24
    2af4:	cb 01       	movw	r24, r22
    2af6:	9e 83       	std	Y+6, r25	; 0x06
    2af8:	8d 83       	std	Y+5, r24	; 0x05
    2afa:	0f c0       	rjmp	.+30     	; 0x2b1a <SevSeg_SevErrStateDisplayMax+0x302>
    2afc:	88 ec       	ldi	r24, 0xC8	; 200
    2afe:	90 e0       	ldi	r25, 0x00	; 0
    2b00:	9c 83       	std	Y+4, r25	; 0x04
    2b02:	8b 83       	std	Y+3, r24	; 0x03
    2b04:	8b 81       	ldd	r24, Y+3	; 0x03
    2b06:	9c 81       	ldd	r25, Y+4	; 0x04
    2b08:	01 97       	sbiw	r24, 0x01	; 1
    2b0a:	f1 f7       	brne	.-4      	; 0x2b08 <SevSeg_SevErrStateDisplayMax+0x2f0>
    2b0c:	9c 83       	std	Y+4, r25	; 0x04
    2b0e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b10:	8d 81       	ldd	r24, Y+5	; 0x05
    2b12:	9e 81       	ldd	r25, Y+6	; 0x06
    2b14:	01 97       	sbiw	r24, 0x01	; 1
    2b16:	9e 83       	std	Y+6, r25	; 0x06
    2b18:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b1a:	8d 81       	ldd	r24, Y+5	; 0x05
    2b1c:	9e 81       	ldd	r25, Y+6	; 0x06
    2b1e:	00 97       	sbiw	r24, 0x00	; 0
    2b20:	69 f7       	brne	.-38     	; 0x2afc <SevSeg_SevErrStateDisplayMax+0x2e4>
    2b22:	14 c0       	rjmp	.+40     	; 0x2b4c <SevSeg_SevErrStateDisplayMax+0x334>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b24:	6f 81       	ldd	r22, Y+7	; 0x07
    2b26:	78 85       	ldd	r23, Y+8	; 0x08
    2b28:	89 85       	ldd	r24, Y+9	; 0x09
    2b2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b30:	dc 01       	movw	r26, r24
    2b32:	cb 01       	movw	r24, r22
    2b34:	9e 83       	std	Y+6, r25	; 0x06
    2b36:	8d 83       	std	Y+5, r24	; 0x05
    2b38:	8d 81       	ldd	r24, Y+5	; 0x05
    2b3a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b3c:	9a 83       	std	Y+2, r25	; 0x02
    2b3e:	89 83       	std	Y+1, r24	; 0x01
    2b40:	89 81       	ldd	r24, Y+1	; 0x01
    2b42:	9a 81       	ldd	r25, Y+2	; 0x02
    2b44:	01 97       	sbiw	r24, 0x01	; 1
    2b46:	f1 f7       	brne	.-4      	; 0x2b44 <SevSeg_SevErrStateDisplayMax+0x32c>
    2b48:	9a 83       	std	Y+2, r25	; 0x02
    2b4a:	89 83       	std	Y+1, r24	; 0x01
				ErrStateValue=DIO_ErrStateSetPinValue(SevenSegment1->SevSeg_EnablePort,SevenSegment1->SevSeg_EnablePin,DIO_LOW);
				if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE||ErrStateValue==DIO_ERROR_PIN){
					return Number_Error;
				}
				else{
					for(u8 i=0;i<10;i++){
    2b4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2b4e:	8f 5f       	subi	r24, 0xFF	; 255
    2b50:	8d 8f       	std	Y+29, r24	; 0x1d
    2b52:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2b54:	8a 30       	cpi	r24, 0x0A	; 10
    2b56:	08 f4       	brcc	.+2      	; 0x2b5a <SevSeg_SevErrStateDisplayMax+0x342>
    2b58:	78 cf       	rjmp	.-272    	; 0x2a4a <SevSeg_SevErrStateDisplayMax+0x232>
						ErrStateValue=DIO_ErrStateSetPortValue(SevenSegment1->SevSeg_Group,SevSegCC_Arr[i]);
						_delay_ms(150);
					}
					if(ErrStateValue==DIO_ERROR_PORT||ErrStateValue==DIO_ERROR_VALUE){
    2b5a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2b5c:	81 30       	cpi	r24, 0x01	; 1
    2b5e:	19 f0       	breq	.+6      	; 0x2b66 <SevSeg_SevErrStateDisplayMax+0x34e>
    2b60:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2b62:	84 30       	cpi	r24, 0x04	; 4
    2b64:	11 f4       	brne	.+4      	; 0x2b6a <SevSeg_SevErrStateDisplayMax+0x352>
						return Number_Error;
    2b66:	1b a2       	std	Y+35, r1	; 0x23
    2b68:	05 c0       	rjmp	.+10     	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
					}
					else
						return Seven_OK;
    2b6a:	82 e0       	ldi	r24, 0x02	; 2
    2b6c:	8b a3       	std	Y+35, r24	; 0x23
    2b6e:	02 c0       	rjmp	.+4      	; 0x2b74 <SevSeg_SevErrStateDisplayMax+0x35c>
				}
			}
		}
	}
	return Seven_OK;
    2b70:	82 e0       	ldi	r24, 0x02	; 2
    2b72:	8b a3       	std	Y+35, r24	; 0x23
    2b74:	8b a1       	ldd	r24, Y+35	; 0x23
}
    2b76:	a3 96       	adiw	r28, 0x23	; 35
    2b78:	0f b6       	in	r0, 0x3f	; 63
    2b7a:	f8 94       	cli
    2b7c:	de bf       	out	0x3e, r29	; 62
    2b7e:	0f be       	out	0x3f, r0	; 63
    2b80:	cd bf       	out	0x3d, r28	; 61
    2b82:	cf 91       	pop	r28
    2b84:	df 91       	pop	r29
    2b86:	08 95       	ret

00002b88 <Led_LedErrStateTurnOn>:
 */
#include "../../Common/Definition.h"
#include "../../MCAL/DIO/DIO_Interface.h"
#include "Led_Interface.h"

LedErrState	Led_LedErrStateTurnOn(Led_info *Led){
    2b88:	df 93       	push	r29
    2b8a:	cf 93       	push	r28
    2b8c:	00 d0       	rcall	.+0      	; 0x2b8e <Led_LedErrStateTurnOn+0x6>
    2b8e:	00 d0       	rcall	.+0      	; 0x2b90 <Led_LedErrStateTurnOn+0x8>
    2b90:	0f 92       	push	r0
    2b92:	cd b7       	in	r28, 0x3d	; 61
    2b94:	de b7       	in	r29, 0x3e	; 62
    2b96:	9c 83       	std	Y+4, r25	; 0x04
    2b98:	8b 83       	std	Y+3, r24	; 0x03
	u8 SetPinErrReturn;
	u8 SetValueErrReturnON;

	SetPinErrReturn=DIO_ErrStateSetPinDirection(Led->Led_Group,Led->Led_Pin,DIO_OUT);
    2b9a:	eb 81       	ldd	r30, Y+3	; 0x03
    2b9c:	fc 81       	ldd	r31, Y+4	; 0x04
    2b9e:	80 81       	ld	r24, Z
    2ba0:	eb 81       	ldd	r30, Y+3	; 0x03
    2ba2:	fc 81       	ldd	r31, Y+4	; 0x04
    2ba4:	91 81       	ldd	r25, Z+1	; 0x01
    2ba6:	69 2f       	mov	r22, r25
    2ba8:	41 e0       	ldi	r20, 0x01	; 1
    2baa:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
    2bae:	8a 83       	std	Y+2, r24	; 0x02
	if(SetPinErrReturn==DIO_ERROR_PORT||SetPinErrReturn==DIO_ERROR_Direction||SetPinErrReturn==DIO_ERROR_PIN){
    2bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb2:	81 30       	cpi	r24, 0x01	; 1
    2bb4:	31 f0       	breq	.+12     	; 0x2bc2 <Led_LedErrStateTurnOn+0x3a>
    2bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb8:	83 30       	cpi	r24, 0x03	; 3
    2bba:	19 f0       	breq	.+6      	; 0x2bc2 <Led_LedErrStateTurnOn+0x3a>
    2bbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2bbe:	82 30       	cpi	r24, 0x02	; 2
    2bc0:	19 f4       	brne	.+6      	; 0x2bc8 <Led_LedErrStateTurnOn+0x40>
		return LED_INIT_Error;
    2bc2:	86 e0       	ldi	r24, 0x06	; 6
    2bc4:	8d 83       	std	Y+5, r24	; 0x05
    2bc6:	3e c0       	rjmp	.+124    	; 0x2c44 <Led_LedErrStateTurnOn+0xbc>
	}
	else{
		if(Led->ConnectionType==Source_Connection){
    2bc8:	eb 81       	ldd	r30, Y+3	; 0x03
    2bca:	fc 81       	ldd	r31, Y+4	; 0x04
    2bcc:	82 81       	ldd	r24, Z+2	; 0x02
    2bce:	88 23       	and	r24, r24
    2bd0:	c9 f4       	brne	.+50     	; 0x2c04 <Led_LedErrStateTurnOn+0x7c>
			// HIGH = ON
			SetValueErrReturnON=DIO_ErrStateSetPinValue(Led->Led_Group,Led->Led_Pin,DIO_HIGH);
    2bd2:	eb 81       	ldd	r30, Y+3	; 0x03
    2bd4:	fc 81       	ldd	r31, Y+4	; 0x04
    2bd6:	80 81       	ld	r24, Z
    2bd8:	eb 81       	ldd	r30, Y+3	; 0x03
    2bda:	fc 81       	ldd	r31, Y+4	; 0x04
    2bdc:	91 81       	ldd	r25, Z+1	; 0x01
    2bde:	69 2f       	mov	r22, r25
    2be0:	41 e0       	ldi	r20, 0x01	; 1
    2be2:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2be6:	89 83       	std	Y+1, r24	; 0x01
			if(SetValueErrReturnON==DIO_ERROR_PORT||SetValueErrReturnON==DIO_ERROR_VALUE||SetValueErrReturnON==DIO_ERROR_PIN){
    2be8:	89 81       	ldd	r24, Y+1	; 0x01
    2bea:	81 30       	cpi	r24, 0x01	; 1
    2bec:	31 f0       	breq	.+12     	; 0x2bfa <Led_LedErrStateTurnOn+0x72>
    2bee:	89 81       	ldd	r24, Y+1	; 0x01
    2bf0:	84 30       	cpi	r24, 0x04	; 4
    2bf2:	19 f0       	breq	.+6      	; 0x2bfa <Led_LedErrStateTurnOn+0x72>
    2bf4:	89 81       	ldd	r24, Y+1	; 0x01
    2bf6:	82 30       	cpi	r24, 0x02	; 2
    2bf8:	19 f4       	brne	.+6      	; 0x2c00 <Led_LedErrStateTurnOn+0x78>
				return LED_ON_Error;
    2bfa:	81 e0       	ldi	r24, 0x01	; 1
    2bfc:	8d 83       	std	Y+5, r24	; 0x05
    2bfe:	22 c0       	rjmp	.+68     	; 0x2c44 <Led_LedErrStateTurnOn+0xbc>
			}
			else
				return LED_ON_OK;
    2c00:	1d 82       	std	Y+5, r1	; 0x05
    2c02:	20 c0       	rjmp	.+64     	; 0x2c44 <Led_LedErrStateTurnOn+0xbc>
		}
		else if(Led->ConnectionType==Sink_Connection){
    2c04:	eb 81       	ldd	r30, Y+3	; 0x03
    2c06:	fc 81       	ldd	r31, Y+4	; 0x04
    2c08:	82 81       	ldd	r24, Z+2	; 0x02
    2c0a:	81 30       	cpi	r24, 0x01	; 1
    2c0c:	c9 f4       	brne	.+50     	; 0x2c40 <Led_LedErrStateTurnOn+0xb8>
			// LOW = ON
			SetValueErrReturnON=DIO_ErrStateSetPinValue(Led->Led_Group,Led->Led_Pin,DIO_LOW);
    2c0e:	eb 81       	ldd	r30, Y+3	; 0x03
    2c10:	fc 81       	ldd	r31, Y+4	; 0x04
    2c12:	80 81       	ld	r24, Z
    2c14:	eb 81       	ldd	r30, Y+3	; 0x03
    2c16:	fc 81       	ldd	r31, Y+4	; 0x04
    2c18:	91 81       	ldd	r25, Z+1	; 0x01
    2c1a:	69 2f       	mov	r22, r25
    2c1c:	40 e0       	ldi	r20, 0x00	; 0
    2c1e:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2c22:	89 83       	std	Y+1, r24	; 0x01
			if(SetValueErrReturnON==DIO_ERROR_PORT||SetValueErrReturnON==DIO_ERROR_VALUE||SetValueErrReturnON==DIO_ERROR_PIN){
    2c24:	89 81       	ldd	r24, Y+1	; 0x01
    2c26:	81 30       	cpi	r24, 0x01	; 1
    2c28:	31 f0       	breq	.+12     	; 0x2c36 <Led_LedErrStateTurnOn+0xae>
    2c2a:	89 81       	ldd	r24, Y+1	; 0x01
    2c2c:	84 30       	cpi	r24, 0x04	; 4
    2c2e:	19 f0       	breq	.+6      	; 0x2c36 <Led_LedErrStateTurnOn+0xae>
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	82 30       	cpi	r24, 0x02	; 2
    2c34:	19 f4       	brne	.+6      	; 0x2c3c <Led_LedErrStateTurnOn+0xb4>
				return LED_ON_Error;
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	8d 83       	std	Y+5, r24	; 0x05
    2c3a:	04 c0       	rjmp	.+8      	; 0x2c44 <Led_LedErrStateTurnOn+0xbc>
			}
			else
				return LED_ON_OK;
    2c3c:	1d 82       	std	Y+5, r1	; 0x05
    2c3e:	02 c0       	rjmp	.+4      	; 0x2c44 <Led_LedErrStateTurnOn+0xbc>
		}
		else
			return LED_Connection_Error;
    2c40:	84 e0       	ldi	r24, 0x04	; 4
    2c42:	8d 83       	std	Y+5, r24	; 0x05
    2c44:	8d 81       	ldd	r24, Y+5	; 0x05

	}
}
    2c46:	0f 90       	pop	r0
    2c48:	0f 90       	pop	r0
    2c4a:	0f 90       	pop	r0
    2c4c:	0f 90       	pop	r0
    2c4e:	0f 90       	pop	r0
    2c50:	cf 91       	pop	r28
    2c52:	df 91       	pop	r29
    2c54:	08 95       	ret

00002c56 <Led_LedErrStateTurnOff>:


LedErrState	Led_LedErrStateTurnOff(Led_info *Led){
    2c56:	df 93       	push	r29
    2c58:	cf 93       	push	r28
    2c5a:	00 d0       	rcall	.+0      	; 0x2c5c <Led_LedErrStateTurnOff+0x6>
    2c5c:	00 d0       	rcall	.+0      	; 0x2c5e <Led_LedErrStateTurnOff+0x8>
    2c5e:	cd b7       	in	r28, 0x3d	; 61
    2c60:	de b7       	in	r29, 0x3e	; 62
    2c62:	9b 83       	std	Y+3, r25	; 0x03
    2c64:	8a 83       	std	Y+2, r24	; 0x02
	u8 SetValueErrReturnOFF;
	if(Led->ConnectionType==Source_Connection){
    2c66:	ea 81       	ldd	r30, Y+2	; 0x02
    2c68:	fb 81       	ldd	r31, Y+3	; 0x03
    2c6a:	82 81       	ldd	r24, Z+2	; 0x02
    2c6c:	88 23       	and	r24, r24
    2c6e:	d1 f4       	brne	.+52     	; 0x2ca4 <Led_LedErrStateTurnOff+0x4e>
		// HIGH = ON
		SetValueErrReturnOFF=DIO_ErrStateSetPinValue(Led->Led_Group,Led->Led_Pin,DIO_LOW);
    2c70:	ea 81       	ldd	r30, Y+2	; 0x02
    2c72:	fb 81       	ldd	r31, Y+3	; 0x03
    2c74:	80 81       	ld	r24, Z
    2c76:	ea 81       	ldd	r30, Y+2	; 0x02
    2c78:	fb 81       	ldd	r31, Y+3	; 0x03
    2c7a:	91 81       	ldd	r25, Z+1	; 0x01
    2c7c:	69 2f       	mov	r22, r25
    2c7e:	40 e0       	ldi	r20, 0x00	; 0
    2c80:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2c84:	89 83       	std	Y+1, r24	; 0x01
		if(SetValueErrReturnOFF==DIO_ERROR_PORT||SetValueErrReturnOFF==DIO_ERROR_VALUE||SetValueErrReturnOFF==DIO_ERROR_PIN){
    2c86:	89 81       	ldd	r24, Y+1	; 0x01
    2c88:	81 30       	cpi	r24, 0x01	; 1
    2c8a:	31 f0       	breq	.+12     	; 0x2c98 <Led_LedErrStateTurnOff+0x42>
    2c8c:	89 81       	ldd	r24, Y+1	; 0x01
    2c8e:	84 30       	cpi	r24, 0x04	; 4
    2c90:	19 f0       	breq	.+6      	; 0x2c98 <Led_LedErrStateTurnOff+0x42>
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	82 30       	cpi	r24, 0x02	; 2
    2c96:	19 f4       	brne	.+6      	; 0x2c9e <Led_LedErrStateTurnOff+0x48>
			return LED_OFF_Error;
    2c98:	83 e0       	ldi	r24, 0x03	; 3
    2c9a:	8c 83       	std	Y+4, r24	; 0x04
    2c9c:	24 c0       	rjmp	.+72     	; 0x2ce6 <Led_LedErrStateTurnOff+0x90>
		}
		else
			return LED_OFF_OK;
    2c9e:	82 e0       	ldi	r24, 0x02	; 2
    2ca0:	8c 83       	std	Y+4, r24	; 0x04
    2ca2:	21 c0       	rjmp	.+66     	; 0x2ce6 <Led_LedErrStateTurnOff+0x90>
	}
else if(Led->ConnectionType==Sink_Connection){
    2ca4:	ea 81       	ldd	r30, Y+2	; 0x02
    2ca6:	fb 81       	ldd	r31, Y+3	; 0x03
    2ca8:	82 81       	ldd	r24, Z+2	; 0x02
    2caa:	81 30       	cpi	r24, 0x01	; 1
    2cac:	d1 f4       	brne	.+52     	; 0x2ce2 <Led_LedErrStateTurnOff+0x8c>
	// LOW = ON
	SetValueErrReturnOFF=DIO_ErrStateSetPinValue(Led->Led_Group,Led->Led_Pin,DIO_HIGH);
    2cae:	ea 81       	ldd	r30, Y+2	; 0x02
    2cb0:	fb 81       	ldd	r31, Y+3	; 0x03
    2cb2:	80 81       	ld	r24, Z
    2cb4:	ea 81       	ldd	r30, Y+2	; 0x02
    2cb6:	fb 81       	ldd	r31, Y+3	; 0x03
    2cb8:	91 81       	ldd	r25, Z+1	; 0x01
    2cba:	69 2f       	mov	r22, r25
    2cbc:	41 e0       	ldi	r20, 0x01	; 1
    2cbe:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2cc2:	89 83       	std	Y+1, r24	; 0x01
	if(SetValueErrReturnOFF==DIO_ERROR_PORT||SetValueErrReturnOFF==DIO_ERROR_VALUE||SetValueErrReturnOFF==DIO_ERROR_PIN){
    2cc4:	89 81       	ldd	r24, Y+1	; 0x01
    2cc6:	81 30       	cpi	r24, 0x01	; 1
    2cc8:	31 f0       	breq	.+12     	; 0x2cd6 <Led_LedErrStateTurnOff+0x80>
    2cca:	89 81       	ldd	r24, Y+1	; 0x01
    2ccc:	84 30       	cpi	r24, 0x04	; 4
    2cce:	19 f0       	breq	.+6      	; 0x2cd6 <Led_LedErrStateTurnOff+0x80>
    2cd0:	89 81       	ldd	r24, Y+1	; 0x01
    2cd2:	82 30       	cpi	r24, 0x02	; 2
    2cd4:	19 f4       	brne	.+6      	; 0x2cdc <Led_LedErrStateTurnOff+0x86>
		return LED_OFF_Error;
    2cd6:	83 e0       	ldi	r24, 0x03	; 3
    2cd8:	8c 83       	std	Y+4, r24	; 0x04
    2cda:	05 c0       	rjmp	.+10     	; 0x2ce6 <Led_LedErrStateTurnOff+0x90>
	}
	else
		return LED_OFF_OK;
    2cdc:	82 e0       	ldi	r24, 0x02	; 2
    2cde:	8c 83       	std	Y+4, r24	; 0x04
    2ce0:	02 c0       	rjmp	.+4      	; 0x2ce6 <Led_LedErrStateTurnOff+0x90>
}
else
	return LED_Connection_Error;
    2ce2:	84 e0       	ldi	r24, 0x04	; 4
    2ce4:	8c 83       	std	Y+4, r24	; 0x04
    2ce6:	8c 81       	ldd	r24, Y+4	; 0x04

}
    2ce8:	0f 90       	pop	r0
    2cea:	0f 90       	pop	r0
    2cec:	0f 90       	pop	r0
    2cee:	0f 90       	pop	r0
    2cf0:	cf 91       	pop	r28
    2cf2:	df 91       	pop	r29
    2cf4:	08 95       	ret

00002cf6 <LCD_VoidSendCommand>:
 */
#include"../../MCAL/DIO/DIO_Interface.h"
#include "LCD_Interface.h"
#include <stdlib.h>

void LCD_VoidSendCommand(u8 Local_Command,LCD_Info *lcd){
    2cf6:	df 93       	push	r29
    2cf8:	cf 93       	push	r28
    2cfa:	cd b7       	in	r28, 0x3d	; 61
    2cfc:	de b7       	in	r29, 0x3e	; 62
    2cfe:	6f 97       	sbiw	r28, 0x1f	; 31
    2d00:	0f b6       	in	r0, 0x3f	; 63
    2d02:	f8 94       	cli
    2d04:	de bf       	out	0x3e, r29	; 62
    2d06:	0f be       	out	0x3f, r0	; 63
    2d08:	cd bf       	out	0x3d, r28	; 61
    2d0a:	8d 8f       	std	Y+29, r24	; 0x1d
    2d0c:	7f 8f       	std	Y+31, r23	; 0x1f
    2d0e:	6e 8f       	std	Y+30, r22	; 0x1e
	/*RS->LOw*/
	DIO_ErrStateSetPinValue(lcd->RS_group,lcd->RS_pin,DIO_LOW);
    2d10:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d12:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d14:	80 81       	ld	r24, Z
    2d16:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d18:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d1a:	91 81       	ldd	r25, Z+1	; 0x01
    2d1c:	69 2f       	mov	r22, r25
    2d1e:	40 e0       	ldi	r20, 0x00	; 0
    2d20:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
	/*RW-> LOW*/
	DIO_ErrStateSetPinValue(lcd->RW_group,lcd->RW_pin,DIO_LOW);
    2d24:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d26:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d28:	82 81       	ldd	r24, Z+2	; 0x02
    2d2a:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d2c:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d2e:	93 81       	ldd	r25, Z+3	; 0x03
    2d30:	69 2f       	mov	r22, r25
    2d32:	40 e0       	ldi	r20, 0x00	; 0
    2d34:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
	/*Group = Command*/
	DIO_ErrStateSetPortValue(lcd->Data_group,Local_Command);
    2d38:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d3a:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d3c:	86 81       	ldd	r24, Z+6	; 0x06
    2d3e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2d40:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
	/*Enable*/
	DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_HIGH);
    2d44:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d46:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d48:	84 81       	ldd	r24, Z+4	; 0x04
    2d4a:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2d4c:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2d4e:	95 81       	ldd	r25, Z+5	; 0x05
    2d50:	69 2f       	mov	r22, r25
    2d52:	41 e0       	ldi	r20, 0x01	; 1
    2d54:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2d58:	80 e0       	ldi	r24, 0x00	; 0
    2d5a:	90 e0       	ldi	r25, 0x00	; 0
    2d5c:	a0 e8       	ldi	r26, 0x80	; 128
    2d5e:	bf e3       	ldi	r27, 0x3F	; 63
    2d60:	89 8f       	std	Y+25, r24	; 0x19
    2d62:	9a 8f       	std	Y+26, r25	; 0x1a
    2d64:	ab 8f       	std	Y+27, r26	; 0x1b
    2d66:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d68:	69 8d       	ldd	r22, Y+25	; 0x19
    2d6a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2d6c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2d6e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2d70:	20 e0       	ldi	r18, 0x00	; 0
    2d72:	30 e0       	ldi	r19, 0x00	; 0
    2d74:	4a ef       	ldi	r20, 0xFA	; 250
    2d76:	54 e4       	ldi	r21, 0x44	; 68
    2d78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d7c:	dc 01       	movw	r26, r24
    2d7e:	cb 01       	movw	r24, r22
    2d80:	8d 8b       	std	Y+21, r24	; 0x15
    2d82:	9e 8b       	std	Y+22, r25	; 0x16
    2d84:	af 8b       	std	Y+23, r26	; 0x17
    2d86:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2d88:	6d 89       	ldd	r22, Y+21	; 0x15
    2d8a:	7e 89       	ldd	r23, Y+22	; 0x16
    2d8c:	8f 89       	ldd	r24, Y+23	; 0x17
    2d8e:	98 8d       	ldd	r25, Y+24	; 0x18
    2d90:	20 e0       	ldi	r18, 0x00	; 0
    2d92:	30 e0       	ldi	r19, 0x00	; 0
    2d94:	40 e8       	ldi	r20, 0x80	; 128
    2d96:	5f e3       	ldi	r21, 0x3F	; 63
    2d98:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d9c:	88 23       	and	r24, r24
    2d9e:	2c f4       	brge	.+10     	; 0x2daa <LCD_VoidSendCommand+0xb4>
		__ticks = 1;
    2da0:	81 e0       	ldi	r24, 0x01	; 1
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	9c 8b       	std	Y+20, r25	; 0x14
    2da6:	8b 8b       	std	Y+19, r24	; 0x13
    2da8:	3f c0       	rjmp	.+126    	; 0x2e28 <LCD_VoidSendCommand+0x132>
	else if (__tmp > 65535)
    2daa:	6d 89       	ldd	r22, Y+21	; 0x15
    2dac:	7e 89       	ldd	r23, Y+22	; 0x16
    2dae:	8f 89       	ldd	r24, Y+23	; 0x17
    2db0:	98 8d       	ldd	r25, Y+24	; 0x18
    2db2:	20 e0       	ldi	r18, 0x00	; 0
    2db4:	3f ef       	ldi	r19, 0xFF	; 255
    2db6:	4f e7       	ldi	r20, 0x7F	; 127
    2db8:	57 e4       	ldi	r21, 0x47	; 71
    2dba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2dbe:	18 16       	cp	r1, r24
    2dc0:	4c f5       	brge	.+82     	; 0x2e14 <LCD_VoidSendCommand+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2dc2:	69 8d       	ldd	r22, Y+25	; 0x19
    2dc4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2dc6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2dc8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2dca:	20 e0       	ldi	r18, 0x00	; 0
    2dcc:	30 e0       	ldi	r19, 0x00	; 0
    2dce:	40 e2       	ldi	r20, 0x20	; 32
    2dd0:	51 e4       	ldi	r21, 0x41	; 65
    2dd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dd6:	dc 01       	movw	r26, r24
    2dd8:	cb 01       	movw	r24, r22
    2dda:	bc 01       	movw	r22, r24
    2ddc:	cd 01       	movw	r24, r26
    2dde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2de2:	dc 01       	movw	r26, r24
    2de4:	cb 01       	movw	r24, r22
    2de6:	9c 8b       	std	Y+20, r25	; 0x14
    2de8:	8b 8b       	std	Y+19, r24	; 0x13
    2dea:	0f c0       	rjmp	.+30     	; 0x2e0a <LCD_VoidSendCommand+0x114>
    2dec:	88 ec       	ldi	r24, 0xC8	; 200
    2dee:	90 e0       	ldi	r25, 0x00	; 0
    2df0:	9a 8b       	std	Y+18, r25	; 0x12
    2df2:	89 8b       	std	Y+17, r24	; 0x11
    2df4:	89 89       	ldd	r24, Y+17	; 0x11
    2df6:	9a 89       	ldd	r25, Y+18	; 0x12
    2df8:	01 97       	sbiw	r24, 0x01	; 1
    2dfa:	f1 f7       	brne	.-4      	; 0x2df8 <LCD_VoidSendCommand+0x102>
    2dfc:	9a 8b       	std	Y+18, r25	; 0x12
    2dfe:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e00:	8b 89       	ldd	r24, Y+19	; 0x13
    2e02:	9c 89       	ldd	r25, Y+20	; 0x14
    2e04:	01 97       	sbiw	r24, 0x01	; 1
    2e06:	9c 8b       	std	Y+20, r25	; 0x14
    2e08:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e0a:	8b 89       	ldd	r24, Y+19	; 0x13
    2e0c:	9c 89       	ldd	r25, Y+20	; 0x14
    2e0e:	00 97       	sbiw	r24, 0x00	; 0
    2e10:	69 f7       	brne	.-38     	; 0x2dec <LCD_VoidSendCommand+0xf6>
    2e12:	14 c0       	rjmp	.+40     	; 0x2e3c <LCD_VoidSendCommand+0x146>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e14:	6d 89       	ldd	r22, Y+21	; 0x15
    2e16:	7e 89       	ldd	r23, Y+22	; 0x16
    2e18:	8f 89       	ldd	r24, Y+23	; 0x17
    2e1a:	98 8d       	ldd	r25, Y+24	; 0x18
    2e1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e20:	dc 01       	movw	r26, r24
    2e22:	cb 01       	movw	r24, r22
    2e24:	9c 8b       	std	Y+20, r25	; 0x14
    2e26:	8b 8b       	std	Y+19, r24	; 0x13
    2e28:	8b 89       	ldd	r24, Y+19	; 0x13
    2e2a:	9c 89       	ldd	r25, Y+20	; 0x14
    2e2c:	98 8b       	std	Y+16, r25	; 0x10
    2e2e:	8f 87       	std	Y+15, r24	; 0x0f
    2e30:	8f 85       	ldd	r24, Y+15	; 0x0f
    2e32:	98 89       	ldd	r25, Y+16	; 0x10
    2e34:	01 97       	sbiw	r24, 0x01	; 1
    2e36:	f1 f7       	brne	.-4      	; 0x2e34 <LCD_VoidSendCommand+0x13e>
    2e38:	98 8b       	std	Y+16, r25	; 0x10
    2e3a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_LOW);
    2e3c:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2e3e:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2e40:	84 81       	ldd	r24, Z+4	; 0x04
    2e42:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2e44:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2e46:	95 81       	ldd	r25, Z+5	; 0x05
    2e48:	69 2f       	mov	r22, r25
    2e4a:	40 e0       	ldi	r20, 0x00	; 0
    2e4c:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    2e50:	80 e0       	ldi	r24, 0x00	; 0
    2e52:	90 e0       	ldi	r25, 0x00	; 0
    2e54:	a0 e8       	ldi	r26, 0x80	; 128
    2e56:	bf e3       	ldi	r27, 0x3F	; 63
    2e58:	8b 87       	std	Y+11, r24	; 0x0b
    2e5a:	9c 87       	std	Y+12, r25	; 0x0c
    2e5c:	ad 87       	std	Y+13, r26	; 0x0d
    2e5e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e60:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e62:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e64:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e66:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e68:	20 e0       	ldi	r18, 0x00	; 0
    2e6a:	30 e0       	ldi	r19, 0x00	; 0
    2e6c:	4a ef       	ldi	r20, 0xFA	; 250
    2e6e:	54 e4       	ldi	r21, 0x44	; 68
    2e70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e74:	dc 01       	movw	r26, r24
    2e76:	cb 01       	movw	r24, r22
    2e78:	8f 83       	std	Y+7, r24	; 0x07
    2e7a:	98 87       	std	Y+8, r25	; 0x08
    2e7c:	a9 87       	std	Y+9, r26	; 0x09
    2e7e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e80:	6f 81       	ldd	r22, Y+7	; 0x07
    2e82:	78 85       	ldd	r23, Y+8	; 0x08
    2e84:	89 85       	ldd	r24, Y+9	; 0x09
    2e86:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e88:	20 e0       	ldi	r18, 0x00	; 0
    2e8a:	30 e0       	ldi	r19, 0x00	; 0
    2e8c:	40 e8       	ldi	r20, 0x80	; 128
    2e8e:	5f e3       	ldi	r21, 0x3F	; 63
    2e90:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e94:	88 23       	and	r24, r24
    2e96:	2c f4       	brge	.+10     	; 0x2ea2 <LCD_VoidSendCommand+0x1ac>
		__ticks = 1;
    2e98:	81 e0       	ldi	r24, 0x01	; 1
    2e9a:	90 e0       	ldi	r25, 0x00	; 0
    2e9c:	9e 83       	std	Y+6, r25	; 0x06
    2e9e:	8d 83       	std	Y+5, r24	; 0x05
    2ea0:	3f c0       	rjmp	.+126    	; 0x2f20 <LCD_VoidSendCommand+0x22a>
	else if (__tmp > 65535)
    2ea2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ea4:	78 85       	ldd	r23, Y+8	; 0x08
    2ea6:	89 85       	ldd	r24, Y+9	; 0x09
    2ea8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eaa:	20 e0       	ldi	r18, 0x00	; 0
    2eac:	3f ef       	ldi	r19, 0xFF	; 255
    2eae:	4f e7       	ldi	r20, 0x7F	; 127
    2eb0:	57 e4       	ldi	r21, 0x47	; 71
    2eb2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2eb6:	18 16       	cp	r1, r24
    2eb8:	4c f5       	brge	.+82     	; 0x2f0c <LCD_VoidSendCommand+0x216>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2eba:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ebc:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ebe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ec0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ec2:	20 e0       	ldi	r18, 0x00	; 0
    2ec4:	30 e0       	ldi	r19, 0x00	; 0
    2ec6:	40 e2       	ldi	r20, 0x20	; 32
    2ec8:	51 e4       	ldi	r21, 0x41	; 65
    2eca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ece:	dc 01       	movw	r26, r24
    2ed0:	cb 01       	movw	r24, r22
    2ed2:	bc 01       	movw	r22, r24
    2ed4:	cd 01       	movw	r24, r26
    2ed6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eda:	dc 01       	movw	r26, r24
    2edc:	cb 01       	movw	r24, r22
    2ede:	9e 83       	std	Y+6, r25	; 0x06
    2ee0:	8d 83       	std	Y+5, r24	; 0x05
    2ee2:	0f c0       	rjmp	.+30     	; 0x2f02 <LCD_VoidSendCommand+0x20c>
    2ee4:	88 ec       	ldi	r24, 0xC8	; 200
    2ee6:	90 e0       	ldi	r25, 0x00	; 0
    2ee8:	9c 83       	std	Y+4, r25	; 0x04
    2eea:	8b 83       	std	Y+3, r24	; 0x03
    2eec:	8b 81       	ldd	r24, Y+3	; 0x03
    2eee:	9c 81       	ldd	r25, Y+4	; 0x04
    2ef0:	01 97       	sbiw	r24, 0x01	; 1
    2ef2:	f1 f7       	brne	.-4      	; 0x2ef0 <LCD_VoidSendCommand+0x1fa>
    2ef4:	9c 83       	std	Y+4, r25	; 0x04
    2ef6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ef8:	8d 81       	ldd	r24, Y+5	; 0x05
    2efa:	9e 81       	ldd	r25, Y+6	; 0x06
    2efc:	01 97       	sbiw	r24, 0x01	; 1
    2efe:	9e 83       	std	Y+6, r25	; 0x06
    2f00:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f02:	8d 81       	ldd	r24, Y+5	; 0x05
    2f04:	9e 81       	ldd	r25, Y+6	; 0x06
    2f06:	00 97       	sbiw	r24, 0x00	; 0
    2f08:	69 f7       	brne	.-38     	; 0x2ee4 <LCD_VoidSendCommand+0x1ee>
    2f0a:	14 c0       	rjmp	.+40     	; 0x2f34 <LCD_VoidSendCommand+0x23e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f0c:	6f 81       	ldd	r22, Y+7	; 0x07
    2f0e:	78 85       	ldd	r23, Y+8	; 0x08
    2f10:	89 85       	ldd	r24, Y+9	; 0x09
    2f12:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f18:	dc 01       	movw	r26, r24
    2f1a:	cb 01       	movw	r24, r22
    2f1c:	9e 83       	std	Y+6, r25	; 0x06
    2f1e:	8d 83       	std	Y+5, r24	; 0x05
    2f20:	8d 81       	ldd	r24, Y+5	; 0x05
    2f22:	9e 81       	ldd	r25, Y+6	; 0x06
    2f24:	9a 83       	std	Y+2, r25	; 0x02
    2f26:	89 83       	std	Y+1, r24	; 0x01
    2f28:	89 81       	ldd	r24, Y+1	; 0x01
    2f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2f2c:	01 97       	sbiw	r24, 0x01	; 1
    2f2e:	f1 f7       	brne	.-4      	; 0x2f2c <LCD_VoidSendCommand+0x236>
    2f30:	9a 83       	std	Y+2, r25	; 0x02
    2f32:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	if(Local_Command==0x01)
    2f34:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f36:	81 30       	cpi	r24, 0x01	; 1
    2f38:	39 f4       	brne	.+14     	; 0x2f48 <LCD_VoidSendCommand+0x252>
		LCD_VoidGoToXY(0,0,lcd);
    2f3a:	2e 8d       	ldd	r18, Y+30	; 0x1e
    2f3c:	3f 8d       	ldd	r19, Y+31	; 0x1f
    2f3e:	80 e0       	ldi	r24, 0x00	; 0
    2f40:	60 e0       	ldi	r22, 0x00	; 0
    2f42:	a9 01       	movw	r20, r18
    2f44:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LCD_VoidGoToXY>
}
    2f48:	6f 96       	adiw	r28, 0x1f	; 31
    2f4a:	0f b6       	in	r0, 0x3f	; 63
    2f4c:	f8 94       	cli
    2f4e:	de bf       	out	0x3e, r29	; 62
    2f50:	0f be       	out	0x3f, r0	; 63
    2f52:	cd bf       	out	0x3d, r28	; 61
    2f54:	cf 91       	pop	r28
    2f56:	df 91       	pop	r29
    2f58:	08 95       	ret

00002f5a <LCD_VoidSendChar>:

u8 LCD_VoidSendChar(u8 Local_Char,LCD_Info *lcd,LCD_Line_Info *Type)
{
    2f5a:	0f 93       	push	r16
    2f5c:	1f 93       	push	r17
    2f5e:	df 93       	push	r29
    2f60:	cf 93       	push	r28
    2f62:	cd b7       	in	r28, 0x3d	; 61
    2f64:	de b7       	in	r29, 0x3e	; 62
    2f66:	c9 55       	subi	r28, 0x59	; 89
    2f68:	d0 40       	sbci	r29, 0x00	; 0
    2f6a:	0f b6       	in	r0, 0x3f	; 63
    2f6c:	f8 94       	cli
    2f6e:	de bf       	out	0x3e, r29	; 62
    2f70:	0f be       	out	0x3f, r0	; 63
    2f72:	cd bf       	out	0x3d, r28	; 61
    2f74:	fe 01       	movw	r30, r28
    2f76:	eb 5a       	subi	r30, 0xAB	; 171
    2f78:	ff 4f       	sbci	r31, 0xFF	; 255
    2f7a:	80 83       	st	Z, r24
    2f7c:	fe 01       	movw	r30, r28
    2f7e:	ea 5a       	subi	r30, 0xAA	; 170
    2f80:	ff 4f       	sbci	r31, 0xFF	; 255
    2f82:	71 83       	std	Z+1, r23	; 0x01
    2f84:	60 83       	st	Z, r22
    2f86:	fe 01       	movw	r30, r28
    2f88:	e8 5a       	subi	r30, 0xA8	; 168
    2f8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f8c:	51 83       	std	Z+1, r21	; 0x01
    2f8e:	40 83       	st	Z, r20
	static u8 SwitchingCounter;
	static u8 SecondLineCounter,FirstLineCounter;

	if(Type->OneLine==NO&&Type->TwoLines==YES){
    2f90:	fe 01       	movw	r30, r28
    2f92:	e8 5a       	subi	r30, 0xA8	; 168
    2f94:	ff 4f       	sbci	r31, 0xFF	; 255
    2f96:	01 90       	ld	r0, Z+
    2f98:	f0 81       	ld	r31, Z
    2f9a:	e0 2d       	mov	r30, r0
    2f9c:	80 81       	ld	r24, Z
    2f9e:	88 23       	and	r24, r24
    2fa0:	09 f0       	breq	.+2      	; 0x2fa4 <LCD_VoidSendChar+0x4a>
    2fa2:	12 c3       	rjmp	.+1572   	; 0x35c8 <LCD_VoidSendChar+0x66e>
    2fa4:	fe 01       	movw	r30, r28
    2fa6:	e8 5a       	subi	r30, 0xA8	; 168
    2fa8:	ff 4f       	sbci	r31, 0xFF	; 255
    2faa:	01 90       	ld	r0, Z+
    2fac:	f0 81       	ld	r31, Z
    2fae:	e0 2d       	mov	r30, r0
    2fb0:	81 81       	ldd	r24, Z+1	; 0x01
    2fb2:	81 30       	cpi	r24, 0x01	; 1
    2fb4:	09 f0       	breq	.+2      	; 0x2fb8 <LCD_VoidSendChar+0x5e>
    2fb6:	08 c3       	rjmp	.+1552   	; 0x35c8 <LCD_VoidSendChar+0x66e>
		if(SwitchingCounter<16){
    2fb8:	80 91 a4 01 	lds	r24, 0x01A4
    2fbc:	80 31       	cpi	r24, 0x10	; 16
    2fbe:	08 f0       	brcs	.+2      	; 0x2fc2 <LCD_VoidSendChar+0x68>
    2fc0:	a3 c1       	rjmp	.+838    	; 0x3308 <LCD_VoidSendChar+0x3ae>
			LCD_VoidGoToXY(FirstLineCounter,0,lcd);
    2fc2:	80 91 a2 01 	lds	r24, 0x01A2
    2fc6:	fe 01       	movw	r30, r28
    2fc8:	ea 5a       	subi	r30, 0xAA	; 170
    2fca:	ff 4f       	sbci	r31, 0xFF	; 255
    2fcc:	20 81       	ld	r18, Z
    2fce:	31 81       	ldd	r19, Z+1	; 0x01
    2fd0:	60 e0       	ldi	r22, 0x00	; 0
    2fd2:	a9 01       	movw	r20, r18
    2fd4:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LCD_VoidGoToXY>
			/*RS->LOw*/
			DIO_ErrStateSetPinValue(lcd->RS_group,lcd->RS_pin,DIO_HIGH);
    2fd8:	fe 01       	movw	r30, r28
    2fda:	ea 5a       	subi	r30, 0xAA	; 170
    2fdc:	ff 4f       	sbci	r31, 0xFF	; 255
    2fde:	01 90       	ld	r0, Z+
    2fe0:	f0 81       	ld	r31, Z
    2fe2:	e0 2d       	mov	r30, r0
    2fe4:	80 81       	ld	r24, Z
    2fe6:	fe 01       	movw	r30, r28
    2fe8:	ea 5a       	subi	r30, 0xAA	; 170
    2fea:	ff 4f       	sbci	r31, 0xFF	; 255
    2fec:	01 90       	ld	r0, Z+
    2fee:	f0 81       	ld	r31, Z
    2ff0:	e0 2d       	mov	r30, r0
    2ff2:	91 81       	ldd	r25, Z+1	; 0x01
    2ff4:	69 2f       	mov	r22, r25
    2ff6:	41 e0       	ldi	r20, 0x01	; 1
    2ff8:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
			/*RW-> LOW*/
			DIO_ErrStateSetPinValue(lcd->RW_group,lcd->RW_pin,DIO_LOW);
    2ffc:	fe 01       	movw	r30, r28
    2ffe:	ea 5a       	subi	r30, 0xAA	; 170
    3000:	ff 4f       	sbci	r31, 0xFF	; 255
    3002:	01 90       	ld	r0, Z+
    3004:	f0 81       	ld	r31, Z
    3006:	e0 2d       	mov	r30, r0
    3008:	82 81       	ldd	r24, Z+2	; 0x02
    300a:	fe 01       	movw	r30, r28
    300c:	ea 5a       	subi	r30, 0xAA	; 170
    300e:	ff 4f       	sbci	r31, 0xFF	; 255
    3010:	01 90       	ld	r0, Z+
    3012:	f0 81       	ld	r31, Z
    3014:	e0 2d       	mov	r30, r0
    3016:	93 81       	ldd	r25, Z+3	; 0x03
    3018:	69 2f       	mov	r22, r25
    301a:	40 e0       	ldi	r20, 0x00	; 0
    301c:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
			/*Group = Command*/
			DIO_ErrStateSetPortValue(lcd->Data_group,Local_Char);
    3020:	fe 01       	movw	r30, r28
    3022:	ea 5a       	subi	r30, 0xAA	; 170
    3024:	ff 4f       	sbci	r31, 0xFF	; 255
    3026:	01 90       	ld	r0, Z+
    3028:	f0 81       	ld	r31, Z
    302a:	e0 2d       	mov	r30, r0
    302c:	86 81       	ldd	r24, Z+6	; 0x06
    302e:	fe 01       	movw	r30, r28
    3030:	eb 5a       	subi	r30, 0xAB	; 171
    3032:	ff 4f       	sbci	r31, 0xFF	; 255
    3034:	60 81       	ld	r22, Z
    3036:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
			/*Enable*/
			DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_HIGH);
    303a:	fe 01       	movw	r30, r28
    303c:	ea 5a       	subi	r30, 0xAA	; 170
    303e:	ff 4f       	sbci	r31, 0xFF	; 255
    3040:	01 90       	ld	r0, Z+
    3042:	f0 81       	ld	r31, Z
    3044:	e0 2d       	mov	r30, r0
    3046:	84 81       	ldd	r24, Z+4	; 0x04
    3048:	fe 01       	movw	r30, r28
    304a:	ea 5a       	subi	r30, 0xAA	; 170
    304c:	ff 4f       	sbci	r31, 0xFF	; 255
    304e:	01 90       	ld	r0, Z+
    3050:	f0 81       	ld	r31, Z
    3052:	e0 2d       	mov	r30, r0
    3054:	95 81       	ldd	r25, Z+5	; 0x05
    3056:	69 2f       	mov	r22, r25
    3058:	41 e0       	ldi	r20, 0x01	; 1
    305a:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    305e:	fe 01       	movw	r30, r28
    3060:	ef 5a       	subi	r30, 0xAF	; 175
    3062:	ff 4f       	sbci	r31, 0xFF	; 255
    3064:	80 e0       	ldi	r24, 0x00	; 0
    3066:	90 e0       	ldi	r25, 0x00	; 0
    3068:	a0 e8       	ldi	r26, 0x80	; 128
    306a:	bf e3       	ldi	r27, 0x3F	; 63
    306c:	80 83       	st	Z, r24
    306e:	91 83       	std	Z+1, r25	; 0x01
    3070:	a2 83       	std	Z+2, r26	; 0x02
    3072:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3074:	8e 01       	movw	r16, r28
    3076:	03 5b       	subi	r16, 0xB3	; 179
    3078:	1f 4f       	sbci	r17, 0xFF	; 255
    307a:	fe 01       	movw	r30, r28
    307c:	ef 5a       	subi	r30, 0xAF	; 175
    307e:	ff 4f       	sbci	r31, 0xFF	; 255
    3080:	60 81       	ld	r22, Z
    3082:	71 81       	ldd	r23, Z+1	; 0x01
    3084:	82 81       	ldd	r24, Z+2	; 0x02
    3086:	93 81       	ldd	r25, Z+3	; 0x03
    3088:	20 e0       	ldi	r18, 0x00	; 0
    308a:	30 e0       	ldi	r19, 0x00	; 0
    308c:	4a ef       	ldi	r20, 0xFA	; 250
    308e:	54 e4       	ldi	r21, 0x44	; 68
    3090:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3094:	dc 01       	movw	r26, r24
    3096:	cb 01       	movw	r24, r22
    3098:	f8 01       	movw	r30, r16
    309a:	80 83       	st	Z, r24
    309c:	91 83       	std	Z+1, r25	; 0x01
    309e:	a2 83       	std	Z+2, r26	; 0x02
    30a0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    30a2:	fe 01       	movw	r30, r28
    30a4:	e3 5b       	subi	r30, 0xB3	; 179
    30a6:	ff 4f       	sbci	r31, 0xFF	; 255
    30a8:	60 81       	ld	r22, Z
    30aa:	71 81       	ldd	r23, Z+1	; 0x01
    30ac:	82 81       	ldd	r24, Z+2	; 0x02
    30ae:	93 81       	ldd	r25, Z+3	; 0x03
    30b0:	20 e0       	ldi	r18, 0x00	; 0
    30b2:	30 e0       	ldi	r19, 0x00	; 0
    30b4:	40 e8       	ldi	r20, 0x80	; 128
    30b6:	5f e3       	ldi	r21, 0x3F	; 63
    30b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30bc:	88 23       	and	r24, r24
    30be:	44 f4       	brge	.+16     	; 0x30d0 <LCD_VoidSendChar+0x176>
		__ticks = 1;
    30c0:	fe 01       	movw	r30, r28
    30c2:	e5 5b       	subi	r30, 0xB5	; 181
    30c4:	ff 4f       	sbci	r31, 0xFF	; 255
    30c6:	81 e0       	ldi	r24, 0x01	; 1
    30c8:	90 e0       	ldi	r25, 0x00	; 0
    30ca:	91 83       	std	Z+1, r25	; 0x01
    30cc:	80 83       	st	Z, r24
    30ce:	64 c0       	rjmp	.+200    	; 0x3198 <LCD_VoidSendChar+0x23e>
	else if (__tmp > 65535)
    30d0:	fe 01       	movw	r30, r28
    30d2:	e3 5b       	subi	r30, 0xB3	; 179
    30d4:	ff 4f       	sbci	r31, 0xFF	; 255
    30d6:	60 81       	ld	r22, Z
    30d8:	71 81       	ldd	r23, Z+1	; 0x01
    30da:	82 81       	ldd	r24, Z+2	; 0x02
    30dc:	93 81       	ldd	r25, Z+3	; 0x03
    30de:	20 e0       	ldi	r18, 0x00	; 0
    30e0:	3f ef       	ldi	r19, 0xFF	; 255
    30e2:	4f e7       	ldi	r20, 0x7F	; 127
    30e4:	57 e4       	ldi	r21, 0x47	; 71
    30e6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30ea:	18 16       	cp	r1, r24
    30ec:	0c f0       	brlt	.+2      	; 0x30f0 <LCD_VoidSendChar+0x196>
    30ee:	43 c0       	rjmp	.+134    	; 0x3176 <LCD_VoidSendChar+0x21c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30f0:	fe 01       	movw	r30, r28
    30f2:	ef 5a       	subi	r30, 0xAF	; 175
    30f4:	ff 4f       	sbci	r31, 0xFF	; 255
    30f6:	60 81       	ld	r22, Z
    30f8:	71 81       	ldd	r23, Z+1	; 0x01
    30fa:	82 81       	ldd	r24, Z+2	; 0x02
    30fc:	93 81       	ldd	r25, Z+3	; 0x03
    30fe:	20 e0       	ldi	r18, 0x00	; 0
    3100:	30 e0       	ldi	r19, 0x00	; 0
    3102:	40 e2       	ldi	r20, 0x20	; 32
    3104:	51 e4       	ldi	r21, 0x41	; 65
    3106:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    310a:	dc 01       	movw	r26, r24
    310c:	cb 01       	movw	r24, r22
    310e:	8e 01       	movw	r16, r28
    3110:	05 5b       	subi	r16, 0xB5	; 181
    3112:	1f 4f       	sbci	r17, 0xFF	; 255
    3114:	bc 01       	movw	r22, r24
    3116:	cd 01       	movw	r24, r26
    3118:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    311c:	dc 01       	movw	r26, r24
    311e:	cb 01       	movw	r24, r22
    3120:	f8 01       	movw	r30, r16
    3122:	91 83       	std	Z+1, r25	; 0x01
    3124:	80 83       	st	Z, r24
    3126:	1f c0       	rjmp	.+62     	; 0x3166 <LCD_VoidSendChar+0x20c>
    3128:	fe 01       	movw	r30, r28
    312a:	e7 5b       	subi	r30, 0xB7	; 183
    312c:	ff 4f       	sbci	r31, 0xFF	; 255
    312e:	88 ec       	ldi	r24, 0xC8	; 200
    3130:	90 e0       	ldi	r25, 0x00	; 0
    3132:	91 83       	std	Z+1, r25	; 0x01
    3134:	80 83       	st	Z, r24
    3136:	fe 01       	movw	r30, r28
    3138:	e7 5b       	subi	r30, 0xB7	; 183
    313a:	ff 4f       	sbci	r31, 0xFF	; 255
    313c:	80 81       	ld	r24, Z
    313e:	91 81       	ldd	r25, Z+1	; 0x01
    3140:	01 97       	sbiw	r24, 0x01	; 1
    3142:	f1 f7       	brne	.-4      	; 0x3140 <LCD_VoidSendChar+0x1e6>
    3144:	fe 01       	movw	r30, r28
    3146:	e7 5b       	subi	r30, 0xB7	; 183
    3148:	ff 4f       	sbci	r31, 0xFF	; 255
    314a:	91 83       	std	Z+1, r25	; 0x01
    314c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    314e:	de 01       	movw	r26, r28
    3150:	a5 5b       	subi	r26, 0xB5	; 181
    3152:	bf 4f       	sbci	r27, 0xFF	; 255
    3154:	fe 01       	movw	r30, r28
    3156:	e5 5b       	subi	r30, 0xB5	; 181
    3158:	ff 4f       	sbci	r31, 0xFF	; 255
    315a:	80 81       	ld	r24, Z
    315c:	91 81       	ldd	r25, Z+1	; 0x01
    315e:	01 97       	sbiw	r24, 0x01	; 1
    3160:	11 96       	adiw	r26, 0x01	; 1
    3162:	9c 93       	st	X, r25
    3164:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3166:	fe 01       	movw	r30, r28
    3168:	e5 5b       	subi	r30, 0xB5	; 181
    316a:	ff 4f       	sbci	r31, 0xFF	; 255
    316c:	80 81       	ld	r24, Z
    316e:	91 81       	ldd	r25, Z+1	; 0x01
    3170:	00 97       	sbiw	r24, 0x00	; 0
    3172:	d1 f6       	brne	.-76     	; 0x3128 <LCD_VoidSendChar+0x1ce>
    3174:	27 c0       	rjmp	.+78     	; 0x31c4 <LCD_VoidSendChar+0x26a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3176:	8e 01       	movw	r16, r28
    3178:	05 5b       	subi	r16, 0xB5	; 181
    317a:	1f 4f       	sbci	r17, 0xFF	; 255
    317c:	fe 01       	movw	r30, r28
    317e:	e3 5b       	subi	r30, 0xB3	; 179
    3180:	ff 4f       	sbci	r31, 0xFF	; 255
    3182:	60 81       	ld	r22, Z
    3184:	71 81       	ldd	r23, Z+1	; 0x01
    3186:	82 81       	ldd	r24, Z+2	; 0x02
    3188:	93 81       	ldd	r25, Z+3	; 0x03
    318a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    318e:	dc 01       	movw	r26, r24
    3190:	cb 01       	movw	r24, r22
    3192:	f8 01       	movw	r30, r16
    3194:	91 83       	std	Z+1, r25	; 0x01
    3196:	80 83       	st	Z, r24
    3198:	de 01       	movw	r26, r28
    319a:	a9 5b       	subi	r26, 0xB9	; 185
    319c:	bf 4f       	sbci	r27, 0xFF	; 255
    319e:	fe 01       	movw	r30, r28
    31a0:	e5 5b       	subi	r30, 0xB5	; 181
    31a2:	ff 4f       	sbci	r31, 0xFF	; 255
    31a4:	80 81       	ld	r24, Z
    31a6:	91 81       	ldd	r25, Z+1	; 0x01
    31a8:	8d 93       	st	X+, r24
    31aa:	9c 93       	st	X, r25
    31ac:	fe 01       	movw	r30, r28
    31ae:	e9 5b       	subi	r30, 0xB9	; 185
    31b0:	ff 4f       	sbci	r31, 0xFF	; 255
    31b2:	80 81       	ld	r24, Z
    31b4:	91 81       	ldd	r25, Z+1	; 0x01
    31b6:	01 97       	sbiw	r24, 0x01	; 1
    31b8:	f1 f7       	brne	.-4      	; 0x31b6 <LCD_VoidSendChar+0x25c>
    31ba:	fe 01       	movw	r30, r28
    31bc:	e9 5b       	subi	r30, 0xB9	; 185
    31be:	ff 4f       	sbci	r31, 0xFF	; 255
    31c0:	91 83       	std	Z+1, r25	; 0x01
    31c2:	80 83       	st	Z, r24
			_delay_ms(1);
			DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_LOW);
    31c4:	fe 01       	movw	r30, r28
    31c6:	ea 5a       	subi	r30, 0xAA	; 170
    31c8:	ff 4f       	sbci	r31, 0xFF	; 255
    31ca:	01 90       	ld	r0, Z+
    31cc:	f0 81       	ld	r31, Z
    31ce:	e0 2d       	mov	r30, r0
    31d0:	84 81       	ldd	r24, Z+4	; 0x04
    31d2:	fe 01       	movw	r30, r28
    31d4:	ea 5a       	subi	r30, 0xAA	; 170
    31d6:	ff 4f       	sbci	r31, 0xFF	; 255
    31d8:	01 90       	ld	r0, Z+
    31da:	f0 81       	ld	r31, Z
    31dc:	e0 2d       	mov	r30, r0
    31de:	95 81       	ldd	r25, Z+5	; 0x05
    31e0:	69 2f       	mov	r22, r25
    31e2:	40 e0       	ldi	r20, 0x00	; 0
    31e4:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    31e8:	fe 01       	movw	r30, r28
    31ea:	ed 5b       	subi	r30, 0xBD	; 189
    31ec:	ff 4f       	sbci	r31, 0xFF	; 255
    31ee:	80 e0       	ldi	r24, 0x00	; 0
    31f0:	90 e0       	ldi	r25, 0x00	; 0
    31f2:	a0 e8       	ldi	r26, 0x80	; 128
    31f4:	bf e3       	ldi	r27, 0x3F	; 63
    31f6:	80 83       	st	Z, r24
    31f8:	91 83       	std	Z+1, r25	; 0x01
    31fa:	a2 83       	std	Z+2, r26	; 0x02
    31fc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31fe:	8e 01       	movw	r16, r28
    3200:	01 5c       	subi	r16, 0xC1	; 193
    3202:	1f 4f       	sbci	r17, 0xFF	; 255
    3204:	fe 01       	movw	r30, r28
    3206:	ed 5b       	subi	r30, 0xBD	; 189
    3208:	ff 4f       	sbci	r31, 0xFF	; 255
    320a:	60 81       	ld	r22, Z
    320c:	71 81       	ldd	r23, Z+1	; 0x01
    320e:	82 81       	ldd	r24, Z+2	; 0x02
    3210:	93 81       	ldd	r25, Z+3	; 0x03
    3212:	20 e0       	ldi	r18, 0x00	; 0
    3214:	30 e0       	ldi	r19, 0x00	; 0
    3216:	4a ef       	ldi	r20, 0xFA	; 250
    3218:	54 e4       	ldi	r21, 0x44	; 68
    321a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    321e:	dc 01       	movw	r26, r24
    3220:	cb 01       	movw	r24, r22
    3222:	f8 01       	movw	r30, r16
    3224:	80 83       	st	Z, r24
    3226:	91 83       	std	Z+1, r25	; 0x01
    3228:	a2 83       	std	Z+2, r26	; 0x02
    322a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    322c:	fe 01       	movw	r30, r28
    322e:	ff 96       	adiw	r30, 0x3f	; 63
    3230:	60 81       	ld	r22, Z
    3232:	71 81       	ldd	r23, Z+1	; 0x01
    3234:	82 81       	ldd	r24, Z+2	; 0x02
    3236:	93 81       	ldd	r25, Z+3	; 0x03
    3238:	20 e0       	ldi	r18, 0x00	; 0
    323a:	30 e0       	ldi	r19, 0x00	; 0
    323c:	40 e8       	ldi	r20, 0x80	; 128
    323e:	5f e3       	ldi	r21, 0x3F	; 63
    3240:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3244:	88 23       	and	r24, r24
    3246:	2c f4       	brge	.+10     	; 0x3252 <LCD_VoidSendChar+0x2f8>
		__ticks = 1;
    3248:	81 e0       	ldi	r24, 0x01	; 1
    324a:	90 e0       	ldi	r25, 0x00	; 0
    324c:	9e af       	std	Y+62, r25	; 0x3e
    324e:	8d af       	std	Y+61, r24	; 0x3d
    3250:	46 c0       	rjmp	.+140    	; 0x32de <LCD_VoidSendChar+0x384>
	else if (__tmp > 65535)
    3252:	fe 01       	movw	r30, r28
    3254:	ff 96       	adiw	r30, 0x3f	; 63
    3256:	60 81       	ld	r22, Z
    3258:	71 81       	ldd	r23, Z+1	; 0x01
    325a:	82 81       	ldd	r24, Z+2	; 0x02
    325c:	93 81       	ldd	r25, Z+3	; 0x03
    325e:	20 e0       	ldi	r18, 0x00	; 0
    3260:	3f ef       	ldi	r19, 0xFF	; 255
    3262:	4f e7       	ldi	r20, 0x7F	; 127
    3264:	57 e4       	ldi	r21, 0x47	; 71
    3266:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    326a:	18 16       	cp	r1, r24
    326c:	64 f5       	brge	.+88     	; 0x32c6 <LCD_VoidSendChar+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    326e:	fe 01       	movw	r30, r28
    3270:	ed 5b       	subi	r30, 0xBD	; 189
    3272:	ff 4f       	sbci	r31, 0xFF	; 255
    3274:	60 81       	ld	r22, Z
    3276:	71 81       	ldd	r23, Z+1	; 0x01
    3278:	82 81       	ldd	r24, Z+2	; 0x02
    327a:	93 81       	ldd	r25, Z+3	; 0x03
    327c:	20 e0       	ldi	r18, 0x00	; 0
    327e:	30 e0       	ldi	r19, 0x00	; 0
    3280:	40 e2       	ldi	r20, 0x20	; 32
    3282:	51 e4       	ldi	r21, 0x41	; 65
    3284:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3288:	dc 01       	movw	r26, r24
    328a:	cb 01       	movw	r24, r22
    328c:	bc 01       	movw	r22, r24
    328e:	cd 01       	movw	r24, r26
    3290:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3294:	dc 01       	movw	r26, r24
    3296:	cb 01       	movw	r24, r22
    3298:	9e af       	std	Y+62, r25	; 0x3e
    329a:	8d af       	std	Y+61, r24	; 0x3d
    329c:	0f c0       	rjmp	.+30     	; 0x32bc <LCD_VoidSendChar+0x362>
    329e:	88 ec       	ldi	r24, 0xC8	; 200
    32a0:	90 e0       	ldi	r25, 0x00	; 0
    32a2:	9c af       	std	Y+60, r25	; 0x3c
    32a4:	8b af       	std	Y+59, r24	; 0x3b
    32a6:	8b ad       	ldd	r24, Y+59	; 0x3b
    32a8:	9c ad       	ldd	r25, Y+60	; 0x3c
    32aa:	01 97       	sbiw	r24, 0x01	; 1
    32ac:	f1 f7       	brne	.-4      	; 0x32aa <LCD_VoidSendChar+0x350>
    32ae:	9c af       	std	Y+60, r25	; 0x3c
    32b0:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32b2:	8d ad       	ldd	r24, Y+61	; 0x3d
    32b4:	9e ad       	ldd	r25, Y+62	; 0x3e
    32b6:	01 97       	sbiw	r24, 0x01	; 1
    32b8:	9e af       	std	Y+62, r25	; 0x3e
    32ba:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32bc:	8d ad       	ldd	r24, Y+61	; 0x3d
    32be:	9e ad       	ldd	r25, Y+62	; 0x3e
    32c0:	00 97       	sbiw	r24, 0x00	; 0
    32c2:	69 f7       	brne	.-38     	; 0x329e <LCD_VoidSendChar+0x344>
    32c4:	16 c0       	rjmp	.+44     	; 0x32f2 <LCD_VoidSendChar+0x398>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32c6:	fe 01       	movw	r30, r28
    32c8:	ff 96       	adiw	r30, 0x3f	; 63
    32ca:	60 81       	ld	r22, Z
    32cc:	71 81       	ldd	r23, Z+1	; 0x01
    32ce:	82 81       	ldd	r24, Z+2	; 0x02
    32d0:	93 81       	ldd	r25, Z+3	; 0x03
    32d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32d6:	dc 01       	movw	r26, r24
    32d8:	cb 01       	movw	r24, r22
    32da:	9e af       	std	Y+62, r25	; 0x3e
    32dc:	8d af       	std	Y+61, r24	; 0x3d
    32de:	8d ad       	ldd	r24, Y+61	; 0x3d
    32e0:	9e ad       	ldd	r25, Y+62	; 0x3e
    32e2:	9a af       	std	Y+58, r25	; 0x3a
    32e4:	89 af       	std	Y+57, r24	; 0x39
    32e6:	89 ad       	ldd	r24, Y+57	; 0x39
    32e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    32ea:	01 97       	sbiw	r24, 0x01	; 1
    32ec:	f1 f7       	brne	.-4      	; 0x32ea <LCD_VoidSendChar+0x390>
    32ee:	9a af       	std	Y+58, r25	; 0x3a
    32f0:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(1);
			SwitchingCounter++;
    32f2:	80 91 a4 01 	lds	r24, 0x01A4
    32f6:	8f 5f       	subi	r24, 0xFF	; 255
    32f8:	80 93 a4 01 	sts	0x01A4, r24
			FirstLineCounter++;
    32fc:	80 91 a2 01 	lds	r24, 0x01A2
    3300:	8f 5f       	subi	r24, 0xFF	; 255
    3302:	80 93 a2 01 	sts	0x01A2, r24
    3306:	c8 c2       	rjmp	.+1424   	; 0x3898 <LCD_VoidSendChar+0x93e>
		}
		else if(SwitchingCounter>15&&SwitchingCounter<32){
    3308:	80 91 a4 01 	lds	r24, 0x01A4
    330c:	80 31       	cpi	r24, 0x10	; 16
    330e:	08 f4       	brcc	.+2      	; 0x3312 <LCD_VoidSendChar+0x3b8>
    3310:	54 c1       	rjmp	.+680    	; 0x35ba <LCD_VoidSendChar+0x660>
    3312:	80 91 a4 01 	lds	r24, 0x01A4
    3316:	80 32       	cpi	r24, 0x20	; 32
    3318:	08 f0       	brcs	.+2      	; 0x331c <LCD_VoidSendChar+0x3c2>
    331a:	4f c1       	rjmp	.+670    	; 0x35ba <LCD_VoidSendChar+0x660>
			LCD_VoidGoToXY(SecondLineCounter,1,lcd);
    331c:	80 91 a3 01 	lds	r24, 0x01A3
    3320:	fe 01       	movw	r30, r28
    3322:	ea 5a       	subi	r30, 0xAA	; 170
    3324:	ff 4f       	sbci	r31, 0xFF	; 255
    3326:	20 81       	ld	r18, Z
    3328:	31 81       	ldd	r19, Z+1	; 0x01
    332a:	61 e0       	ldi	r22, 0x01	; 1
    332c:	a9 01       	movw	r20, r18
    332e:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LCD_VoidGoToXY>
			/*RS->LOw*/
			DIO_ErrStateSetPinValue(lcd->RS_group,lcd->RS_pin,DIO_HIGH);
    3332:	fe 01       	movw	r30, r28
    3334:	ea 5a       	subi	r30, 0xAA	; 170
    3336:	ff 4f       	sbci	r31, 0xFF	; 255
    3338:	01 90       	ld	r0, Z+
    333a:	f0 81       	ld	r31, Z
    333c:	e0 2d       	mov	r30, r0
    333e:	80 81       	ld	r24, Z
    3340:	fe 01       	movw	r30, r28
    3342:	ea 5a       	subi	r30, 0xAA	; 170
    3344:	ff 4f       	sbci	r31, 0xFF	; 255
    3346:	01 90       	ld	r0, Z+
    3348:	f0 81       	ld	r31, Z
    334a:	e0 2d       	mov	r30, r0
    334c:	91 81       	ldd	r25, Z+1	; 0x01
    334e:	69 2f       	mov	r22, r25
    3350:	41 e0       	ldi	r20, 0x01	; 1
    3352:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
			/*RW-> LOW*/
			DIO_ErrStateSetPinValue(lcd->RW_group,lcd->RW_pin,DIO_LOW);
    3356:	fe 01       	movw	r30, r28
    3358:	ea 5a       	subi	r30, 0xAA	; 170
    335a:	ff 4f       	sbci	r31, 0xFF	; 255
    335c:	01 90       	ld	r0, Z+
    335e:	f0 81       	ld	r31, Z
    3360:	e0 2d       	mov	r30, r0
    3362:	82 81       	ldd	r24, Z+2	; 0x02
    3364:	fe 01       	movw	r30, r28
    3366:	ea 5a       	subi	r30, 0xAA	; 170
    3368:	ff 4f       	sbci	r31, 0xFF	; 255
    336a:	01 90       	ld	r0, Z+
    336c:	f0 81       	ld	r31, Z
    336e:	e0 2d       	mov	r30, r0
    3370:	93 81       	ldd	r25, Z+3	; 0x03
    3372:	69 2f       	mov	r22, r25
    3374:	40 e0       	ldi	r20, 0x00	; 0
    3376:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
			/*Group = Command*/
			DIO_ErrStateSetPortValue(lcd->Data_group,Local_Char);
    337a:	fe 01       	movw	r30, r28
    337c:	ea 5a       	subi	r30, 0xAA	; 170
    337e:	ff 4f       	sbci	r31, 0xFF	; 255
    3380:	01 90       	ld	r0, Z+
    3382:	f0 81       	ld	r31, Z
    3384:	e0 2d       	mov	r30, r0
    3386:	86 81       	ldd	r24, Z+6	; 0x06
    3388:	fe 01       	movw	r30, r28
    338a:	eb 5a       	subi	r30, 0xAB	; 171
    338c:	ff 4f       	sbci	r31, 0xFF	; 255
    338e:	60 81       	ld	r22, Z
    3390:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
			/*Enable*/
			DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_HIGH);
    3394:	fe 01       	movw	r30, r28
    3396:	ea 5a       	subi	r30, 0xAA	; 170
    3398:	ff 4f       	sbci	r31, 0xFF	; 255
    339a:	01 90       	ld	r0, Z+
    339c:	f0 81       	ld	r31, Z
    339e:	e0 2d       	mov	r30, r0
    33a0:	84 81       	ldd	r24, Z+4	; 0x04
    33a2:	fe 01       	movw	r30, r28
    33a4:	ea 5a       	subi	r30, 0xAA	; 170
    33a6:	ff 4f       	sbci	r31, 0xFF	; 255
    33a8:	01 90       	ld	r0, Z+
    33aa:	f0 81       	ld	r31, Z
    33ac:	e0 2d       	mov	r30, r0
    33ae:	95 81       	ldd	r25, Z+5	; 0x05
    33b0:	69 2f       	mov	r22, r25
    33b2:	41 e0       	ldi	r20, 0x01	; 1
    33b4:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    33b8:	80 e0       	ldi	r24, 0x00	; 0
    33ba:	90 e0       	ldi	r25, 0x00	; 0
    33bc:	a0 e8       	ldi	r26, 0x80	; 128
    33be:	bf e3       	ldi	r27, 0x3F	; 63
    33c0:	8d ab       	std	Y+53, r24	; 0x35
    33c2:	9e ab       	std	Y+54, r25	; 0x36
    33c4:	af ab       	std	Y+55, r26	; 0x37
    33c6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33c8:	6d a9       	ldd	r22, Y+53	; 0x35
    33ca:	7e a9       	ldd	r23, Y+54	; 0x36
    33cc:	8f a9       	ldd	r24, Y+55	; 0x37
    33ce:	98 ad       	ldd	r25, Y+56	; 0x38
    33d0:	20 e0       	ldi	r18, 0x00	; 0
    33d2:	30 e0       	ldi	r19, 0x00	; 0
    33d4:	4a ef       	ldi	r20, 0xFA	; 250
    33d6:	54 e4       	ldi	r21, 0x44	; 68
    33d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33dc:	dc 01       	movw	r26, r24
    33de:	cb 01       	movw	r24, r22
    33e0:	89 ab       	std	Y+49, r24	; 0x31
    33e2:	9a ab       	std	Y+50, r25	; 0x32
    33e4:	ab ab       	std	Y+51, r26	; 0x33
    33e6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    33e8:	69 a9       	ldd	r22, Y+49	; 0x31
    33ea:	7a a9       	ldd	r23, Y+50	; 0x32
    33ec:	8b a9       	ldd	r24, Y+51	; 0x33
    33ee:	9c a9       	ldd	r25, Y+52	; 0x34
    33f0:	20 e0       	ldi	r18, 0x00	; 0
    33f2:	30 e0       	ldi	r19, 0x00	; 0
    33f4:	40 e8       	ldi	r20, 0x80	; 128
    33f6:	5f e3       	ldi	r21, 0x3F	; 63
    33f8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    33fc:	88 23       	and	r24, r24
    33fe:	2c f4       	brge	.+10     	; 0x340a <LCD_VoidSendChar+0x4b0>
		__ticks = 1;
    3400:	81 e0       	ldi	r24, 0x01	; 1
    3402:	90 e0       	ldi	r25, 0x00	; 0
    3404:	98 ab       	std	Y+48, r25	; 0x30
    3406:	8f a7       	std	Y+47, r24	; 0x2f
    3408:	3f c0       	rjmp	.+126    	; 0x3488 <LCD_VoidSendChar+0x52e>
	else if (__tmp > 65535)
    340a:	69 a9       	ldd	r22, Y+49	; 0x31
    340c:	7a a9       	ldd	r23, Y+50	; 0x32
    340e:	8b a9       	ldd	r24, Y+51	; 0x33
    3410:	9c a9       	ldd	r25, Y+52	; 0x34
    3412:	20 e0       	ldi	r18, 0x00	; 0
    3414:	3f ef       	ldi	r19, 0xFF	; 255
    3416:	4f e7       	ldi	r20, 0x7F	; 127
    3418:	57 e4       	ldi	r21, 0x47	; 71
    341a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    341e:	18 16       	cp	r1, r24
    3420:	4c f5       	brge	.+82     	; 0x3474 <LCD_VoidSendChar+0x51a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3422:	6d a9       	ldd	r22, Y+53	; 0x35
    3424:	7e a9       	ldd	r23, Y+54	; 0x36
    3426:	8f a9       	ldd	r24, Y+55	; 0x37
    3428:	98 ad       	ldd	r25, Y+56	; 0x38
    342a:	20 e0       	ldi	r18, 0x00	; 0
    342c:	30 e0       	ldi	r19, 0x00	; 0
    342e:	40 e2       	ldi	r20, 0x20	; 32
    3430:	51 e4       	ldi	r21, 0x41	; 65
    3432:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3436:	dc 01       	movw	r26, r24
    3438:	cb 01       	movw	r24, r22
    343a:	bc 01       	movw	r22, r24
    343c:	cd 01       	movw	r24, r26
    343e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3442:	dc 01       	movw	r26, r24
    3444:	cb 01       	movw	r24, r22
    3446:	98 ab       	std	Y+48, r25	; 0x30
    3448:	8f a7       	std	Y+47, r24	; 0x2f
    344a:	0f c0       	rjmp	.+30     	; 0x346a <LCD_VoidSendChar+0x510>
    344c:	88 ec       	ldi	r24, 0xC8	; 200
    344e:	90 e0       	ldi	r25, 0x00	; 0
    3450:	9e a7       	std	Y+46, r25	; 0x2e
    3452:	8d a7       	std	Y+45, r24	; 0x2d
    3454:	8d a5       	ldd	r24, Y+45	; 0x2d
    3456:	9e a5       	ldd	r25, Y+46	; 0x2e
    3458:	01 97       	sbiw	r24, 0x01	; 1
    345a:	f1 f7       	brne	.-4      	; 0x3458 <LCD_VoidSendChar+0x4fe>
    345c:	9e a7       	std	Y+46, r25	; 0x2e
    345e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3460:	8f a5       	ldd	r24, Y+47	; 0x2f
    3462:	98 a9       	ldd	r25, Y+48	; 0x30
    3464:	01 97       	sbiw	r24, 0x01	; 1
    3466:	98 ab       	std	Y+48, r25	; 0x30
    3468:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    346a:	8f a5       	ldd	r24, Y+47	; 0x2f
    346c:	98 a9       	ldd	r25, Y+48	; 0x30
    346e:	00 97       	sbiw	r24, 0x00	; 0
    3470:	69 f7       	brne	.-38     	; 0x344c <LCD_VoidSendChar+0x4f2>
    3472:	14 c0       	rjmp	.+40     	; 0x349c <LCD_VoidSendChar+0x542>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3474:	69 a9       	ldd	r22, Y+49	; 0x31
    3476:	7a a9       	ldd	r23, Y+50	; 0x32
    3478:	8b a9       	ldd	r24, Y+51	; 0x33
    347a:	9c a9       	ldd	r25, Y+52	; 0x34
    347c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3480:	dc 01       	movw	r26, r24
    3482:	cb 01       	movw	r24, r22
    3484:	98 ab       	std	Y+48, r25	; 0x30
    3486:	8f a7       	std	Y+47, r24	; 0x2f
    3488:	8f a5       	ldd	r24, Y+47	; 0x2f
    348a:	98 a9       	ldd	r25, Y+48	; 0x30
    348c:	9c a7       	std	Y+44, r25	; 0x2c
    348e:	8b a7       	std	Y+43, r24	; 0x2b
    3490:	8b a5       	ldd	r24, Y+43	; 0x2b
    3492:	9c a5       	ldd	r25, Y+44	; 0x2c
    3494:	01 97       	sbiw	r24, 0x01	; 1
    3496:	f1 f7       	brne	.-4      	; 0x3494 <LCD_VoidSendChar+0x53a>
    3498:	9c a7       	std	Y+44, r25	; 0x2c
    349a:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(1);
			DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_LOW);
    349c:	fe 01       	movw	r30, r28
    349e:	ea 5a       	subi	r30, 0xAA	; 170
    34a0:	ff 4f       	sbci	r31, 0xFF	; 255
    34a2:	01 90       	ld	r0, Z+
    34a4:	f0 81       	ld	r31, Z
    34a6:	e0 2d       	mov	r30, r0
    34a8:	84 81       	ldd	r24, Z+4	; 0x04
    34aa:	fe 01       	movw	r30, r28
    34ac:	ea 5a       	subi	r30, 0xAA	; 170
    34ae:	ff 4f       	sbci	r31, 0xFF	; 255
    34b0:	01 90       	ld	r0, Z+
    34b2:	f0 81       	ld	r31, Z
    34b4:	e0 2d       	mov	r30, r0
    34b6:	95 81       	ldd	r25, Z+5	; 0x05
    34b8:	69 2f       	mov	r22, r25
    34ba:	40 e0       	ldi	r20, 0x00	; 0
    34bc:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    34c0:	80 e0       	ldi	r24, 0x00	; 0
    34c2:	90 e0       	ldi	r25, 0x00	; 0
    34c4:	a0 e8       	ldi	r26, 0x80	; 128
    34c6:	bf e3       	ldi	r27, 0x3F	; 63
    34c8:	8f a3       	std	Y+39, r24	; 0x27
    34ca:	98 a7       	std	Y+40, r25	; 0x28
    34cc:	a9 a7       	std	Y+41, r26	; 0x29
    34ce:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34d0:	6f a1       	ldd	r22, Y+39	; 0x27
    34d2:	78 a5       	ldd	r23, Y+40	; 0x28
    34d4:	89 a5       	ldd	r24, Y+41	; 0x29
    34d6:	9a a5       	ldd	r25, Y+42	; 0x2a
    34d8:	20 e0       	ldi	r18, 0x00	; 0
    34da:	30 e0       	ldi	r19, 0x00	; 0
    34dc:	4a ef       	ldi	r20, 0xFA	; 250
    34de:	54 e4       	ldi	r21, 0x44	; 68
    34e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34e4:	dc 01       	movw	r26, r24
    34e6:	cb 01       	movw	r24, r22
    34e8:	8b a3       	std	Y+35, r24	; 0x23
    34ea:	9c a3       	std	Y+36, r25	; 0x24
    34ec:	ad a3       	std	Y+37, r26	; 0x25
    34ee:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    34f0:	6b a1       	ldd	r22, Y+35	; 0x23
    34f2:	7c a1       	ldd	r23, Y+36	; 0x24
    34f4:	8d a1       	ldd	r24, Y+37	; 0x25
    34f6:	9e a1       	ldd	r25, Y+38	; 0x26
    34f8:	20 e0       	ldi	r18, 0x00	; 0
    34fa:	30 e0       	ldi	r19, 0x00	; 0
    34fc:	40 e8       	ldi	r20, 0x80	; 128
    34fe:	5f e3       	ldi	r21, 0x3F	; 63
    3500:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3504:	88 23       	and	r24, r24
    3506:	2c f4       	brge	.+10     	; 0x3512 <LCD_VoidSendChar+0x5b8>
		__ticks = 1;
    3508:	81 e0       	ldi	r24, 0x01	; 1
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	9a a3       	std	Y+34, r25	; 0x22
    350e:	89 a3       	std	Y+33, r24	; 0x21
    3510:	3f c0       	rjmp	.+126    	; 0x3590 <LCD_VoidSendChar+0x636>
	else if (__tmp > 65535)
    3512:	6b a1       	ldd	r22, Y+35	; 0x23
    3514:	7c a1       	ldd	r23, Y+36	; 0x24
    3516:	8d a1       	ldd	r24, Y+37	; 0x25
    3518:	9e a1       	ldd	r25, Y+38	; 0x26
    351a:	20 e0       	ldi	r18, 0x00	; 0
    351c:	3f ef       	ldi	r19, 0xFF	; 255
    351e:	4f e7       	ldi	r20, 0x7F	; 127
    3520:	57 e4       	ldi	r21, 0x47	; 71
    3522:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3526:	18 16       	cp	r1, r24
    3528:	4c f5       	brge	.+82     	; 0x357c <LCD_VoidSendChar+0x622>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    352a:	6f a1       	ldd	r22, Y+39	; 0x27
    352c:	78 a5       	ldd	r23, Y+40	; 0x28
    352e:	89 a5       	ldd	r24, Y+41	; 0x29
    3530:	9a a5       	ldd	r25, Y+42	; 0x2a
    3532:	20 e0       	ldi	r18, 0x00	; 0
    3534:	30 e0       	ldi	r19, 0x00	; 0
    3536:	40 e2       	ldi	r20, 0x20	; 32
    3538:	51 e4       	ldi	r21, 0x41	; 65
    353a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    353e:	dc 01       	movw	r26, r24
    3540:	cb 01       	movw	r24, r22
    3542:	bc 01       	movw	r22, r24
    3544:	cd 01       	movw	r24, r26
    3546:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    354a:	dc 01       	movw	r26, r24
    354c:	cb 01       	movw	r24, r22
    354e:	9a a3       	std	Y+34, r25	; 0x22
    3550:	89 a3       	std	Y+33, r24	; 0x21
    3552:	0f c0       	rjmp	.+30     	; 0x3572 <LCD_VoidSendChar+0x618>
    3554:	88 ec       	ldi	r24, 0xC8	; 200
    3556:	90 e0       	ldi	r25, 0x00	; 0
    3558:	98 a3       	std	Y+32, r25	; 0x20
    355a:	8f 8f       	std	Y+31, r24	; 0x1f
    355c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    355e:	98 a1       	ldd	r25, Y+32	; 0x20
    3560:	01 97       	sbiw	r24, 0x01	; 1
    3562:	f1 f7       	brne	.-4      	; 0x3560 <LCD_VoidSendChar+0x606>
    3564:	98 a3       	std	Y+32, r25	; 0x20
    3566:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3568:	89 a1       	ldd	r24, Y+33	; 0x21
    356a:	9a a1       	ldd	r25, Y+34	; 0x22
    356c:	01 97       	sbiw	r24, 0x01	; 1
    356e:	9a a3       	std	Y+34, r25	; 0x22
    3570:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3572:	89 a1       	ldd	r24, Y+33	; 0x21
    3574:	9a a1       	ldd	r25, Y+34	; 0x22
    3576:	00 97       	sbiw	r24, 0x00	; 0
    3578:	69 f7       	brne	.-38     	; 0x3554 <LCD_VoidSendChar+0x5fa>
    357a:	14 c0       	rjmp	.+40     	; 0x35a4 <LCD_VoidSendChar+0x64a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    357c:	6b a1       	ldd	r22, Y+35	; 0x23
    357e:	7c a1       	ldd	r23, Y+36	; 0x24
    3580:	8d a1       	ldd	r24, Y+37	; 0x25
    3582:	9e a1       	ldd	r25, Y+38	; 0x26
    3584:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3588:	dc 01       	movw	r26, r24
    358a:	cb 01       	movw	r24, r22
    358c:	9a a3       	std	Y+34, r25	; 0x22
    358e:	89 a3       	std	Y+33, r24	; 0x21
    3590:	89 a1       	ldd	r24, Y+33	; 0x21
    3592:	9a a1       	ldd	r25, Y+34	; 0x22
    3594:	9e 8f       	std	Y+30, r25	; 0x1e
    3596:	8d 8f       	std	Y+29, r24	; 0x1d
    3598:	8d 8d       	ldd	r24, Y+29	; 0x1d
    359a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    359c:	01 97       	sbiw	r24, 0x01	; 1
    359e:	f1 f7       	brne	.-4      	; 0x359c <LCD_VoidSendChar+0x642>
    35a0:	9e 8f       	std	Y+30, r25	; 0x1e
    35a2:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(1);
			SwitchingCounter++;
    35a4:	80 91 a4 01 	lds	r24, 0x01A4
    35a8:	8f 5f       	subi	r24, 0xFF	; 255
    35aa:	80 93 a4 01 	sts	0x01A4, r24
			SecondLineCounter++;
    35ae:	80 91 a3 01 	lds	r24, 0x01A3
    35b2:	8f 5f       	subi	r24, 0xFF	; 255
    35b4:	80 93 a3 01 	sts	0x01A3, r24
    35b8:	6f c1       	rjmp	.+734    	; 0x3898 <LCD_VoidSendChar+0x93e>
		}
		else{
			SwitchingCounter=0;
    35ba:	10 92 a4 01 	sts	0x01A4, r1
			FirstLineCounter=0;
    35be:	10 92 a2 01 	sts	0x01A2, r1
			SecondLineCounter=0;
    35c2:	10 92 a3 01 	sts	0x01A3, r1
    35c6:	68 c1       	rjmp	.+720    	; 0x3898 <LCD_VoidSendChar+0x93e>
			//LCD_VoidSendCommand(0x01,lcd);
		}
	}
	else if(Type->OneLine==YES&&Type->TwoLines==NO){
    35c8:	fe 01       	movw	r30, r28
    35ca:	e8 5a       	subi	r30, 0xA8	; 168
    35cc:	ff 4f       	sbci	r31, 0xFF	; 255
    35ce:	01 90       	ld	r0, Z+
    35d0:	f0 81       	ld	r31, Z
    35d2:	e0 2d       	mov	r30, r0
    35d4:	80 81       	ld	r24, Z
    35d6:	81 30       	cpi	r24, 0x01	; 1
    35d8:	09 f0       	breq	.+2      	; 0x35dc <LCD_VoidSendChar+0x682>
    35da:	5e c1       	rjmp	.+700    	; 0x3898 <LCD_VoidSendChar+0x93e>
    35dc:	fe 01       	movw	r30, r28
    35de:	e8 5a       	subi	r30, 0xA8	; 168
    35e0:	ff 4f       	sbci	r31, 0xFF	; 255
    35e2:	01 90       	ld	r0, Z+
    35e4:	f0 81       	ld	r31, Z
    35e6:	e0 2d       	mov	r30, r0
    35e8:	81 81       	ldd	r24, Z+1	; 0x01
    35ea:	88 23       	and	r24, r24
    35ec:	09 f0       	breq	.+2      	; 0x35f0 <LCD_VoidSendChar+0x696>
    35ee:	54 c1       	rjmp	.+680    	; 0x3898 <LCD_VoidSendChar+0x93e>
			if(SwitchingCounter<16&&Local_Char!='\0'){
    35f0:	80 91 a4 01 	lds	r24, 0x01A4
    35f4:	80 31       	cpi	r24, 0x10	; 16
    35f6:	08 f0       	brcs	.+2      	; 0x35fa <LCD_VoidSendChar+0x6a0>
    35f8:	4b c1       	rjmp	.+662    	; 0x3890 <LCD_VoidSendChar+0x936>
    35fa:	fe 01       	movw	r30, r28
    35fc:	eb 5a       	subi	r30, 0xAB	; 171
    35fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3600:	80 81       	ld	r24, Z
    3602:	88 23       	and	r24, r24
    3604:	09 f4       	brne	.+2      	; 0x3608 <LCD_VoidSendChar+0x6ae>
    3606:	44 c1       	rjmp	.+648    	; 0x3890 <LCD_VoidSendChar+0x936>
				//LCD_VoidGoToXY(0,0,lcd);
				/*RS->LOw*/
				DIO_ErrStateSetPinValue(lcd->RS_group,lcd->RS_pin,DIO_HIGH);
    3608:	fe 01       	movw	r30, r28
    360a:	ea 5a       	subi	r30, 0xAA	; 170
    360c:	ff 4f       	sbci	r31, 0xFF	; 255
    360e:	01 90       	ld	r0, Z+
    3610:	f0 81       	ld	r31, Z
    3612:	e0 2d       	mov	r30, r0
    3614:	80 81       	ld	r24, Z
    3616:	fe 01       	movw	r30, r28
    3618:	ea 5a       	subi	r30, 0xAA	; 170
    361a:	ff 4f       	sbci	r31, 0xFF	; 255
    361c:	01 90       	ld	r0, Z+
    361e:	f0 81       	ld	r31, Z
    3620:	e0 2d       	mov	r30, r0
    3622:	91 81       	ldd	r25, Z+1	; 0x01
    3624:	69 2f       	mov	r22, r25
    3626:	41 e0       	ldi	r20, 0x01	; 1
    3628:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
				/*RW-> LOW*/
				DIO_ErrStateSetPinValue(lcd->RW_group,lcd->RW_pin,DIO_LOW);
    362c:	fe 01       	movw	r30, r28
    362e:	ea 5a       	subi	r30, 0xAA	; 170
    3630:	ff 4f       	sbci	r31, 0xFF	; 255
    3632:	01 90       	ld	r0, Z+
    3634:	f0 81       	ld	r31, Z
    3636:	e0 2d       	mov	r30, r0
    3638:	82 81       	ldd	r24, Z+2	; 0x02
    363a:	fe 01       	movw	r30, r28
    363c:	ea 5a       	subi	r30, 0xAA	; 170
    363e:	ff 4f       	sbci	r31, 0xFF	; 255
    3640:	01 90       	ld	r0, Z+
    3642:	f0 81       	ld	r31, Z
    3644:	e0 2d       	mov	r30, r0
    3646:	93 81       	ldd	r25, Z+3	; 0x03
    3648:	69 2f       	mov	r22, r25
    364a:	40 e0       	ldi	r20, 0x00	; 0
    364c:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
				/*Group = Command*/
				DIO_ErrStateSetPortValue(lcd->Data_group,Local_Char);
    3650:	fe 01       	movw	r30, r28
    3652:	ea 5a       	subi	r30, 0xAA	; 170
    3654:	ff 4f       	sbci	r31, 0xFF	; 255
    3656:	01 90       	ld	r0, Z+
    3658:	f0 81       	ld	r31, Z
    365a:	e0 2d       	mov	r30, r0
    365c:	86 81       	ldd	r24, Z+6	; 0x06
    365e:	fe 01       	movw	r30, r28
    3660:	eb 5a       	subi	r30, 0xAB	; 171
    3662:	ff 4f       	sbci	r31, 0xFF	; 255
    3664:	60 81       	ld	r22, Z
    3666:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <DIO_ErrStateSetPortValue>
				/*Enable*/
				DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_HIGH);
    366a:	fe 01       	movw	r30, r28
    366c:	ea 5a       	subi	r30, 0xAA	; 170
    366e:	ff 4f       	sbci	r31, 0xFF	; 255
    3670:	01 90       	ld	r0, Z+
    3672:	f0 81       	ld	r31, Z
    3674:	e0 2d       	mov	r30, r0
    3676:	84 81       	ldd	r24, Z+4	; 0x04
    3678:	fe 01       	movw	r30, r28
    367a:	ea 5a       	subi	r30, 0xAA	; 170
    367c:	ff 4f       	sbci	r31, 0xFF	; 255
    367e:	01 90       	ld	r0, Z+
    3680:	f0 81       	ld	r31, Z
    3682:	e0 2d       	mov	r30, r0
    3684:	95 81       	ldd	r25, Z+5	; 0x05
    3686:	69 2f       	mov	r22, r25
    3688:	41 e0       	ldi	r20, 0x01	; 1
    368a:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    368e:	80 e0       	ldi	r24, 0x00	; 0
    3690:	90 e0       	ldi	r25, 0x00	; 0
    3692:	a0 e8       	ldi	r26, 0x80	; 128
    3694:	bf e3       	ldi	r27, 0x3F	; 63
    3696:	89 8f       	std	Y+25, r24	; 0x19
    3698:	9a 8f       	std	Y+26, r25	; 0x1a
    369a:	ab 8f       	std	Y+27, r26	; 0x1b
    369c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    369e:	69 8d       	ldd	r22, Y+25	; 0x19
    36a0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    36a2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    36a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    36a6:	20 e0       	ldi	r18, 0x00	; 0
    36a8:	30 e0       	ldi	r19, 0x00	; 0
    36aa:	4a ef       	ldi	r20, 0xFA	; 250
    36ac:	54 e4       	ldi	r21, 0x44	; 68
    36ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36b2:	dc 01       	movw	r26, r24
    36b4:	cb 01       	movw	r24, r22
    36b6:	8d 8b       	std	Y+21, r24	; 0x15
    36b8:	9e 8b       	std	Y+22, r25	; 0x16
    36ba:	af 8b       	std	Y+23, r26	; 0x17
    36bc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    36be:	6d 89       	ldd	r22, Y+21	; 0x15
    36c0:	7e 89       	ldd	r23, Y+22	; 0x16
    36c2:	8f 89       	ldd	r24, Y+23	; 0x17
    36c4:	98 8d       	ldd	r25, Y+24	; 0x18
    36c6:	20 e0       	ldi	r18, 0x00	; 0
    36c8:	30 e0       	ldi	r19, 0x00	; 0
    36ca:	40 e8       	ldi	r20, 0x80	; 128
    36cc:	5f e3       	ldi	r21, 0x3F	; 63
    36ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    36d2:	88 23       	and	r24, r24
    36d4:	2c f4       	brge	.+10     	; 0x36e0 <LCD_VoidSendChar+0x786>
		__ticks = 1;
    36d6:	81 e0       	ldi	r24, 0x01	; 1
    36d8:	90 e0       	ldi	r25, 0x00	; 0
    36da:	9c 8b       	std	Y+20, r25	; 0x14
    36dc:	8b 8b       	std	Y+19, r24	; 0x13
    36de:	3f c0       	rjmp	.+126    	; 0x375e <LCD_VoidSendChar+0x804>
	else if (__tmp > 65535)
    36e0:	6d 89       	ldd	r22, Y+21	; 0x15
    36e2:	7e 89       	ldd	r23, Y+22	; 0x16
    36e4:	8f 89       	ldd	r24, Y+23	; 0x17
    36e6:	98 8d       	ldd	r25, Y+24	; 0x18
    36e8:	20 e0       	ldi	r18, 0x00	; 0
    36ea:	3f ef       	ldi	r19, 0xFF	; 255
    36ec:	4f e7       	ldi	r20, 0x7F	; 127
    36ee:	57 e4       	ldi	r21, 0x47	; 71
    36f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    36f4:	18 16       	cp	r1, r24
    36f6:	4c f5       	brge	.+82     	; 0x374a <LCD_VoidSendChar+0x7f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36f8:	69 8d       	ldd	r22, Y+25	; 0x19
    36fa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    36fc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    36fe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3700:	20 e0       	ldi	r18, 0x00	; 0
    3702:	30 e0       	ldi	r19, 0x00	; 0
    3704:	40 e2       	ldi	r20, 0x20	; 32
    3706:	51 e4       	ldi	r21, 0x41	; 65
    3708:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    370c:	dc 01       	movw	r26, r24
    370e:	cb 01       	movw	r24, r22
    3710:	bc 01       	movw	r22, r24
    3712:	cd 01       	movw	r24, r26
    3714:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3718:	dc 01       	movw	r26, r24
    371a:	cb 01       	movw	r24, r22
    371c:	9c 8b       	std	Y+20, r25	; 0x14
    371e:	8b 8b       	std	Y+19, r24	; 0x13
    3720:	0f c0       	rjmp	.+30     	; 0x3740 <LCD_VoidSendChar+0x7e6>
    3722:	88 ec       	ldi	r24, 0xC8	; 200
    3724:	90 e0       	ldi	r25, 0x00	; 0
    3726:	9a 8b       	std	Y+18, r25	; 0x12
    3728:	89 8b       	std	Y+17, r24	; 0x11
    372a:	89 89       	ldd	r24, Y+17	; 0x11
    372c:	9a 89       	ldd	r25, Y+18	; 0x12
    372e:	01 97       	sbiw	r24, 0x01	; 1
    3730:	f1 f7       	brne	.-4      	; 0x372e <LCD_VoidSendChar+0x7d4>
    3732:	9a 8b       	std	Y+18, r25	; 0x12
    3734:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3736:	8b 89       	ldd	r24, Y+19	; 0x13
    3738:	9c 89       	ldd	r25, Y+20	; 0x14
    373a:	01 97       	sbiw	r24, 0x01	; 1
    373c:	9c 8b       	std	Y+20, r25	; 0x14
    373e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3740:	8b 89       	ldd	r24, Y+19	; 0x13
    3742:	9c 89       	ldd	r25, Y+20	; 0x14
    3744:	00 97       	sbiw	r24, 0x00	; 0
    3746:	69 f7       	brne	.-38     	; 0x3722 <LCD_VoidSendChar+0x7c8>
    3748:	14 c0       	rjmp	.+40     	; 0x3772 <LCD_VoidSendChar+0x818>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    374a:	6d 89       	ldd	r22, Y+21	; 0x15
    374c:	7e 89       	ldd	r23, Y+22	; 0x16
    374e:	8f 89       	ldd	r24, Y+23	; 0x17
    3750:	98 8d       	ldd	r25, Y+24	; 0x18
    3752:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3756:	dc 01       	movw	r26, r24
    3758:	cb 01       	movw	r24, r22
    375a:	9c 8b       	std	Y+20, r25	; 0x14
    375c:	8b 8b       	std	Y+19, r24	; 0x13
    375e:	8b 89       	ldd	r24, Y+19	; 0x13
    3760:	9c 89       	ldd	r25, Y+20	; 0x14
    3762:	98 8b       	std	Y+16, r25	; 0x10
    3764:	8f 87       	std	Y+15, r24	; 0x0f
    3766:	8f 85       	ldd	r24, Y+15	; 0x0f
    3768:	98 89       	ldd	r25, Y+16	; 0x10
    376a:	01 97       	sbiw	r24, 0x01	; 1
    376c:	f1 f7       	brne	.-4      	; 0x376a <LCD_VoidSendChar+0x810>
    376e:	98 8b       	std	Y+16, r25	; 0x10
    3770:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(1);
				DIO_ErrStateSetPinValue(lcd->E_group,lcd->E_pin,DIO_LOW);
    3772:	fe 01       	movw	r30, r28
    3774:	ea 5a       	subi	r30, 0xAA	; 170
    3776:	ff 4f       	sbci	r31, 0xFF	; 255
    3778:	01 90       	ld	r0, Z+
    377a:	f0 81       	ld	r31, Z
    377c:	e0 2d       	mov	r30, r0
    377e:	84 81       	ldd	r24, Z+4	; 0x04
    3780:	fe 01       	movw	r30, r28
    3782:	ea 5a       	subi	r30, 0xAA	; 170
    3784:	ff 4f       	sbci	r31, 0xFF	; 255
    3786:	01 90       	ld	r0, Z+
    3788:	f0 81       	ld	r31, Z
    378a:	e0 2d       	mov	r30, r0
    378c:	95 81       	ldd	r25, Z+5	; 0x05
    378e:	69 2f       	mov	r22, r25
    3790:	40 e0       	ldi	r20, 0x00	; 0
    3792:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
    3796:	80 e0       	ldi	r24, 0x00	; 0
    3798:	90 e0       	ldi	r25, 0x00	; 0
    379a:	a0 e8       	ldi	r26, 0x80	; 128
    379c:	bf e3       	ldi	r27, 0x3F	; 63
    379e:	8b 87       	std	Y+11, r24	; 0x0b
    37a0:	9c 87       	std	Y+12, r25	; 0x0c
    37a2:	ad 87       	std	Y+13, r26	; 0x0d
    37a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    37a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    37aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    37ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    37ae:	20 e0       	ldi	r18, 0x00	; 0
    37b0:	30 e0       	ldi	r19, 0x00	; 0
    37b2:	4a ef       	ldi	r20, 0xFA	; 250
    37b4:	54 e4       	ldi	r21, 0x44	; 68
    37b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37ba:	dc 01       	movw	r26, r24
    37bc:	cb 01       	movw	r24, r22
    37be:	8f 83       	std	Y+7, r24	; 0x07
    37c0:	98 87       	std	Y+8, r25	; 0x08
    37c2:	a9 87       	std	Y+9, r26	; 0x09
    37c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    37c6:	6f 81       	ldd	r22, Y+7	; 0x07
    37c8:	78 85       	ldd	r23, Y+8	; 0x08
    37ca:	89 85       	ldd	r24, Y+9	; 0x09
    37cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    37ce:	20 e0       	ldi	r18, 0x00	; 0
    37d0:	30 e0       	ldi	r19, 0x00	; 0
    37d2:	40 e8       	ldi	r20, 0x80	; 128
    37d4:	5f e3       	ldi	r21, 0x3F	; 63
    37d6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    37da:	88 23       	and	r24, r24
    37dc:	2c f4       	brge	.+10     	; 0x37e8 <LCD_VoidSendChar+0x88e>
		__ticks = 1;
    37de:	81 e0       	ldi	r24, 0x01	; 1
    37e0:	90 e0       	ldi	r25, 0x00	; 0
    37e2:	9e 83       	std	Y+6, r25	; 0x06
    37e4:	8d 83       	std	Y+5, r24	; 0x05
    37e6:	3f c0       	rjmp	.+126    	; 0x3866 <LCD_VoidSendChar+0x90c>
	else if (__tmp > 65535)
    37e8:	6f 81       	ldd	r22, Y+7	; 0x07
    37ea:	78 85       	ldd	r23, Y+8	; 0x08
    37ec:	89 85       	ldd	r24, Y+9	; 0x09
    37ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    37f0:	20 e0       	ldi	r18, 0x00	; 0
    37f2:	3f ef       	ldi	r19, 0xFF	; 255
    37f4:	4f e7       	ldi	r20, 0x7F	; 127
    37f6:	57 e4       	ldi	r21, 0x47	; 71
    37f8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    37fc:	18 16       	cp	r1, r24
    37fe:	4c f5       	brge	.+82     	; 0x3852 <LCD_VoidSendChar+0x8f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3800:	6b 85       	ldd	r22, Y+11	; 0x0b
    3802:	7c 85       	ldd	r23, Y+12	; 0x0c
    3804:	8d 85       	ldd	r24, Y+13	; 0x0d
    3806:	9e 85       	ldd	r25, Y+14	; 0x0e
    3808:	20 e0       	ldi	r18, 0x00	; 0
    380a:	30 e0       	ldi	r19, 0x00	; 0
    380c:	40 e2       	ldi	r20, 0x20	; 32
    380e:	51 e4       	ldi	r21, 0x41	; 65
    3810:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3814:	dc 01       	movw	r26, r24
    3816:	cb 01       	movw	r24, r22
    3818:	bc 01       	movw	r22, r24
    381a:	cd 01       	movw	r24, r26
    381c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3820:	dc 01       	movw	r26, r24
    3822:	cb 01       	movw	r24, r22
    3824:	9e 83       	std	Y+6, r25	; 0x06
    3826:	8d 83       	std	Y+5, r24	; 0x05
    3828:	0f c0       	rjmp	.+30     	; 0x3848 <LCD_VoidSendChar+0x8ee>
    382a:	88 ec       	ldi	r24, 0xC8	; 200
    382c:	90 e0       	ldi	r25, 0x00	; 0
    382e:	9c 83       	std	Y+4, r25	; 0x04
    3830:	8b 83       	std	Y+3, r24	; 0x03
    3832:	8b 81       	ldd	r24, Y+3	; 0x03
    3834:	9c 81       	ldd	r25, Y+4	; 0x04
    3836:	01 97       	sbiw	r24, 0x01	; 1
    3838:	f1 f7       	brne	.-4      	; 0x3836 <LCD_VoidSendChar+0x8dc>
    383a:	9c 83       	std	Y+4, r25	; 0x04
    383c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    383e:	8d 81       	ldd	r24, Y+5	; 0x05
    3840:	9e 81       	ldd	r25, Y+6	; 0x06
    3842:	01 97       	sbiw	r24, 0x01	; 1
    3844:	9e 83       	std	Y+6, r25	; 0x06
    3846:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3848:	8d 81       	ldd	r24, Y+5	; 0x05
    384a:	9e 81       	ldd	r25, Y+6	; 0x06
    384c:	00 97       	sbiw	r24, 0x00	; 0
    384e:	69 f7       	brne	.-38     	; 0x382a <LCD_VoidSendChar+0x8d0>
    3850:	14 c0       	rjmp	.+40     	; 0x387a <LCD_VoidSendChar+0x920>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3852:	6f 81       	ldd	r22, Y+7	; 0x07
    3854:	78 85       	ldd	r23, Y+8	; 0x08
    3856:	89 85       	ldd	r24, Y+9	; 0x09
    3858:	9a 85       	ldd	r25, Y+10	; 0x0a
    385a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    385e:	dc 01       	movw	r26, r24
    3860:	cb 01       	movw	r24, r22
    3862:	9e 83       	std	Y+6, r25	; 0x06
    3864:	8d 83       	std	Y+5, r24	; 0x05
    3866:	8d 81       	ldd	r24, Y+5	; 0x05
    3868:	9e 81       	ldd	r25, Y+6	; 0x06
    386a:	9a 83       	std	Y+2, r25	; 0x02
    386c:	89 83       	std	Y+1, r24	; 0x01
    386e:	89 81       	ldd	r24, Y+1	; 0x01
    3870:	9a 81       	ldd	r25, Y+2	; 0x02
    3872:	01 97       	sbiw	r24, 0x01	; 1
    3874:	f1 f7       	brne	.-4      	; 0x3872 <LCD_VoidSendChar+0x918>
    3876:	9a 83       	std	Y+2, r25	; 0x02
    3878:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(1);
				SwitchingCounter++;
    387a:	80 91 a4 01 	lds	r24, 0x01A4
    387e:	8f 5f       	subi	r24, 0xFF	; 255
    3880:	80 93 a4 01 	sts	0x01A4, r24
				FirstLineCounter++;
    3884:	80 91 a2 01 	lds	r24, 0x01A2
    3888:	8f 5f       	subi	r24, 0xFF	; 255
    388a:	80 93 a2 01 	sts	0x01A2, r24
    388e:	04 c0       	rjmp	.+8      	; 0x3898 <LCD_VoidSendChar+0x93e>
			}
			else{
				FirstLineCounter=0;
    3890:	10 92 a2 01 	sts	0x01A2, r1
				SwitchingCounter=0;
    3894:	10 92 a4 01 	sts	0x01A4, r1
				//LCD_VoidSendCommand(0x01,lcd);
			}
		}
	return 0;
    3898:	80 e0       	ldi	r24, 0x00	; 0

}
    389a:	c7 5a       	subi	r28, 0xA7	; 167
    389c:	df 4f       	sbci	r29, 0xFF	; 255
    389e:	0f b6       	in	r0, 0x3f	; 63
    38a0:	f8 94       	cli
    38a2:	de bf       	out	0x3e, r29	; 62
    38a4:	0f be       	out	0x3f, r0	; 63
    38a6:	cd bf       	out	0x3d, r28	; 61
    38a8:	cf 91       	pop	r28
    38aa:	df 91       	pop	r29
    38ac:	1f 91       	pop	r17
    38ae:	0f 91       	pop	r16
    38b0:	08 95       	ret

000038b2 <LCD_VoidInit>:
void LCD_VoidInit(LCD_Info *lcd){
    38b2:	df 93       	push	r29
    38b4:	cf 93       	push	r28
    38b6:	cd b7       	in	r28, 0x3d	; 61
    38b8:	de b7       	in	r29, 0x3e	; 62
    38ba:	ea 97       	sbiw	r28, 0x3a	; 58
    38bc:	0f b6       	in	r0, 0x3f	; 63
    38be:	f8 94       	cli
    38c0:	de bf       	out	0x3e, r29	; 62
    38c2:	0f be       	out	0x3f, r0	; 63
    38c4:	cd bf       	out	0x3d, r28	; 61
    38c6:	9a af       	std	Y+58, r25	; 0x3a
    38c8:	89 af       	std	Y+57, r24	; 0x39
	/*Set Directions*/
	DIO_ErrStateSetPinDirection(lcd->RS_group,lcd->RS_pin,DIO_OUT);
    38ca:	e9 ad       	ldd	r30, Y+57	; 0x39
    38cc:	fa ad       	ldd	r31, Y+58	; 0x3a
    38ce:	80 81       	ld	r24, Z
    38d0:	e9 ad       	ldd	r30, Y+57	; 0x39
    38d2:	fa ad       	ldd	r31, Y+58	; 0x3a
    38d4:	91 81       	ldd	r25, Z+1	; 0x01
    38d6:	69 2f       	mov	r22, r25
    38d8:	41 e0       	ldi	r20, 0x01	; 1
    38da:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetPinDirection(lcd->RW_group,lcd->RW_pin,DIO_OUT);
    38de:	e9 ad       	ldd	r30, Y+57	; 0x39
    38e0:	fa ad       	ldd	r31, Y+58	; 0x3a
    38e2:	82 81       	ldd	r24, Z+2	; 0x02
    38e4:	e9 ad       	ldd	r30, Y+57	; 0x39
    38e6:	fa ad       	ldd	r31, Y+58	; 0x3a
    38e8:	93 81       	ldd	r25, Z+3	; 0x03
    38ea:	69 2f       	mov	r22, r25
    38ec:	41 e0       	ldi	r20, 0x01	; 1
    38ee:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetPinDirection(lcd->E_group,lcd->E_pin,DIO_OUT);
    38f2:	e9 ad       	ldd	r30, Y+57	; 0x39
    38f4:	fa ad       	ldd	r31, Y+58	; 0x3a
    38f6:	84 81       	ldd	r24, Z+4	; 0x04
    38f8:	e9 ad       	ldd	r30, Y+57	; 0x39
    38fa:	fa ad       	ldd	r31, Y+58	; 0x3a
    38fc:	95 81       	ldd	r25, Z+5	; 0x05
    38fe:	69 2f       	mov	r22, r25
    3900:	41 e0       	ldi	r20, 0x01	; 1
    3902:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
	DIO_ErrStateSetGroupDirection(lcd->Data_group,0xFF);
    3906:	e9 ad       	ldd	r30, Y+57	; 0x39
    3908:	fa ad       	ldd	r31, Y+58	; 0x3a
    390a:	86 81       	ldd	r24, Z+6	; 0x06
    390c:	6f ef       	ldi	r22, 0xFF	; 255
    390e:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <DIO_ErrStateSetGroupDirection>
    3912:	80 e0       	ldi	r24, 0x00	; 0
    3914:	90 e0       	ldi	r25, 0x00	; 0
    3916:	a0 e2       	ldi	r26, 0x20	; 32
    3918:	b2 e4       	ldi	r27, 0x42	; 66
    391a:	8d ab       	std	Y+53, r24	; 0x35
    391c:	9e ab       	std	Y+54, r25	; 0x36
    391e:	af ab       	std	Y+55, r26	; 0x37
    3920:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3922:	6d a9       	ldd	r22, Y+53	; 0x35
    3924:	7e a9       	ldd	r23, Y+54	; 0x36
    3926:	8f a9       	ldd	r24, Y+55	; 0x37
    3928:	98 ad       	ldd	r25, Y+56	; 0x38
    392a:	20 e0       	ldi	r18, 0x00	; 0
    392c:	30 e0       	ldi	r19, 0x00	; 0
    392e:	4a ef       	ldi	r20, 0xFA	; 250
    3930:	54 e4       	ldi	r21, 0x44	; 68
    3932:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3936:	dc 01       	movw	r26, r24
    3938:	cb 01       	movw	r24, r22
    393a:	89 ab       	std	Y+49, r24	; 0x31
    393c:	9a ab       	std	Y+50, r25	; 0x32
    393e:	ab ab       	std	Y+51, r26	; 0x33
    3940:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3942:	69 a9       	ldd	r22, Y+49	; 0x31
    3944:	7a a9       	ldd	r23, Y+50	; 0x32
    3946:	8b a9       	ldd	r24, Y+51	; 0x33
    3948:	9c a9       	ldd	r25, Y+52	; 0x34
    394a:	20 e0       	ldi	r18, 0x00	; 0
    394c:	30 e0       	ldi	r19, 0x00	; 0
    394e:	40 e8       	ldi	r20, 0x80	; 128
    3950:	5f e3       	ldi	r21, 0x3F	; 63
    3952:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3956:	88 23       	and	r24, r24
    3958:	2c f4       	brge	.+10     	; 0x3964 <LCD_VoidInit+0xb2>
		__ticks = 1;
    395a:	81 e0       	ldi	r24, 0x01	; 1
    395c:	90 e0       	ldi	r25, 0x00	; 0
    395e:	98 ab       	std	Y+48, r25	; 0x30
    3960:	8f a7       	std	Y+47, r24	; 0x2f
    3962:	3f c0       	rjmp	.+126    	; 0x39e2 <LCD_VoidInit+0x130>
	else if (__tmp > 65535)
    3964:	69 a9       	ldd	r22, Y+49	; 0x31
    3966:	7a a9       	ldd	r23, Y+50	; 0x32
    3968:	8b a9       	ldd	r24, Y+51	; 0x33
    396a:	9c a9       	ldd	r25, Y+52	; 0x34
    396c:	20 e0       	ldi	r18, 0x00	; 0
    396e:	3f ef       	ldi	r19, 0xFF	; 255
    3970:	4f e7       	ldi	r20, 0x7F	; 127
    3972:	57 e4       	ldi	r21, 0x47	; 71
    3974:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3978:	18 16       	cp	r1, r24
    397a:	4c f5       	brge	.+82     	; 0x39ce <LCD_VoidInit+0x11c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    397c:	6d a9       	ldd	r22, Y+53	; 0x35
    397e:	7e a9       	ldd	r23, Y+54	; 0x36
    3980:	8f a9       	ldd	r24, Y+55	; 0x37
    3982:	98 ad       	ldd	r25, Y+56	; 0x38
    3984:	20 e0       	ldi	r18, 0x00	; 0
    3986:	30 e0       	ldi	r19, 0x00	; 0
    3988:	40 e2       	ldi	r20, 0x20	; 32
    398a:	51 e4       	ldi	r21, 0x41	; 65
    398c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3990:	dc 01       	movw	r26, r24
    3992:	cb 01       	movw	r24, r22
    3994:	bc 01       	movw	r22, r24
    3996:	cd 01       	movw	r24, r26
    3998:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    399c:	dc 01       	movw	r26, r24
    399e:	cb 01       	movw	r24, r22
    39a0:	98 ab       	std	Y+48, r25	; 0x30
    39a2:	8f a7       	std	Y+47, r24	; 0x2f
    39a4:	0f c0       	rjmp	.+30     	; 0x39c4 <LCD_VoidInit+0x112>
    39a6:	88 ec       	ldi	r24, 0xC8	; 200
    39a8:	90 e0       	ldi	r25, 0x00	; 0
    39aa:	9e a7       	std	Y+46, r25	; 0x2e
    39ac:	8d a7       	std	Y+45, r24	; 0x2d
    39ae:	8d a5       	ldd	r24, Y+45	; 0x2d
    39b0:	9e a5       	ldd	r25, Y+46	; 0x2e
    39b2:	01 97       	sbiw	r24, 0x01	; 1
    39b4:	f1 f7       	brne	.-4      	; 0x39b2 <LCD_VoidInit+0x100>
    39b6:	9e a7       	std	Y+46, r25	; 0x2e
    39b8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39ba:	8f a5       	ldd	r24, Y+47	; 0x2f
    39bc:	98 a9       	ldd	r25, Y+48	; 0x30
    39be:	01 97       	sbiw	r24, 0x01	; 1
    39c0:	98 ab       	std	Y+48, r25	; 0x30
    39c2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    39c6:	98 a9       	ldd	r25, Y+48	; 0x30
    39c8:	00 97       	sbiw	r24, 0x00	; 0
    39ca:	69 f7       	brne	.-38     	; 0x39a6 <LCD_VoidInit+0xf4>
    39cc:	14 c0       	rjmp	.+40     	; 0x39f6 <LCD_VoidInit+0x144>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39ce:	69 a9       	ldd	r22, Y+49	; 0x31
    39d0:	7a a9       	ldd	r23, Y+50	; 0x32
    39d2:	8b a9       	ldd	r24, Y+51	; 0x33
    39d4:	9c a9       	ldd	r25, Y+52	; 0x34
    39d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39da:	dc 01       	movw	r26, r24
    39dc:	cb 01       	movw	r24, r22
    39de:	98 ab       	std	Y+48, r25	; 0x30
    39e0:	8f a7       	std	Y+47, r24	; 0x2f
    39e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    39e4:	98 a9       	ldd	r25, Y+48	; 0x30
    39e6:	9c a7       	std	Y+44, r25	; 0x2c
    39e8:	8b a7       	std	Y+43, r24	; 0x2b
    39ea:	8b a5       	ldd	r24, Y+43	; 0x2b
    39ec:	9c a5       	ldd	r25, Y+44	; 0x2c
    39ee:	01 97       	sbiw	r24, 0x01	; 1
    39f0:	f1 f7       	brne	.-4      	; 0x39ee <LCD_VoidInit+0x13c>
    39f2:	9c a7       	std	Y+44, r25	; 0x2c
    39f4:	8b a7       	std	Y+43, r24	; 0x2b
	/*Wait more than 30 ms*/
	_delay_ms(40);
	/*Sent function set*/
	LCD_VoidSendCommand(LCD_Set8Bit2Line5x8,lcd);
    39f6:	29 ad       	ldd	r18, Y+57	; 0x39
    39f8:	3a ad       	ldd	r19, Y+58	; 0x3a
    39fa:	88 e3       	ldi	r24, 0x38	; 56
    39fc:	b9 01       	movw	r22, r18
    39fe:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <LCD_VoidSendCommand>
    3a02:	80 e0       	ldi	r24, 0x00	; 0
    3a04:	90 e0       	ldi	r25, 0x00	; 0
    3a06:	a0 e8       	ldi	r26, 0x80	; 128
    3a08:	bf e3       	ldi	r27, 0x3F	; 63
    3a0a:	8f a3       	std	Y+39, r24	; 0x27
    3a0c:	98 a7       	std	Y+40, r25	; 0x28
    3a0e:	a9 a7       	std	Y+41, r26	; 0x29
    3a10:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a12:	6f a1       	ldd	r22, Y+39	; 0x27
    3a14:	78 a5       	ldd	r23, Y+40	; 0x28
    3a16:	89 a5       	ldd	r24, Y+41	; 0x29
    3a18:	9a a5       	ldd	r25, Y+42	; 0x2a
    3a1a:	20 e0       	ldi	r18, 0x00	; 0
    3a1c:	30 e0       	ldi	r19, 0x00	; 0
    3a1e:	4a ef       	ldi	r20, 0xFA	; 250
    3a20:	54 e4       	ldi	r21, 0x44	; 68
    3a22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a26:	dc 01       	movw	r26, r24
    3a28:	cb 01       	movw	r24, r22
    3a2a:	8b a3       	std	Y+35, r24	; 0x23
    3a2c:	9c a3       	std	Y+36, r25	; 0x24
    3a2e:	ad a3       	std	Y+37, r26	; 0x25
    3a30:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3a32:	6b a1       	ldd	r22, Y+35	; 0x23
    3a34:	7c a1       	ldd	r23, Y+36	; 0x24
    3a36:	8d a1       	ldd	r24, Y+37	; 0x25
    3a38:	9e a1       	ldd	r25, Y+38	; 0x26
    3a3a:	20 e0       	ldi	r18, 0x00	; 0
    3a3c:	30 e0       	ldi	r19, 0x00	; 0
    3a3e:	40 e8       	ldi	r20, 0x80	; 128
    3a40:	5f e3       	ldi	r21, 0x3F	; 63
    3a42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a46:	88 23       	and	r24, r24
    3a48:	2c f4       	brge	.+10     	; 0x3a54 <LCD_VoidInit+0x1a2>
		__ticks = 1;
    3a4a:	81 e0       	ldi	r24, 0x01	; 1
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	9a a3       	std	Y+34, r25	; 0x22
    3a50:	89 a3       	std	Y+33, r24	; 0x21
    3a52:	3f c0       	rjmp	.+126    	; 0x3ad2 <LCD_VoidInit+0x220>
	else if (__tmp > 65535)
    3a54:	6b a1       	ldd	r22, Y+35	; 0x23
    3a56:	7c a1       	ldd	r23, Y+36	; 0x24
    3a58:	8d a1       	ldd	r24, Y+37	; 0x25
    3a5a:	9e a1       	ldd	r25, Y+38	; 0x26
    3a5c:	20 e0       	ldi	r18, 0x00	; 0
    3a5e:	3f ef       	ldi	r19, 0xFF	; 255
    3a60:	4f e7       	ldi	r20, 0x7F	; 127
    3a62:	57 e4       	ldi	r21, 0x47	; 71
    3a64:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3a68:	18 16       	cp	r1, r24
    3a6a:	4c f5       	brge	.+82     	; 0x3abe <LCD_VoidInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a6c:	6f a1       	ldd	r22, Y+39	; 0x27
    3a6e:	78 a5       	ldd	r23, Y+40	; 0x28
    3a70:	89 a5       	ldd	r24, Y+41	; 0x29
    3a72:	9a a5       	ldd	r25, Y+42	; 0x2a
    3a74:	20 e0       	ldi	r18, 0x00	; 0
    3a76:	30 e0       	ldi	r19, 0x00	; 0
    3a78:	40 e2       	ldi	r20, 0x20	; 32
    3a7a:	51 e4       	ldi	r21, 0x41	; 65
    3a7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a80:	dc 01       	movw	r26, r24
    3a82:	cb 01       	movw	r24, r22
    3a84:	bc 01       	movw	r22, r24
    3a86:	cd 01       	movw	r24, r26
    3a88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a8c:	dc 01       	movw	r26, r24
    3a8e:	cb 01       	movw	r24, r22
    3a90:	9a a3       	std	Y+34, r25	; 0x22
    3a92:	89 a3       	std	Y+33, r24	; 0x21
    3a94:	0f c0       	rjmp	.+30     	; 0x3ab4 <LCD_VoidInit+0x202>
    3a96:	88 ec       	ldi	r24, 0xC8	; 200
    3a98:	90 e0       	ldi	r25, 0x00	; 0
    3a9a:	98 a3       	std	Y+32, r25	; 0x20
    3a9c:	8f 8f       	std	Y+31, r24	; 0x1f
    3a9e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3aa0:	98 a1       	ldd	r25, Y+32	; 0x20
    3aa2:	01 97       	sbiw	r24, 0x01	; 1
    3aa4:	f1 f7       	brne	.-4      	; 0x3aa2 <LCD_VoidInit+0x1f0>
    3aa6:	98 a3       	std	Y+32, r25	; 0x20
    3aa8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3aaa:	89 a1       	ldd	r24, Y+33	; 0x21
    3aac:	9a a1       	ldd	r25, Y+34	; 0x22
    3aae:	01 97       	sbiw	r24, 0x01	; 1
    3ab0:	9a a3       	std	Y+34, r25	; 0x22
    3ab2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ab4:	89 a1       	ldd	r24, Y+33	; 0x21
    3ab6:	9a a1       	ldd	r25, Y+34	; 0x22
    3ab8:	00 97       	sbiw	r24, 0x00	; 0
    3aba:	69 f7       	brne	.-38     	; 0x3a96 <LCD_VoidInit+0x1e4>
    3abc:	14 c0       	rjmp	.+40     	; 0x3ae6 <LCD_VoidInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3abe:	6b a1       	ldd	r22, Y+35	; 0x23
    3ac0:	7c a1       	ldd	r23, Y+36	; 0x24
    3ac2:	8d a1       	ldd	r24, Y+37	; 0x25
    3ac4:	9e a1       	ldd	r25, Y+38	; 0x26
    3ac6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3aca:	dc 01       	movw	r26, r24
    3acc:	cb 01       	movw	r24, r22
    3ace:	9a a3       	std	Y+34, r25	; 0x22
    3ad0:	89 a3       	std	Y+33, r24	; 0x21
    3ad2:	89 a1       	ldd	r24, Y+33	; 0x21
    3ad4:	9a a1       	ldd	r25, Y+34	; 0x22
    3ad6:	9e 8f       	std	Y+30, r25	; 0x1e
    3ad8:	8d 8f       	std	Y+29, r24	; 0x1d
    3ada:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3adc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3ade:	01 97       	sbiw	r24, 0x01	; 1
    3ae0:	f1 f7       	brne	.-4      	; 0x3ade <LCD_VoidInit+0x22c>
    3ae2:	9e 8f       	std	Y+30, r25	; 0x1e
    3ae4:	8d 8f       	std	Y+29, r24	; 0x1d
	/*WAIT 39us*/
	_delay_ms(1);
	LCD_VoidSendCommand(LCD_CursorON,lcd);
    3ae6:	29 ad       	ldd	r18, Y+57	; 0x39
    3ae8:	3a ad       	ldd	r19, Y+58	; 0x3a
    3aea:	8e e0       	ldi	r24, 0x0E	; 14
    3aec:	b9 01       	movw	r22, r18
    3aee:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <LCD_VoidSendCommand>
    3af2:	80 e0       	ldi	r24, 0x00	; 0
    3af4:	90 e0       	ldi	r25, 0x00	; 0
    3af6:	a0 e8       	ldi	r26, 0x80	; 128
    3af8:	bf e3       	ldi	r27, 0x3F	; 63
    3afa:	89 8f       	std	Y+25, r24	; 0x19
    3afc:	9a 8f       	std	Y+26, r25	; 0x1a
    3afe:	ab 8f       	std	Y+27, r26	; 0x1b
    3b00:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b02:	69 8d       	ldd	r22, Y+25	; 0x19
    3b04:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3b06:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3b08:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3b0a:	20 e0       	ldi	r18, 0x00	; 0
    3b0c:	30 e0       	ldi	r19, 0x00	; 0
    3b0e:	4a ef       	ldi	r20, 0xFA	; 250
    3b10:	54 e4       	ldi	r21, 0x44	; 68
    3b12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b16:	dc 01       	movw	r26, r24
    3b18:	cb 01       	movw	r24, r22
    3b1a:	8d 8b       	std	Y+21, r24	; 0x15
    3b1c:	9e 8b       	std	Y+22, r25	; 0x16
    3b1e:	af 8b       	std	Y+23, r26	; 0x17
    3b20:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3b22:	6d 89       	ldd	r22, Y+21	; 0x15
    3b24:	7e 89       	ldd	r23, Y+22	; 0x16
    3b26:	8f 89       	ldd	r24, Y+23	; 0x17
    3b28:	98 8d       	ldd	r25, Y+24	; 0x18
    3b2a:	20 e0       	ldi	r18, 0x00	; 0
    3b2c:	30 e0       	ldi	r19, 0x00	; 0
    3b2e:	40 e8       	ldi	r20, 0x80	; 128
    3b30:	5f e3       	ldi	r21, 0x3F	; 63
    3b32:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3b36:	88 23       	and	r24, r24
    3b38:	2c f4       	brge	.+10     	; 0x3b44 <LCD_VoidInit+0x292>
		__ticks = 1;
    3b3a:	81 e0       	ldi	r24, 0x01	; 1
    3b3c:	90 e0       	ldi	r25, 0x00	; 0
    3b3e:	9c 8b       	std	Y+20, r25	; 0x14
    3b40:	8b 8b       	std	Y+19, r24	; 0x13
    3b42:	3f c0       	rjmp	.+126    	; 0x3bc2 <LCD_VoidInit+0x310>
	else if (__tmp > 65535)
    3b44:	6d 89       	ldd	r22, Y+21	; 0x15
    3b46:	7e 89       	ldd	r23, Y+22	; 0x16
    3b48:	8f 89       	ldd	r24, Y+23	; 0x17
    3b4a:	98 8d       	ldd	r25, Y+24	; 0x18
    3b4c:	20 e0       	ldi	r18, 0x00	; 0
    3b4e:	3f ef       	ldi	r19, 0xFF	; 255
    3b50:	4f e7       	ldi	r20, 0x7F	; 127
    3b52:	57 e4       	ldi	r21, 0x47	; 71
    3b54:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3b58:	18 16       	cp	r1, r24
    3b5a:	4c f5       	brge	.+82     	; 0x3bae <LCD_VoidInit+0x2fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b5c:	69 8d       	ldd	r22, Y+25	; 0x19
    3b5e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3b60:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3b62:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3b64:	20 e0       	ldi	r18, 0x00	; 0
    3b66:	30 e0       	ldi	r19, 0x00	; 0
    3b68:	40 e2       	ldi	r20, 0x20	; 32
    3b6a:	51 e4       	ldi	r21, 0x41	; 65
    3b6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b70:	dc 01       	movw	r26, r24
    3b72:	cb 01       	movw	r24, r22
    3b74:	bc 01       	movw	r22, r24
    3b76:	cd 01       	movw	r24, r26
    3b78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b7c:	dc 01       	movw	r26, r24
    3b7e:	cb 01       	movw	r24, r22
    3b80:	9c 8b       	std	Y+20, r25	; 0x14
    3b82:	8b 8b       	std	Y+19, r24	; 0x13
    3b84:	0f c0       	rjmp	.+30     	; 0x3ba4 <LCD_VoidInit+0x2f2>
    3b86:	88 ec       	ldi	r24, 0xC8	; 200
    3b88:	90 e0       	ldi	r25, 0x00	; 0
    3b8a:	9a 8b       	std	Y+18, r25	; 0x12
    3b8c:	89 8b       	std	Y+17, r24	; 0x11
    3b8e:	89 89       	ldd	r24, Y+17	; 0x11
    3b90:	9a 89       	ldd	r25, Y+18	; 0x12
    3b92:	01 97       	sbiw	r24, 0x01	; 1
    3b94:	f1 f7       	brne	.-4      	; 0x3b92 <LCD_VoidInit+0x2e0>
    3b96:	9a 8b       	std	Y+18, r25	; 0x12
    3b98:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b9a:	8b 89       	ldd	r24, Y+19	; 0x13
    3b9c:	9c 89       	ldd	r25, Y+20	; 0x14
    3b9e:	01 97       	sbiw	r24, 0x01	; 1
    3ba0:	9c 8b       	std	Y+20, r25	; 0x14
    3ba2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ba4:	8b 89       	ldd	r24, Y+19	; 0x13
    3ba6:	9c 89       	ldd	r25, Y+20	; 0x14
    3ba8:	00 97       	sbiw	r24, 0x00	; 0
    3baa:	69 f7       	brne	.-38     	; 0x3b86 <LCD_VoidInit+0x2d4>
    3bac:	14 c0       	rjmp	.+40     	; 0x3bd6 <LCD_VoidInit+0x324>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3bae:	6d 89       	ldd	r22, Y+21	; 0x15
    3bb0:	7e 89       	ldd	r23, Y+22	; 0x16
    3bb2:	8f 89       	ldd	r24, Y+23	; 0x17
    3bb4:	98 8d       	ldd	r25, Y+24	; 0x18
    3bb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3bba:	dc 01       	movw	r26, r24
    3bbc:	cb 01       	movw	r24, r22
    3bbe:	9c 8b       	std	Y+20, r25	; 0x14
    3bc0:	8b 8b       	std	Y+19, r24	; 0x13
    3bc2:	8b 89       	ldd	r24, Y+19	; 0x13
    3bc4:	9c 89       	ldd	r25, Y+20	; 0x14
    3bc6:	98 8b       	std	Y+16, r25	; 0x10
    3bc8:	8f 87       	std	Y+15, r24	; 0x0f
    3bca:	8f 85       	ldd	r24, Y+15	; 0x0f
    3bcc:	98 89       	ldd	r25, Y+16	; 0x10
    3bce:	01 97       	sbiw	r24, 0x01	; 1
    3bd0:	f1 f7       	brne	.-4      	; 0x3bce <LCD_VoidInit+0x31c>
    3bd2:	98 8b       	std	Y+16, r25	; 0x10
    3bd4:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	/*LCD Clear Display*/
	LCD_VoidSendCommand(LCD_ClearDisplay,lcd);
    3bd6:	29 ad       	ldd	r18, Y+57	; 0x39
    3bd8:	3a ad       	ldd	r19, Y+58	; 0x3a
    3bda:	81 e0       	ldi	r24, 0x01	; 1
    3bdc:	b9 01       	movw	r22, r18
    3bde:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <LCD_VoidSendCommand>
    3be2:	80 e0       	ldi	r24, 0x00	; 0
    3be4:	90 e0       	ldi	r25, 0x00	; 0
    3be6:	a0 e8       	ldi	r26, 0x80	; 128
    3be8:	bf e3       	ldi	r27, 0x3F	; 63
    3bea:	8b 87       	std	Y+11, r24	; 0x0b
    3bec:	9c 87       	std	Y+12, r25	; 0x0c
    3bee:	ad 87       	std	Y+13, r26	; 0x0d
    3bf0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bf2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bf4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3bf6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bf8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bfa:	20 e0       	ldi	r18, 0x00	; 0
    3bfc:	30 e0       	ldi	r19, 0x00	; 0
    3bfe:	4a ef       	ldi	r20, 0xFA	; 250
    3c00:	54 e4       	ldi	r21, 0x44	; 68
    3c02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c06:	dc 01       	movw	r26, r24
    3c08:	cb 01       	movw	r24, r22
    3c0a:	8f 83       	std	Y+7, r24	; 0x07
    3c0c:	98 87       	std	Y+8, r25	; 0x08
    3c0e:	a9 87       	std	Y+9, r26	; 0x09
    3c10:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c12:	6f 81       	ldd	r22, Y+7	; 0x07
    3c14:	78 85       	ldd	r23, Y+8	; 0x08
    3c16:	89 85       	ldd	r24, Y+9	; 0x09
    3c18:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c1a:	20 e0       	ldi	r18, 0x00	; 0
    3c1c:	30 e0       	ldi	r19, 0x00	; 0
    3c1e:	40 e8       	ldi	r20, 0x80	; 128
    3c20:	5f e3       	ldi	r21, 0x3F	; 63
    3c22:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c26:	88 23       	and	r24, r24
    3c28:	2c f4       	brge	.+10     	; 0x3c34 <LCD_VoidInit+0x382>
		__ticks = 1;
    3c2a:	81 e0       	ldi	r24, 0x01	; 1
    3c2c:	90 e0       	ldi	r25, 0x00	; 0
    3c2e:	9e 83       	std	Y+6, r25	; 0x06
    3c30:	8d 83       	std	Y+5, r24	; 0x05
    3c32:	3f c0       	rjmp	.+126    	; 0x3cb2 <LCD_VoidInit+0x400>
	else if (__tmp > 65535)
    3c34:	6f 81       	ldd	r22, Y+7	; 0x07
    3c36:	78 85       	ldd	r23, Y+8	; 0x08
    3c38:	89 85       	ldd	r24, Y+9	; 0x09
    3c3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c3c:	20 e0       	ldi	r18, 0x00	; 0
    3c3e:	3f ef       	ldi	r19, 0xFF	; 255
    3c40:	4f e7       	ldi	r20, 0x7F	; 127
    3c42:	57 e4       	ldi	r21, 0x47	; 71
    3c44:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c48:	18 16       	cp	r1, r24
    3c4a:	4c f5       	brge	.+82     	; 0x3c9e <LCD_VoidInit+0x3ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c4c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c4e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c50:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c52:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c54:	20 e0       	ldi	r18, 0x00	; 0
    3c56:	30 e0       	ldi	r19, 0x00	; 0
    3c58:	40 e2       	ldi	r20, 0x20	; 32
    3c5a:	51 e4       	ldi	r21, 0x41	; 65
    3c5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c60:	dc 01       	movw	r26, r24
    3c62:	cb 01       	movw	r24, r22
    3c64:	bc 01       	movw	r22, r24
    3c66:	cd 01       	movw	r24, r26
    3c68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c6c:	dc 01       	movw	r26, r24
    3c6e:	cb 01       	movw	r24, r22
    3c70:	9e 83       	std	Y+6, r25	; 0x06
    3c72:	8d 83       	std	Y+5, r24	; 0x05
    3c74:	0f c0       	rjmp	.+30     	; 0x3c94 <LCD_VoidInit+0x3e2>
    3c76:	88 ec       	ldi	r24, 0xC8	; 200
    3c78:	90 e0       	ldi	r25, 0x00	; 0
    3c7a:	9c 83       	std	Y+4, r25	; 0x04
    3c7c:	8b 83       	std	Y+3, r24	; 0x03
    3c7e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c80:	9c 81       	ldd	r25, Y+4	; 0x04
    3c82:	01 97       	sbiw	r24, 0x01	; 1
    3c84:	f1 f7       	brne	.-4      	; 0x3c82 <LCD_VoidInit+0x3d0>
    3c86:	9c 83       	std	Y+4, r25	; 0x04
    3c88:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c8a:	8d 81       	ldd	r24, Y+5	; 0x05
    3c8c:	9e 81       	ldd	r25, Y+6	; 0x06
    3c8e:	01 97       	sbiw	r24, 0x01	; 1
    3c90:	9e 83       	std	Y+6, r25	; 0x06
    3c92:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c94:	8d 81       	ldd	r24, Y+5	; 0x05
    3c96:	9e 81       	ldd	r25, Y+6	; 0x06
    3c98:	00 97       	sbiw	r24, 0x00	; 0
    3c9a:	69 f7       	brne	.-38     	; 0x3c76 <LCD_VoidInit+0x3c4>
    3c9c:	14 c0       	rjmp	.+40     	; 0x3cc6 <LCD_VoidInit+0x414>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c9e:	6f 81       	ldd	r22, Y+7	; 0x07
    3ca0:	78 85       	ldd	r23, Y+8	; 0x08
    3ca2:	89 85       	ldd	r24, Y+9	; 0x09
    3ca4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ca6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3caa:	dc 01       	movw	r26, r24
    3cac:	cb 01       	movw	r24, r22
    3cae:	9e 83       	std	Y+6, r25	; 0x06
    3cb0:	8d 83       	std	Y+5, r24	; 0x05
    3cb2:	8d 81       	ldd	r24, Y+5	; 0x05
    3cb4:	9e 81       	ldd	r25, Y+6	; 0x06
    3cb6:	9a 83       	std	Y+2, r25	; 0x02
    3cb8:	89 83       	std	Y+1, r24	; 0x01
    3cba:	89 81       	ldd	r24, Y+1	; 0x01
    3cbc:	9a 81       	ldd	r25, Y+2	; 0x02
    3cbe:	01 97       	sbiw	r24, 0x01	; 1
    3cc0:	f1 f7       	brne	.-4      	; 0x3cbe <LCD_VoidInit+0x40c>
    3cc2:	9a 83       	std	Y+2, r25	; 0x02
    3cc4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    3cc6:	ea 96       	adiw	r28, 0x3a	; 58
    3cc8:	0f b6       	in	r0, 0x3f	; 63
    3cca:	f8 94       	cli
    3ccc:	de bf       	out	0x3e, r29	; 62
    3cce:	0f be       	out	0x3f, r0	; 63
    3cd0:	cd bf       	out	0x3d, r28	; 61
    3cd2:	cf 91       	pop	r28
    3cd4:	df 91       	pop	r29
    3cd6:	08 95       	ret

00003cd8 <LCD_VoidSendString>:

void LCD_VoidSendString(u8 *Address_String,LCD_Info *lcd,LCD_Line_Info *Type){
    3cd8:	df 93       	push	r29
    3cda:	cf 93       	push	r28
    3cdc:	00 d0       	rcall	.+0      	; 0x3cde <LCD_VoidSendString+0x6>
    3cde:	00 d0       	rcall	.+0      	; 0x3ce0 <LCD_VoidSendString+0x8>
    3ce0:	00 d0       	rcall	.+0      	; 0x3ce2 <LCD_VoidSendString+0xa>
    3ce2:	cd b7       	in	r28, 0x3d	; 61
    3ce4:	de b7       	in	r29, 0x3e	; 62
    3ce6:	9a 83       	std	Y+2, r25	; 0x02
    3ce8:	89 83       	std	Y+1, r24	; 0x01
    3cea:	7c 83       	std	Y+4, r23	; 0x04
    3cec:	6b 83       	std	Y+3, r22	; 0x03
    3cee:	5e 83       	std	Y+6, r21	; 0x06
    3cf0:	4d 83       	std	Y+5, r20	; 0x05
    3cf2:	0f c0       	rjmp	.+30     	; 0x3d12 <LCD_VoidSendString+0x3a>

	while (*Address_String != '\0') {
		// Send the current character to the LCD
		LCD_VoidSendChar(*Address_String, lcd,Type);
    3cf4:	e9 81       	ldd	r30, Y+1	; 0x01
    3cf6:	fa 81       	ldd	r31, Y+2	; 0x02
    3cf8:	80 81       	ld	r24, Z
    3cfa:	2b 81       	ldd	r18, Y+3	; 0x03
    3cfc:	3c 81       	ldd	r19, Y+4	; 0x04
    3cfe:	4d 81       	ldd	r20, Y+5	; 0x05
    3d00:	5e 81       	ldd	r21, Y+6	; 0x06
    3d02:	b9 01       	movw	r22, r18
    3d04:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <LCD_VoidSendChar>
		Address_String++; // Move to the next character
    3d08:	89 81       	ldd	r24, Y+1	; 0x01
    3d0a:	9a 81       	ldd	r25, Y+2	; 0x02
    3d0c:	01 96       	adiw	r24, 0x01	; 1
    3d0e:	9a 83       	std	Y+2, r25	; 0x02
    3d10:	89 83       	std	Y+1, r24	; 0x01

}

void LCD_VoidSendString(u8 *Address_String,LCD_Info *lcd,LCD_Line_Info *Type){

	while (*Address_String != '\0') {
    3d12:	e9 81       	ldd	r30, Y+1	; 0x01
    3d14:	fa 81       	ldd	r31, Y+2	; 0x02
    3d16:	80 81       	ld	r24, Z
    3d18:	88 23       	and	r24, r24
    3d1a:	61 f7       	brne	.-40     	; 0x3cf4 <LCD_VoidSendString+0x1c>
		// Send the current character to the LCD
		LCD_VoidSendChar(*Address_String, lcd,Type);
		Address_String++; // Move to the next character
	}
}
    3d1c:	26 96       	adiw	r28, 0x06	; 6
    3d1e:	0f b6       	in	r0, 0x3f	; 63
    3d20:	f8 94       	cli
    3d22:	de bf       	out	0x3e, r29	; 62
    3d24:	0f be       	out	0x3f, r0	; 63
    3d26:	cd bf       	out	0x3d, r28	; 61
    3d28:	cf 91       	pop	r28
    3d2a:	df 91       	pop	r29
    3d2c:	08 95       	ret

00003d2e <LCD_VoidGoToXY>:
void LCD_VoidGoToXY(u8 Local_XPosition,u8 Local_YPosition, LCD_Info *lcd) {
    3d2e:	df 93       	push	r29
    3d30:	cf 93       	push	r28
    3d32:	00 d0       	rcall	.+0      	; 0x3d34 <LCD_VoidGoToXY+0x6>
    3d34:	00 d0       	rcall	.+0      	; 0x3d36 <LCD_VoidGoToXY+0x8>
    3d36:	0f 92       	push	r0
    3d38:	cd b7       	in	r28, 0x3d	; 61
    3d3a:	de b7       	in	r29, 0x3e	; 62
    3d3c:	8a 83       	std	Y+2, r24	; 0x02
    3d3e:	6b 83       	std	Y+3, r22	; 0x03
    3d40:	5d 83       	std	Y+5, r21	; 0x05
    3d42:	4c 83       	std	Y+4, r20	; 0x04
	u8 Address = 0;
    3d44:	19 82       	std	Y+1, r1	; 0x01
	/* Calculate the DDRAM address based on the row and column */
	if(Local_YPosition == 0) {
    3d46:	8b 81       	ldd	r24, Y+3	; 0x03
    3d48:	88 23       	and	r24, r24
    3d4a:	19 f4       	brne	.+6      	; 0x3d52 <LCD_VoidGoToXY+0x24>
		Address = LCD_FirstLine + Local_XPosition;
    3d4c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d4e:	89 83       	std	Y+1, r24	; 0x01
    3d50:	03 c0       	rjmp	.+6      	; 0x3d58 <LCD_VoidGoToXY+0x2a>
	} else {
		Address = LCD_SecoundLine + Local_XPosition;
    3d52:	8a 81       	ldd	r24, Y+2	; 0x02
    3d54:	80 5c       	subi	r24, 0xC0	; 192
    3d56:	89 83       	std	Y+1, r24	; 0x01
	}
	/* Send the command to set the DDRAM address */
	LCD_VoidSendCommand(LCD_SetAddressDDRAM | Address, lcd);
    3d58:	89 81       	ldd	r24, Y+1	; 0x01
    3d5a:	80 68       	ori	r24, 0x80	; 128
    3d5c:	2c 81       	ldd	r18, Y+4	; 0x04
    3d5e:	3d 81       	ldd	r19, Y+5	; 0x05
    3d60:	b9 01       	movw	r22, r18
    3d62:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <LCD_VoidSendCommand>
}
    3d66:	0f 90       	pop	r0
    3d68:	0f 90       	pop	r0
    3d6a:	0f 90       	pop	r0
    3d6c:	0f 90       	pop	r0
    3d6e:	0f 90       	pop	r0
    3d70:	cf 91       	pop	r28
    3d72:	df 91       	pop	r29
    3d74:	08 95       	ret

00003d76 <LCD_VoidSpecialCharacter>:

void LCD_VoidSpecialCharacter(u8 *pattern,u8 location, LCD_Info *lcd,LCD_Line_Info *Type){
    3d76:	df 93       	push	r29
    3d78:	cf 93       	push	r28
    3d7a:	cd b7       	in	r28, 0x3d	; 61
    3d7c:	de b7       	in	r29, 0x3e	; 62
    3d7e:	28 97       	sbiw	r28, 0x08	; 8
    3d80:	0f b6       	in	r0, 0x3f	; 63
    3d82:	f8 94       	cli
    3d84:	de bf       	out	0x3e, r29	; 62
    3d86:	0f be       	out	0x3f, r0	; 63
    3d88:	cd bf       	out	0x3d, r28	; 61
    3d8a:	9b 83       	std	Y+3, r25	; 0x03
    3d8c:	8a 83       	std	Y+2, r24	; 0x02
    3d8e:	6c 83       	std	Y+4, r22	; 0x04
    3d90:	5e 83       	std	Y+6, r21	; 0x06
    3d92:	4d 83       	std	Y+5, r20	; 0x05
    3d94:	38 87       	std	Y+8, r19	; 0x08
    3d96:	2f 83       	std	Y+7, r18	; 0x07
	LCD_VoidSendCommand(LCD_SetAddressCGRAM+(location*8),lcd);
    3d98:	8c 81       	ldd	r24, Y+4	; 0x04
    3d9a:	88 2f       	mov	r24, r24
    3d9c:	90 e0       	ldi	r25, 0x00	; 0
    3d9e:	08 96       	adiw	r24, 0x08	; 8
    3da0:	88 0f       	add	r24, r24
    3da2:	99 1f       	adc	r25, r25
    3da4:	88 0f       	add	r24, r24
    3da6:	99 1f       	adc	r25, r25
    3da8:	88 0f       	add	r24, r24
    3daa:	99 1f       	adc	r25, r25
    3dac:	2d 81       	ldd	r18, Y+5	; 0x05
    3dae:	3e 81       	ldd	r19, Y+6	; 0x06
    3db0:	b9 01       	movw	r22, r18
    3db2:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <LCD_VoidSendCommand>
	/* Sending the bitmap to CGRAM */
	for(u8 i=0;i<8;i++){
    3db6:	19 82       	std	Y+1, r1	; 0x01
    3db8:	13 c0       	rjmp	.+38     	; 0x3de0 <LCD_VoidSpecialCharacter+0x6a>
		LCD_VoidSendChar(pattern[i],lcd,Type);
    3dba:	89 81       	ldd	r24, Y+1	; 0x01
    3dbc:	28 2f       	mov	r18, r24
    3dbe:	30 e0       	ldi	r19, 0x00	; 0
    3dc0:	8a 81       	ldd	r24, Y+2	; 0x02
    3dc2:	9b 81       	ldd	r25, Y+3	; 0x03
    3dc4:	fc 01       	movw	r30, r24
    3dc6:	e2 0f       	add	r30, r18
    3dc8:	f3 1f       	adc	r31, r19
    3dca:	80 81       	ld	r24, Z
    3dcc:	2d 81       	ldd	r18, Y+5	; 0x05
    3dce:	3e 81       	ldd	r19, Y+6	; 0x06
    3dd0:	4f 81       	ldd	r20, Y+7	; 0x07
    3dd2:	58 85       	ldd	r21, Y+8	; 0x08
    3dd4:	b9 01       	movw	r22, r18
    3dd6:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <LCD_VoidSendChar>
}

void LCD_VoidSpecialCharacter(u8 *pattern,u8 location, LCD_Info *lcd,LCD_Line_Info *Type){
	LCD_VoidSendCommand(LCD_SetAddressCGRAM+(location*8),lcd);
	/* Sending the bitmap to CGRAM */
	for(u8 i=0;i<8;i++){
    3dda:	89 81       	ldd	r24, Y+1	; 0x01
    3ddc:	8f 5f       	subi	r24, 0xFF	; 255
    3dde:	89 83       	std	Y+1, r24	; 0x01
    3de0:	89 81       	ldd	r24, Y+1	; 0x01
    3de2:	88 30       	cpi	r24, 0x08	; 8
    3de4:	50 f3       	brcs	.-44     	; 0x3dba <LCD_VoidSpecialCharacter+0x44>
		LCD_VoidSendChar(pattern[i],lcd,Type);
	}
	/*	Send the cursor to DDRAM + choose location */
	LCD_VoidGoToXY(1,1,lcd);
    3de6:	2d 81       	ldd	r18, Y+5	; 0x05
    3de8:	3e 81       	ldd	r19, Y+6	; 0x06
    3dea:	81 e0       	ldi	r24, 0x01	; 1
    3dec:	61 e0       	ldi	r22, 0x01	; 1
    3dee:	a9 01       	movw	r20, r18
    3df0:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LCD_VoidGoToXY>
	LCD_VoidSendChar(location,lcd,Type);
    3df4:	2d 81       	ldd	r18, Y+5	; 0x05
    3df6:	3e 81       	ldd	r19, Y+6	; 0x06
    3df8:	4f 81       	ldd	r20, Y+7	; 0x07
    3dfa:	58 85       	ldd	r21, Y+8	; 0x08
    3dfc:	8c 81       	ldd	r24, Y+4	; 0x04
    3dfe:	b9 01       	movw	r22, r18
    3e00:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <LCD_VoidSendChar>
}
    3e04:	28 96       	adiw	r28, 0x08	; 8
    3e06:	0f b6       	in	r0, 0x3f	; 63
    3e08:	f8 94       	cli
    3e0a:	de bf       	out	0x3e, r29	; 62
    3e0c:	0f be       	out	0x3f, r0	; 63
    3e0e:	cd bf       	out	0x3d, r28	; 61
    3e10:	cf 91       	pop	r28
    3e12:	df 91       	pop	r29
    3e14:	08 95       	ret

00003e16 <LCD_VoidSendInt>:
void LCD_VoidSendInt(u32 Recieved_Number,LCD_Info *lcd,LCD_Line_Info *Type){
    3e16:	df 93       	push	r29
    3e18:	cf 93       	push	r28
    3e1a:	cd b7       	in	r28, 0x3d	; 61
    3e1c:	de b7       	in	r29, 0x3e	; 62
    3e1e:	6c 97       	sbiw	r28, 0x1c	; 28
    3e20:	0f b6       	in	r0, 0x3f	; 63
    3e22:	f8 94       	cli
    3e24:	de bf       	out	0x3e, r29	; 62
    3e26:	0f be       	out	0x3f, r0	; 63
    3e28:	cd bf       	out	0x3d, r28	; 61
    3e2a:	6d 8b       	std	Y+21, r22	; 0x15
    3e2c:	7e 8b       	std	Y+22, r23	; 0x16
    3e2e:	8f 8b       	std	Y+23, r24	; 0x17
    3e30:	98 8f       	std	Y+24, r25	; 0x18
    3e32:	5a 8f       	std	Y+26, r21	; 0x1a
    3e34:	49 8f       	std	Y+25, r20	; 0x19
    3e36:	3c 8f       	std	Y+28, r19	; 0x1c
    3e38:	2b 8f       	std	Y+27, r18	; 0x1b
	u8 NumAsString[LCD_StringMax]={' '};
    3e3a:	8a e0       	ldi	r24, 0x0A	; 10
    3e3c:	fe 01       	movw	r30, r28
    3e3e:	3b 96       	adiw	r30, 0x0b	; 11
    3e40:	df 01       	movw	r26, r30
    3e42:	98 2f       	mov	r25, r24
    3e44:	1d 92       	st	X+, r1
    3e46:	9a 95       	dec	r25
    3e48:	e9 f7       	brne	.-6      	; 0x3e44 <LCD_VoidSendInt+0x2e>
    3e4a:	80 e2       	ldi	r24, 0x20	; 32
    3e4c:	8b 87       	std	Y+11, r24	; 0x0b
	s32 LCD_StringCounter=0,FORCOUNTER;
    3e4e:	1f 82       	std	Y+7, r1	; 0x07
    3e50:	18 86       	std	Y+8, r1	; 0x08
    3e52:	19 86       	std	Y+9, r1	; 0x09
    3e54:	1a 86       	std	Y+10, r1	; 0x0a
	u8 temp,Err=1;
    3e56:	81 e0       	ldi	r24, 0x01	; 1
    3e58:	89 83       	std	Y+1, r24	; 0x01

	if(Recieved_Number==0){
    3e5a:	8d 89       	ldd	r24, Y+21	; 0x15
    3e5c:	9e 89       	ldd	r25, Y+22	; 0x16
    3e5e:	af 89       	ldd	r26, Y+23	; 0x17
    3e60:	b8 8d       	ldd	r27, Y+24	; 0x18
    3e62:	00 97       	sbiw	r24, 0x00	; 0
    3e64:	a1 05       	cpc	r26, r1
    3e66:	b1 05       	cpc	r27, r1
    3e68:	09 f0       	breq	.+2      	; 0x3e6c <LCD_VoidSendInt+0x56>
    3e6a:	52 c0       	rjmp	.+164    	; 0x3f10 <LCD_VoidSendInt+0xfa>
		LCD_VoidSendChar('0',lcd,Type);
    3e6c:	29 8d       	ldd	r18, Y+25	; 0x19
    3e6e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    3e70:	4b 8d       	ldd	r20, Y+27	; 0x1b
    3e72:	5c 8d       	ldd	r21, Y+28	; 0x1c
    3e74:	80 e3       	ldi	r24, 0x30	; 48
    3e76:	b9 01       	movw	r22, r18
    3e78:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <LCD_VoidSendChar>
    3e7c:	52 c0       	rjmp	.+164    	; 0x3f22 <LCD_VoidSendInt+0x10c>
	}
	else{
		while(Recieved_Number!=0)
		{
			temp=Recieved_Number%10;
    3e7e:	8d 89       	ldd	r24, Y+21	; 0x15
    3e80:	9e 89       	ldd	r25, Y+22	; 0x16
    3e82:	af 89       	ldd	r26, Y+23	; 0x17
    3e84:	b8 8d       	ldd	r27, Y+24	; 0x18
    3e86:	2a e0       	ldi	r18, 0x0A	; 10
    3e88:	30 e0       	ldi	r19, 0x00	; 0
    3e8a:	40 e0       	ldi	r20, 0x00	; 0
    3e8c:	50 e0       	ldi	r21, 0x00	; 0
    3e8e:	bc 01       	movw	r22, r24
    3e90:	cd 01       	movw	r24, r26
    3e92:	0e 94 5c 21 	call	0x42b8	; 0x42b8 <__udivmodsi4>
    3e96:	dc 01       	movw	r26, r24
    3e98:	cb 01       	movw	r24, r22
    3e9a:	8a 83       	std	Y+2, r24	; 0x02
			Recieved_Number=Recieved_Number-temp;
    3e9c:	8a 81       	ldd	r24, Y+2	; 0x02
    3e9e:	28 2f       	mov	r18, r24
    3ea0:	30 e0       	ldi	r19, 0x00	; 0
    3ea2:	40 e0       	ldi	r20, 0x00	; 0
    3ea4:	50 e0       	ldi	r21, 0x00	; 0
    3ea6:	8d 89       	ldd	r24, Y+21	; 0x15
    3ea8:	9e 89       	ldd	r25, Y+22	; 0x16
    3eaa:	af 89       	ldd	r26, Y+23	; 0x17
    3eac:	b8 8d       	ldd	r27, Y+24	; 0x18
    3eae:	82 1b       	sub	r24, r18
    3eb0:	93 0b       	sbc	r25, r19
    3eb2:	a4 0b       	sbc	r26, r20
    3eb4:	b5 0b       	sbc	r27, r21
    3eb6:	8d 8b       	std	Y+21, r24	; 0x15
    3eb8:	9e 8b       	std	Y+22, r25	; 0x16
    3eba:	af 8b       	std	Y+23, r26	; 0x17
    3ebc:	b8 8f       	std	Y+24, r27	; 0x18
			NumAsString[LCD_StringCounter]=temp;
    3ebe:	8f 81       	ldd	r24, Y+7	; 0x07
    3ec0:	98 85       	ldd	r25, Y+8	; 0x08
    3ec2:	a9 85       	ldd	r26, Y+9	; 0x09
    3ec4:	ba 85       	ldd	r27, Y+10	; 0x0a
    3ec6:	9e 01       	movw	r18, r28
    3ec8:	25 5f       	subi	r18, 0xF5	; 245
    3eca:	3f 4f       	sbci	r19, 0xFF	; 255
    3ecc:	f9 01       	movw	r30, r18
    3ece:	e8 0f       	add	r30, r24
    3ed0:	f9 1f       	adc	r31, r25
    3ed2:	8a 81       	ldd	r24, Y+2	; 0x02
    3ed4:	80 83       	st	Z, r24
			Recieved_Number=Recieved_Number/10;
    3ed6:	8d 89       	ldd	r24, Y+21	; 0x15
    3ed8:	9e 89       	ldd	r25, Y+22	; 0x16
    3eda:	af 89       	ldd	r26, Y+23	; 0x17
    3edc:	b8 8d       	ldd	r27, Y+24	; 0x18
    3ede:	2a e0       	ldi	r18, 0x0A	; 10
    3ee0:	30 e0       	ldi	r19, 0x00	; 0
    3ee2:	40 e0       	ldi	r20, 0x00	; 0
    3ee4:	50 e0       	ldi	r21, 0x00	; 0
    3ee6:	bc 01       	movw	r22, r24
    3ee8:	cd 01       	movw	r24, r26
    3eea:	0e 94 5c 21 	call	0x42b8	; 0x42b8 <__udivmodsi4>
    3eee:	da 01       	movw	r26, r20
    3ef0:	c9 01       	movw	r24, r18
    3ef2:	8d 8b       	std	Y+21, r24	; 0x15
    3ef4:	9e 8b       	std	Y+22, r25	; 0x16
    3ef6:	af 8b       	std	Y+23, r26	; 0x17
    3ef8:	b8 8f       	std	Y+24, r27	; 0x18
			LCD_StringCounter++;
    3efa:	8f 81       	ldd	r24, Y+7	; 0x07
    3efc:	98 85       	ldd	r25, Y+8	; 0x08
    3efe:	a9 85       	ldd	r26, Y+9	; 0x09
    3f00:	ba 85       	ldd	r27, Y+10	; 0x0a
    3f02:	01 96       	adiw	r24, 0x01	; 1
    3f04:	a1 1d       	adc	r26, r1
    3f06:	b1 1d       	adc	r27, r1
    3f08:	8f 83       	std	Y+7, r24	; 0x07
    3f0a:	98 87       	std	Y+8, r25	; 0x08
    3f0c:	a9 87       	std	Y+9, r26	; 0x09
    3f0e:	ba 87       	std	Y+10, r27	; 0x0a

	if(Recieved_Number==0){
		LCD_VoidSendChar('0',lcd,Type);
	}
	else{
		while(Recieved_Number!=0)
    3f10:	8d 89       	ldd	r24, Y+21	; 0x15
    3f12:	9e 89       	ldd	r25, Y+22	; 0x16
    3f14:	af 89       	ldd	r26, Y+23	; 0x17
    3f16:	b8 8d       	ldd	r27, Y+24	; 0x18
    3f18:	00 97       	sbiw	r24, 0x00	; 0
    3f1a:	a1 05       	cpc	r26, r1
    3f1c:	b1 05       	cpc	r27, r1
    3f1e:	09 f0       	breq	.+2      	; 0x3f22 <LCD_VoidSendInt+0x10c>
    3f20:	ae cf       	rjmp	.-164    	; 0x3e7e <LCD_VoidSendInt+0x68>
			Recieved_Number=Recieved_Number/10;
			LCD_StringCounter++;

		}
	}
	for(FORCOUNTER=(LCD_StringCounter-1);FORCOUNTER>=0;FORCOUNTER--){
    3f22:	8f 81       	ldd	r24, Y+7	; 0x07
    3f24:	98 85       	ldd	r25, Y+8	; 0x08
    3f26:	a9 85       	ldd	r26, Y+9	; 0x09
    3f28:	ba 85       	ldd	r27, Y+10	; 0x0a
    3f2a:	01 97       	sbiw	r24, 0x01	; 1
    3f2c:	a1 09       	sbc	r26, r1
    3f2e:	b1 09       	sbc	r27, r1
    3f30:	8b 83       	std	Y+3, r24	; 0x03
    3f32:	9c 83       	std	Y+4, r25	; 0x04
    3f34:	ad 83       	std	Y+5, r26	; 0x05
    3f36:	be 83       	std	Y+6, r27	; 0x06
    3f38:	1f c0       	rjmp	.+62     	; 0x3f78 <LCD_VoidSendInt+0x162>
		Err=LCD_VoidSendChar((NumAsString[FORCOUNTER]+48),lcd,Type);
    3f3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3f3e:	ad 81       	ldd	r26, Y+5	; 0x05
    3f40:	be 81       	ldd	r27, Y+6	; 0x06
    3f42:	9e 01       	movw	r18, r28
    3f44:	25 5f       	subi	r18, 0xF5	; 245
    3f46:	3f 4f       	sbci	r19, 0xFF	; 255
    3f48:	f9 01       	movw	r30, r18
    3f4a:	e8 0f       	add	r30, r24
    3f4c:	f9 1f       	adc	r31, r25
    3f4e:	80 81       	ld	r24, Z
    3f50:	80 5d       	subi	r24, 0xD0	; 208
    3f52:	29 8d       	ldd	r18, Y+25	; 0x19
    3f54:	3a 8d       	ldd	r19, Y+26	; 0x1a
    3f56:	4b 8d       	ldd	r20, Y+27	; 0x1b
    3f58:	5c 8d       	ldd	r21, Y+28	; 0x1c
    3f5a:	b9 01       	movw	r22, r18
    3f5c:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <LCD_VoidSendChar>
    3f60:	89 83       	std	Y+1, r24	; 0x01
			Recieved_Number=Recieved_Number/10;
			LCD_StringCounter++;

		}
	}
	for(FORCOUNTER=(LCD_StringCounter-1);FORCOUNTER>=0;FORCOUNTER--){
    3f62:	8b 81       	ldd	r24, Y+3	; 0x03
    3f64:	9c 81       	ldd	r25, Y+4	; 0x04
    3f66:	ad 81       	ldd	r26, Y+5	; 0x05
    3f68:	be 81       	ldd	r27, Y+6	; 0x06
    3f6a:	01 97       	sbiw	r24, 0x01	; 1
    3f6c:	a1 09       	sbc	r26, r1
    3f6e:	b1 09       	sbc	r27, r1
    3f70:	8b 83       	std	Y+3, r24	; 0x03
    3f72:	9c 83       	std	Y+4, r25	; 0x04
    3f74:	ad 83       	std	Y+5, r26	; 0x05
    3f76:	be 83       	std	Y+6, r27	; 0x06
    3f78:	8b 81       	ldd	r24, Y+3	; 0x03
    3f7a:	9c 81       	ldd	r25, Y+4	; 0x04
    3f7c:	ad 81       	ldd	r26, Y+5	; 0x05
    3f7e:	be 81       	ldd	r27, Y+6	; 0x06
    3f80:	bb 23       	and	r27, r27
    3f82:	dc f6       	brge	.-74     	; 0x3f3a <LCD_VoidSendInt+0x124>
		Err=LCD_VoidSendChar((NumAsString[FORCOUNTER]+48),lcd,Type);

	}
	//LCD_VoidSendChar('\0',lcd,Type);

}
    3f84:	6c 96       	adiw	r28, 0x1c	; 28
    3f86:	0f b6       	in	r0, 0x3f	; 63
    3f88:	f8 94       	cli
    3f8a:	de bf       	out	0x3e, r29	; 62
    3f8c:	0f be       	out	0x3f, r0	; 63
    3f8e:	cd bf       	out	0x3d, r28	; 61
    3f90:	cf 91       	pop	r28
    3f92:	df 91       	pop	r29
    3f94:	08 95       	ret

00003f96 <KP_ErrStateInit>:
		{'7','8','9','/'},
		{'4','5','6','*'},
		{'1','2','3','-'},
		{'C','0','=','+'}
};
void KP_ErrStateInit(KeypadRow_PORT_PIN *KP_RPP_INFO,KeypadCol_PORT_PIN *KP_CPP_INFO){
    3f96:	df 93       	push	r29
    3f98:	cf 93       	push	r28
    3f9a:	00 d0       	rcall	.+0      	; 0x3f9c <KP_ErrStateInit+0x6>
    3f9c:	00 d0       	rcall	.+0      	; 0x3f9e <KP_ErrStateInit+0x8>
    3f9e:	cd b7       	in	r28, 0x3d	; 61
    3fa0:	de b7       	in	r29, 0x3e	; 62
    3fa2:	9a 83       	std	Y+2, r25	; 0x02
    3fa4:	89 83       	std	Y+1, r24	; 0x01
    3fa6:	7c 83       	std	Y+4, r23	; 0x04
    3fa8:	6b 83       	std	Y+3, r22	; 0x03
	//u8 ROW,COL,ReadPin;
	//KPRPORT ROWP=KP_ROW_PORT1;
	//KPCPORT COLP=KP_COL_PORT1;
		DIO_ErrStateSetPinDirection(PORT_B,KP_RPP_INFO->ROW_PIN1,DIO_OUT);
    3faa:	e9 81       	ldd	r30, Y+1	; 0x01
    3fac:	fa 81       	ldd	r31, Y+2	; 0x02
    3fae:	91 81       	ldd	r25, Z+1	; 0x01
    3fb0:	82 e4       	ldi	r24, 0x42	; 66
    3fb2:	69 2f       	mov	r22, r25
    3fb4:	41 e0       	ldi	r20, 0x01	; 1
    3fb6:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_RPP_INFO->ROW_PIN2,DIO_OUT);
    3fba:	e9 81       	ldd	r30, Y+1	; 0x01
    3fbc:	fa 81       	ldd	r31, Y+2	; 0x02
    3fbe:	93 81       	ldd	r25, Z+3	; 0x03
    3fc0:	82 e4       	ldi	r24, 0x42	; 66
    3fc2:	69 2f       	mov	r22, r25
    3fc4:	41 e0       	ldi	r20, 0x01	; 1
    3fc6:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_RPP_INFO->ROW_PIN3,DIO_OUT);
    3fca:	e9 81       	ldd	r30, Y+1	; 0x01
    3fcc:	fa 81       	ldd	r31, Y+2	; 0x02
    3fce:	95 81       	ldd	r25, Z+5	; 0x05
    3fd0:	82 e4       	ldi	r24, 0x42	; 66
    3fd2:	69 2f       	mov	r22, r25
    3fd4:	41 e0       	ldi	r20, 0x01	; 1
    3fd6:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_RPP_INFO->ROW_PIN4,DIO_OUT);
    3fda:	e9 81       	ldd	r30, Y+1	; 0x01
    3fdc:	fa 81       	ldd	r31, Y+2	; 0x02
    3fde:	97 81       	ldd	r25, Z+7	; 0x07
    3fe0:	82 e4       	ldi	r24, 0x42	; 66
    3fe2:	69 2f       	mov	r22, r25
    3fe4:	41 e0       	ldi	r20, 0x01	; 1
    3fe6:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_CPP_INFO->COL_PIN1,DIO_IN);
    3fea:	eb 81       	ldd	r30, Y+3	; 0x03
    3fec:	fc 81       	ldd	r31, Y+4	; 0x04
    3fee:	91 81       	ldd	r25, Z+1	; 0x01
    3ff0:	82 e4       	ldi	r24, 0x42	; 66
    3ff2:	69 2f       	mov	r22, r25
    3ff4:	40 e0       	ldi	r20, 0x00	; 0
    3ff6:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_CPP_INFO->COL_PIN2,DIO_IN);
    3ffa:	eb 81       	ldd	r30, Y+3	; 0x03
    3ffc:	fc 81       	ldd	r31, Y+4	; 0x04
    3ffe:	93 81       	ldd	r25, Z+3	; 0x03
    4000:	82 e4       	ldi	r24, 0x42	; 66
    4002:	69 2f       	mov	r22, r25
    4004:	40 e0       	ldi	r20, 0x00	; 0
    4006:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_CPP_INFO->COL_PIN3,DIO_IN);
    400a:	eb 81       	ldd	r30, Y+3	; 0x03
    400c:	fc 81       	ldd	r31, Y+4	; 0x04
    400e:	95 81       	ldd	r25, Z+5	; 0x05
    4010:	82 e4       	ldi	r24, 0x42	; 66
    4012:	69 2f       	mov	r22, r25
    4014:	40 e0       	ldi	r20, 0x00	; 0
    4016:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinDirection(PORT_B,KP_CPP_INFO->COL_PIN4,DIO_IN);
    401a:	eb 81       	ldd	r30, Y+3	; 0x03
    401c:	fc 81       	ldd	r31, Y+4	; 0x04
    401e:	97 81       	ldd	r25, Z+7	; 0x07
    4020:	82 e4       	ldi	r24, 0x42	; 66
    4022:	69 2f       	mov	r22, r25
    4024:	40 e0       	ldi	r20, 0x00	; 0
    4026:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <DIO_ErrStateSetPinDirection>
		DIO_ErrStateSetPinValue(PORT_B,KP_RPP_INFO->ROW_PIN1,DIO_HIGH);
    402a:	e9 81       	ldd	r30, Y+1	; 0x01
    402c:	fa 81       	ldd	r31, Y+2	; 0x02
    402e:	91 81       	ldd	r25, Z+1	; 0x01
    4030:	82 e4       	ldi	r24, 0x42	; 66
    4032:	69 2f       	mov	r22, r25
    4034:	41 e0       	ldi	r20, 0x01	; 1
    4036:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_RPP_INFO->ROW_PIN2,DIO_HIGH);
    403a:	e9 81       	ldd	r30, Y+1	; 0x01
    403c:	fa 81       	ldd	r31, Y+2	; 0x02
    403e:	93 81       	ldd	r25, Z+3	; 0x03
    4040:	82 e4       	ldi	r24, 0x42	; 66
    4042:	69 2f       	mov	r22, r25
    4044:	41 e0       	ldi	r20, 0x01	; 1
    4046:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_RPP_INFO->ROW_PIN3,DIO_HIGH);
    404a:	e9 81       	ldd	r30, Y+1	; 0x01
    404c:	fa 81       	ldd	r31, Y+2	; 0x02
    404e:	95 81       	ldd	r25, Z+5	; 0x05
    4050:	82 e4       	ldi	r24, 0x42	; 66
    4052:	69 2f       	mov	r22, r25
    4054:	41 e0       	ldi	r20, 0x01	; 1
    4056:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_RPP_INFO->ROW_PIN4,DIO_HIGH);
    405a:	e9 81       	ldd	r30, Y+1	; 0x01
    405c:	fa 81       	ldd	r31, Y+2	; 0x02
    405e:	97 81       	ldd	r25, Z+7	; 0x07
    4060:	82 e4       	ldi	r24, 0x42	; 66
    4062:	69 2f       	mov	r22, r25
    4064:	41 e0       	ldi	r20, 0x01	; 1
    4066:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_CPP_INFO->COL_PIN1,DIO_HIGH);
    406a:	eb 81       	ldd	r30, Y+3	; 0x03
    406c:	fc 81       	ldd	r31, Y+4	; 0x04
    406e:	91 81       	ldd	r25, Z+1	; 0x01
    4070:	82 e4       	ldi	r24, 0x42	; 66
    4072:	69 2f       	mov	r22, r25
    4074:	41 e0       	ldi	r20, 0x01	; 1
    4076:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_CPP_INFO->COL_PIN2,DIO_HIGH);
    407a:	eb 81       	ldd	r30, Y+3	; 0x03
    407c:	fc 81       	ldd	r31, Y+4	; 0x04
    407e:	93 81       	ldd	r25, Z+3	; 0x03
    4080:	82 e4       	ldi	r24, 0x42	; 66
    4082:	69 2f       	mov	r22, r25
    4084:	41 e0       	ldi	r20, 0x01	; 1
    4086:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_CPP_INFO->COL_PIN3,DIO_HIGH);
    408a:	eb 81       	ldd	r30, Y+3	; 0x03
    408c:	fc 81       	ldd	r31, Y+4	; 0x04
    408e:	95 81       	ldd	r25, Z+5	; 0x05
    4090:	82 e4       	ldi	r24, 0x42	; 66
    4092:	69 2f       	mov	r22, r25
    4094:	41 e0       	ldi	r20, 0x01	; 1
    4096:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
		DIO_ErrStateSetPinValue(PORT_B,KP_CPP_INFO->COL_PIN4,DIO_HIGH);
    409a:	eb 81       	ldd	r30, Y+3	; 0x03
    409c:	fc 81       	ldd	r31, Y+4	; 0x04
    409e:	97 81       	ldd	r25, Z+7	; 0x07
    40a0:	82 e4       	ldi	r24, 0x42	; 66
    40a2:	69 2f       	mov	r22, r25
    40a4:	41 e0       	ldi	r20, 0x01	; 1
    40a6:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>

}
    40aa:	0f 90       	pop	r0
    40ac:	0f 90       	pop	r0
    40ae:	0f 90       	pop	r0
    40b0:	0f 90       	pop	r0
    40b2:	cf 91       	pop	r28
    40b4:	df 91       	pop	r29
    40b6:	08 95       	ret

000040b8 <KP_ErrStateRead>:
KP_ErrState	KP_ErrStateRead(KeypadRow_PORT_PIN *KP_RPP_INFO,KeypadCol_PORT_PIN *KP_CPP_INFO,u8 *ReadValue){
    40b8:	df 93       	push	r29
    40ba:	cf 93       	push	r28
    40bc:	cd b7       	in	r28, 0x3d	; 61
    40be:	de b7       	in	r29, 0x3e	; 62
    40c0:	69 97       	sbiw	r28, 0x19	; 25
    40c2:	0f b6       	in	r0, 0x3f	; 63
    40c4:	f8 94       	cli
    40c6:	de bf       	out	0x3e, r29	; 62
    40c8:	0f be       	out	0x3f, r0	; 63
    40ca:	cd bf       	out	0x3d, r28	; 61
    40cc:	9c 8b       	std	Y+20, r25	; 0x14
    40ce:	8b 8b       	std	Y+19, r24	; 0x13
    40d0:	7e 8b       	std	Y+22, r23	; 0x16
    40d2:	6d 8b       	std	Y+21, r22	; 0x15
    40d4:	58 8f       	std	Y+24, r21	; 0x18
    40d6:	4f 8b       	std	Y+23, r20	; 0x17
	u8 ROW,COL,ReadPin;
	u8 ErrVal;
	//_delay_ms(100);
	for(ROW=0;ROW<4;ROW++){
    40d8:	19 8a       	std	Y+17, r1	; 0x11
    40da:	c5 c0       	rjmp	.+394    	; 0x4266 <KP_ErrStateRead+0x1ae>
		DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_LOW);
    40dc:	82 e4       	ldi	r24, 0x42	; 66
    40de:	69 89       	ldd	r22, Y+17	; 0x11
    40e0:	40 e0       	ldi	r20, 0x00	; 0
    40e2:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>

		for(COL=4;COL<8;COL++){
    40e6:	84 e0       	ldi	r24, 0x04	; 4
    40e8:	88 8b       	std	Y+16, r24	; 0x10
    40ea:	b1 c0       	rjmp	.+354    	; 0x424e <KP_ErrStateRead+0x196>
			ErrVal=DIO_ErrStateReadPinValue(PORT_B,COL,&ReadPin);
    40ec:	9e 01       	movw	r18, r28
    40ee:	2e 5e       	subi	r18, 0xEE	; 238
    40f0:	3f 4f       	sbci	r19, 0xFF	; 255
    40f2:	82 e4       	ldi	r24, 0x42	; 66
    40f4:	68 89       	ldd	r22, Y+16	; 0x10
    40f6:	a9 01       	movw	r20, r18
    40f8:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <DIO_ErrStateReadPinValue>
    40fc:	8f 87       	std	Y+15, r24	; 0x0f
    40fe:	80 e0       	ldi	r24, 0x00	; 0
    4100:	90 e0       	ldi	r25, 0x00	; 0
    4102:	a0 ef       	ldi	r26, 0xF0	; 240
    4104:	b1 e4       	ldi	r27, 0x41	; 65
    4106:	8b 87       	std	Y+11, r24	; 0x0b
    4108:	9c 87       	std	Y+12, r25	; 0x0c
    410a:	ad 87       	std	Y+13, r26	; 0x0d
    410c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    410e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4110:	7c 85       	ldd	r23, Y+12	; 0x0c
    4112:	8d 85       	ldd	r24, Y+13	; 0x0d
    4114:	9e 85       	ldd	r25, Y+14	; 0x0e
    4116:	20 e0       	ldi	r18, 0x00	; 0
    4118:	30 e0       	ldi	r19, 0x00	; 0
    411a:	4a ef       	ldi	r20, 0xFA	; 250
    411c:	54 e4       	ldi	r21, 0x44	; 68
    411e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4122:	dc 01       	movw	r26, r24
    4124:	cb 01       	movw	r24, r22
    4126:	8f 83       	std	Y+7, r24	; 0x07
    4128:	98 87       	std	Y+8, r25	; 0x08
    412a:	a9 87       	std	Y+9, r26	; 0x09
    412c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    412e:	6f 81       	ldd	r22, Y+7	; 0x07
    4130:	78 85       	ldd	r23, Y+8	; 0x08
    4132:	89 85       	ldd	r24, Y+9	; 0x09
    4134:	9a 85       	ldd	r25, Y+10	; 0x0a
    4136:	20 e0       	ldi	r18, 0x00	; 0
    4138:	30 e0       	ldi	r19, 0x00	; 0
    413a:	40 e8       	ldi	r20, 0x80	; 128
    413c:	5f e3       	ldi	r21, 0x3F	; 63
    413e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4142:	88 23       	and	r24, r24
    4144:	2c f4       	brge	.+10     	; 0x4150 <KP_ErrStateRead+0x98>
		__ticks = 1;
    4146:	81 e0       	ldi	r24, 0x01	; 1
    4148:	90 e0       	ldi	r25, 0x00	; 0
    414a:	9e 83       	std	Y+6, r25	; 0x06
    414c:	8d 83       	std	Y+5, r24	; 0x05
    414e:	3f c0       	rjmp	.+126    	; 0x41ce <KP_ErrStateRead+0x116>
	else if (__tmp > 65535)
    4150:	6f 81       	ldd	r22, Y+7	; 0x07
    4152:	78 85       	ldd	r23, Y+8	; 0x08
    4154:	89 85       	ldd	r24, Y+9	; 0x09
    4156:	9a 85       	ldd	r25, Y+10	; 0x0a
    4158:	20 e0       	ldi	r18, 0x00	; 0
    415a:	3f ef       	ldi	r19, 0xFF	; 255
    415c:	4f e7       	ldi	r20, 0x7F	; 127
    415e:	57 e4       	ldi	r21, 0x47	; 71
    4160:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4164:	18 16       	cp	r1, r24
    4166:	4c f5       	brge	.+82     	; 0x41ba <KP_ErrStateRead+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4168:	6b 85       	ldd	r22, Y+11	; 0x0b
    416a:	7c 85       	ldd	r23, Y+12	; 0x0c
    416c:	8d 85       	ldd	r24, Y+13	; 0x0d
    416e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4170:	20 e0       	ldi	r18, 0x00	; 0
    4172:	30 e0       	ldi	r19, 0x00	; 0
    4174:	40 e2       	ldi	r20, 0x20	; 32
    4176:	51 e4       	ldi	r21, 0x41	; 65
    4178:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    417c:	dc 01       	movw	r26, r24
    417e:	cb 01       	movw	r24, r22
    4180:	bc 01       	movw	r22, r24
    4182:	cd 01       	movw	r24, r26
    4184:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4188:	dc 01       	movw	r26, r24
    418a:	cb 01       	movw	r24, r22
    418c:	9e 83       	std	Y+6, r25	; 0x06
    418e:	8d 83       	std	Y+5, r24	; 0x05
    4190:	0f c0       	rjmp	.+30     	; 0x41b0 <KP_ErrStateRead+0xf8>
    4192:	88 ec       	ldi	r24, 0xC8	; 200
    4194:	90 e0       	ldi	r25, 0x00	; 0
    4196:	9c 83       	std	Y+4, r25	; 0x04
    4198:	8b 83       	std	Y+3, r24	; 0x03
    419a:	8b 81       	ldd	r24, Y+3	; 0x03
    419c:	9c 81       	ldd	r25, Y+4	; 0x04
    419e:	01 97       	sbiw	r24, 0x01	; 1
    41a0:	f1 f7       	brne	.-4      	; 0x419e <KP_ErrStateRead+0xe6>
    41a2:	9c 83       	std	Y+4, r25	; 0x04
    41a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41a6:	8d 81       	ldd	r24, Y+5	; 0x05
    41a8:	9e 81       	ldd	r25, Y+6	; 0x06
    41aa:	01 97       	sbiw	r24, 0x01	; 1
    41ac:	9e 83       	std	Y+6, r25	; 0x06
    41ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41b0:	8d 81       	ldd	r24, Y+5	; 0x05
    41b2:	9e 81       	ldd	r25, Y+6	; 0x06
    41b4:	00 97       	sbiw	r24, 0x00	; 0
    41b6:	69 f7       	brne	.-38     	; 0x4192 <KP_ErrStateRead+0xda>
    41b8:	14 c0       	rjmp	.+40     	; 0x41e2 <KP_ErrStateRead+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41ba:	6f 81       	ldd	r22, Y+7	; 0x07
    41bc:	78 85       	ldd	r23, Y+8	; 0x08
    41be:	89 85       	ldd	r24, Y+9	; 0x09
    41c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    41c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41c6:	dc 01       	movw	r26, r24
    41c8:	cb 01       	movw	r24, r22
    41ca:	9e 83       	std	Y+6, r25	; 0x06
    41cc:	8d 83       	std	Y+5, r24	; 0x05
    41ce:	8d 81       	ldd	r24, Y+5	; 0x05
    41d0:	9e 81       	ldd	r25, Y+6	; 0x06
    41d2:	9a 83       	std	Y+2, r25	; 0x02
    41d4:	89 83       	std	Y+1, r24	; 0x01
    41d6:	89 81       	ldd	r24, Y+1	; 0x01
    41d8:	9a 81       	ldd	r25, Y+2	; 0x02
    41da:	01 97       	sbiw	r24, 0x01	; 1
    41dc:	f1 f7       	brne	.-4      	; 0x41da <KP_ErrStateRead+0x122>
    41de:	9a 83       	std	Y+2, r25	; 0x02
    41e0:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(30);
			if(ErrVal==DIO_OK&&ReadPin==0){
    41e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    41e4:	88 23       	and	r24, r24
    41e6:	81 f5       	brne	.+96     	; 0x4248 <KP_ErrStateRead+0x190>
    41e8:	8a 89       	ldd	r24, Y+18	; 0x12
    41ea:	88 23       	and	r24, r24
    41ec:	69 f5       	brne	.+90     	; 0x4248 <KP_ErrStateRead+0x190>
				//DIO_ErrStateSetPinDirection(PORT_D,PIN_0,DIO_OUT);
				//DIO_ErrStateSetPinValue(PORT_D,PIN_0,DIO_HIGH);
				DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_HIGH);
    41ee:	82 e4       	ldi	r24, 0x42	; 66
    41f0:	69 89       	ldd	r22, Y+17	; 0x11
    41f2:	41 e0       	ldi	r20, 0x01	; 1
    41f4:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
				//_delay_ms(30);
				*ReadValue =KP_Arr[ROW][COL-4];
    41f8:	89 89       	ldd	r24, Y+17	; 0x11
    41fa:	48 2f       	mov	r20, r24
    41fc:	50 e0       	ldi	r21, 0x00	; 0
    41fe:	88 89       	ldd	r24, Y+16	; 0x10
    4200:	88 2f       	mov	r24, r24
    4202:	90 e0       	ldi	r25, 0x00	; 0
    4204:	9c 01       	movw	r18, r24
    4206:	24 50       	subi	r18, 0x04	; 4
    4208:	30 40       	sbci	r19, 0x00	; 0
    420a:	ca 01       	movw	r24, r20
    420c:	88 0f       	add	r24, r24
    420e:	99 1f       	adc	r25, r25
    4210:	88 0f       	add	r24, r24
    4212:	99 1f       	adc	r25, r25
    4214:	82 0f       	add	r24, r18
    4216:	93 1f       	adc	r25, r19
    4218:	fc 01       	movw	r30, r24
    421a:	e3 58       	subi	r30, 0x83	; 131
    421c:	fe 4f       	sbci	r31, 0xFE	; 254
    421e:	80 81       	ld	r24, Z
    4220:	ef 89       	ldd	r30, Y+23	; 0x17
    4222:	f8 8d       	ldd	r31, Y+24	; 0x18
    4224:	80 83       	st	Z, r24
    4226:	0b c0       	rjmp	.+22     	; 0x423e <KP_ErrStateRead+0x186>
				// test could be removed
				while(ReadPin==0){
					DIO_ErrStateReadPinValue(PORT_B,COL,&ReadPin);
    4228:	9e 01       	movw	r18, r28
    422a:	2e 5e       	subi	r18, 0xEE	; 238
    422c:	3f 4f       	sbci	r19, 0xFF	; 255
    422e:	82 e4       	ldi	r24, 0x42	; 66
    4230:	68 89       	ldd	r22, Y+16	; 0x10
    4232:	a9 01       	movw	r20, r18
    4234:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <DIO_ErrStateReadPinValue>
					if(ReadPin==1)
    4238:	8a 89       	ldd	r24, Y+18	; 0x12
    423a:	81 30       	cpi	r24, 0x01	; 1
    423c:	19 f0       	breq	.+6      	; 0x4244 <KP_ErrStateRead+0x18c>
				//DIO_ErrStateSetPinValue(PORT_D,PIN_0,DIO_HIGH);
				DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_HIGH);
				//_delay_ms(30);
				*ReadValue =KP_Arr[ROW][COL-4];
				// test could be removed
				while(ReadPin==0){
    423e:	8a 89       	ldd	r24, Y+18	; 0x12
    4240:	88 23       	and	r24, r24
    4242:	91 f3       	breq	.-28     	; 0x4228 <KP_ErrStateRead+0x170>
					DIO_ErrStateReadPinValue(PORT_B,COL,&ReadPin);
					if(ReadPin==1)
						break;
				}
				return OK;
    4244:	19 8e       	std	Y+25, r1	; 0x19
    4246:	15 c0       	rjmp	.+42     	; 0x4272 <KP_ErrStateRead+0x1ba>
	u8 ErrVal;
	//_delay_ms(100);
	for(ROW=0;ROW<4;ROW++){
		DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_LOW);

		for(COL=4;COL<8;COL++){
    4248:	88 89       	ldd	r24, Y+16	; 0x10
    424a:	8f 5f       	subi	r24, 0xFF	; 255
    424c:	88 8b       	std	Y+16, r24	; 0x10
    424e:	88 89       	ldd	r24, Y+16	; 0x10
    4250:	88 30       	cpi	r24, 0x08	; 8
    4252:	08 f4       	brcc	.+2      	; 0x4256 <KP_ErrStateRead+0x19e>
    4254:	4b cf       	rjmp	.-362    	; 0x40ec <KP_ErrStateRead+0x34>
						break;
				}
				return OK;
			}
		}
		DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_HIGH);
    4256:	82 e4       	ldi	r24, 0x42	; 66
    4258:	69 89       	ldd	r22, Y+17	; 0x11
    425a:	41 e0       	ldi	r20, 0x01	; 1
    425c:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <DIO_ErrStateSetPinValue>
}
KP_ErrState	KP_ErrStateRead(KeypadRow_PORT_PIN *KP_RPP_INFO,KeypadCol_PORT_PIN *KP_CPP_INFO,u8 *ReadValue){
	u8 ROW,COL,ReadPin;
	u8 ErrVal;
	//_delay_ms(100);
	for(ROW=0;ROW<4;ROW++){
    4260:	89 89       	ldd	r24, Y+17	; 0x11
    4262:	8f 5f       	subi	r24, 0xFF	; 255
    4264:	89 8b       	std	Y+17, r24	; 0x11
    4266:	89 89       	ldd	r24, Y+17	; 0x11
    4268:	84 30       	cpi	r24, 0x04	; 4
    426a:	08 f4       	brcc	.+2      	; 0x426e <KP_ErrStateRead+0x1b6>
    426c:	37 cf       	rjmp	.-402    	; 0x40dc <KP_ErrStateRead+0x24>
				return OK;
			}
		}
		DIO_ErrStateSetPinValue(PORT_B,ROW,DIO_HIGH);
	}
	return Error;
    426e:	81 e0       	ldi	r24, 0x01	; 1
    4270:	89 8f       	std	Y+25, r24	; 0x19
    4272:	89 8d       	ldd	r24, Y+25	; 0x19
	//Flag=0;
}
    4274:	69 96       	adiw	r28, 0x19	; 25
    4276:	0f b6       	in	r0, 0x3f	; 63
    4278:	f8 94       	cli
    427a:	de bf       	out	0x3e, r29	; 62
    427c:	0f be       	out	0x3f, r0	; 63
    427e:	cd bf       	out	0x3d, r28	; 61
    4280:	cf 91       	pop	r28
    4282:	df 91       	pop	r29
    4284:	08 95       	ret

00004286 <main>:
//KeypadCol_PORT_PIN CPP={KP_COL_PORT1,KP_COL_PIN1,KP_COL_PORT2,KP_COL_PIN2,KP_COL_PORT3,KP_COL_PIN3,KP_COL_PORT4,KP_COL_PIN4};

//Switch_Info PB ={PORT_D,PIN_2,InternalPullUp};
void PWMFun(void);
void main()
{u16 i;
    4286:	df 93       	push	r29
    4288:	cf 93       	push	r28
    428a:	00 d0       	rcall	.+0      	; 0x428c <main+0x6>
    428c:	cd b7       	in	r28, 0x3d	; 61
    428e:	de b7       	in	r29, 0x3e	; 62
	EnableGlobalInterrupt();
    4290:	0e 94 25 10 	call	0x204a	; 0x204a <EnableGlobalInterrupt>
	T0_VoidInit();
    4294:	0e 94 14 08 	call	0x1028	; 0x1028 <T0_VoidInit>
    4298:	ff cf       	rjmp	.-2      	; 0x4298 <main+0x12>

0000429a <PWMFun>:

	}

}

void PWMFun(void){
    429a:	df 93       	push	r29
    429c:	cf 93       	push	r28
    429e:	cd b7       	in	r28, 0x3d	; 61
    42a0:	de b7       	in	r29, 0x3e	; 62
	TOGGLE_BIT(PORTA_ITI,PIN_0);
    42a2:	ab e3       	ldi	r26, 0x3B	; 59
    42a4:	b0 e0       	ldi	r27, 0x00	; 0
    42a6:	eb e3       	ldi	r30, 0x3B	; 59
    42a8:	f0 e0       	ldi	r31, 0x00	; 0
    42aa:	90 81       	ld	r25, Z
    42ac:	81 e0       	ldi	r24, 0x01	; 1
    42ae:	89 27       	eor	r24, r25
    42b0:	8c 93       	st	X, r24
}
    42b2:	cf 91       	pop	r28
    42b4:	df 91       	pop	r29
    42b6:	08 95       	ret

000042b8 <__udivmodsi4>:
    42b8:	a1 e2       	ldi	r26, 0x21	; 33
    42ba:	1a 2e       	mov	r1, r26
    42bc:	aa 1b       	sub	r26, r26
    42be:	bb 1b       	sub	r27, r27
    42c0:	fd 01       	movw	r30, r26
    42c2:	0d c0       	rjmp	.+26     	; 0x42de <__udivmodsi4_ep>

000042c4 <__udivmodsi4_loop>:
    42c4:	aa 1f       	adc	r26, r26
    42c6:	bb 1f       	adc	r27, r27
    42c8:	ee 1f       	adc	r30, r30
    42ca:	ff 1f       	adc	r31, r31
    42cc:	a2 17       	cp	r26, r18
    42ce:	b3 07       	cpc	r27, r19
    42d0:	e4 07       	cpc	r30, r20
    42d2:	f5 07       	cpc	r31, r21
    42d4:	20 f0       	brcs	.+8      	; 0x42de <__udivmodsi4_ep>
    42d6:	a2 1b       	sub	r26, r18
    42d8:	b3 0b       	sbc	r27, r19
    42da:	e4 0b       	sbc	r30, r20
    42dc:	f5 0b       	sbc	r31, r21

000042de <__udivmodsi4_ep>:
    42de:	66 1f       	adc	r22, r22
    42e0:	77 1f       	adc	r23, r23
    42e2:	88 1f       	adc	r24, r24
    42e4:	99 1f       	adc	r25, r25
    42e6:	1a 94       	dec	r1
    42e8:	69 f7       	brne	.-38     	; 0x42c4 <__udivmodsi4_loop>
    42ea:	60 95       	com	r22
    42ec:	70 95       	com	r23
    42ee:	80 95       	com	r24
    42f0:	90 95       	com	r25
    42f2:	9b 01       	movw	r18, r22
    42f4:	ac 01       	movw	r20, r24
    42f6:	bd 01       	movw	r22, r26
    42f8:	cf 01       	movw	r24, r30
    42fa:	08 95       	ret

000042fc <__prologue_saves__>:
    42fc:	2f 92       	push	r2
    42fe:	3f 92       	push	r3
    4300:	4f 92       	push	r4
    4302:	5f 92       	push	r5
    4304:	6f 92       	push	r6
    4306:	7f 92       	push	r7
    4308:	8f 92       	push	r8
    430a:	9f 92       	push	r9
    430c:	af 92       	push	r10
    430e:	bf 92       	push	r11
    4310:	cf 92       	push	r12
    4312:	df 92       	push	r13
    4314:	ef 92       	push	r14
    4316:	ff 92       	push	r15
    4318:	0f 93       	push	r16
    431a:	1f 93       	push	r17
    431c:	cf 93       	push	r28
    431e:	df 93       	push	r29
    4320:	cd b7       	in	r28, 0x3d	; 61
    4322:	de b7       	in	r29, 0x3e	; 62
    4324:	ca 1b       	sub	r28, r26
    4326:	db 0b       	sbc	r29, r27
    4328:	0f b6       	in	r0, 0x3f	; 63
    432a:	f8 94       	cli
    432c:	de bf       	out	0x3e, r29	; 62
    432e:	0f be       	out	0x3f, r0	; 63
    4330:	cd bf       	out	0x3d, r28	; 61
    4332:	09 94       	ijmp

00004334 <__epilogue_restores__>:
    4334:	2a 88       	ldd	r2, Y+18	; 0x12
    4336:	39 88       	ldd	r3, Y+17	; 0x11
    4338:	48 88       	ldd	r4, Y+16	; 0x10
    433a:	5f 84       	ldd	r5, Y+15	; 0x0f
    433c:	6e 84       	ldd	r6, Y+14	; 0x0e
    433e:	7d 84       	ldd	r7, Y+13	; 0x0d
    4340:	8c 84       	ldd	r8, Y+12	; 0x0c
    4342:	9b 84       	ldd	r9, Y+11	; 0x0b
    4344:	aa 84       	ldd	r10, Y+10	; 0x0a
    4346:	b9 84       	ldd	r11, Y+9	; 0x09
    4348:	c8 84       	ldd	r12, Y+8	; 0x08
    434a:	df 80       	ldd	r13, Y+7	; 0x07
    434c:	ee 80       	ldd	r14, Y+6	; 0x06
    434e:	fd 80       	ldd	r15, Y+5	; 0x05
    4350:	0c 81       	ldd	r16, Y+4	; 0x04
    4352:	1b 81       	ldd	r17, Y+3	; 0x03
    4354:	aa 81       	ldd	r26, Y+2	; 0x02
    4356:	b9 81       	ldd	r27, Y+1	; 0x01
    4358:	ce 0f       	add	r28, r30
    435a:	d1 1d       	adc	r29, r1
    435c:	0f b6       	in	r0, 0x3f	; 63
    435e:	f8 94       	cli
    4360:	de bf       	out	0x3e, r29	; 62
    4362:	0f be       	out	0x3f, r0	; 63
    4364:	cd bf       	out	0x3d, r28	; 61
    4366:	ed 01       	movw	r28, r26
    4368:	08 95       	ret

0000436a <_exit>:
    436a:	f8 94       	cli

0000436c <__stop_program>:
    436c:	ff cf       	rjmp	.-2      	; 0x436c <__stop_program>
