#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jul 12 13:39:20 2021
# Process ID: 15304
# Current directory: D:/vivadocode/cpu54_3/cpu54_3.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/vivadocode/cpu54_3/cpu54_3.runs/synth_1/top.vds
# Journal file: D:/vivadocode/cpu54_3/cpu54_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 305.203 ; gain = 97.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/javen/Desktop/54/top.v:3]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [C:/Users/javen/Desktop/54/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/javen/Desktop/54/seg7x16.v:86]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (1#1) [C:/Users/javen/Desktop/54/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/javen/Desktop/54/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 341.691 ; gain = 134.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 341.691 ; gain = 134.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadocode/cpu54_3/cpu54_3.srcs/constrs_1/new/t.xdc]
Finished Parsing XDC File [D:/vivadocode/cpu54_3/cpu54_3.srcs/constrs_1/new/t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadocode/cpu54_3/cpu54_3.srcs/constrs_1/new/t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 639.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 639.883 ; gain = 432.586

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[29]' (FDC) to 'se/i_data_store_reg[31]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[31]' (FDC) to 'se/i_data_store_reg[30]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[30]' (FDC) to 'se/i_data_store_reg[28]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[28]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[13]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[15]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[14]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[12]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[21]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[23]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[22]' (FDC) to 'se/i_data_store_reg[11]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[20]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[5]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[7]' (FDC) to 'se/i_data_store_reg[11]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[6]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[4]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[25]' (FDC) to 'se/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[27]' (FDC) to 'se/i_data_store_reg[26]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[26]' (FDC) to 'se/i_data_store_reg[24]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[24]' (FDC) to 'se/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[9]' (FDC) to 'se/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[11]' (FDC) to 'se/i_data_store_reg[10]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[10]' (FDC) to 'se/i_data_store_reg[3]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[8]' (FDC) to 'se/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[17]' (FDC) to 'se/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[19]' (FDC) to 'se/i_data_store_reg[18]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[18]' (FDC) to 'se/i_data_store_reg[16]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[16]' (FDC) to 'se/i_data_store_reg[2]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[1]' (FDC) to 'se/i_data_store_reg[2]'
INFO: [Synth 8-3886] merging instance 'se/i_data_store_reg[2]' (FDC) to 'se/i_data_store_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\se/i_data_store_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\se/o_seg_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'se/o_seg_r_reg[0]' (FDP) to 'se/o_seg_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'se/o_seg_r_reg[1]' (FDP) to 'se/o_seg_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'se/o_seg_r_reg[3]' (FDP) to 'se/o_seg_r_reg[4]'
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/i_data_store_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/o_seg_r_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/o_seg_r_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/o_seg_r_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (se/o_seg_r_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 639.883 ; gain = 432.586

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 639.883 ; gain = 432.586

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     1|
|5     |LUT3   |     9|
|6     |LUT4   |     3|
|7     |FDCE   |    19|
|8     |FDPE   |     4|
|9     |IBUF   |     2|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    75|
|2     |  se     |seg7x16 |    56|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 639.883 ; gain = 114.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 639.883 ; gain = 432.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 639.883 ; gain = 415.383
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 639.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 13:40:09 2021...
