/********************************************************************/
/* Coldfire C Header File
 *
 *     Date      : 2010/07/19
 *     Revision  : 0.4
 *
 *     Copyright : 1997 - 2010 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 *     http      : www.freescale.com
 *     mail      : support@freescale.com
 */

#ifndef __MCF54418_DSPI_H__
#define __MCF54418_DSPI_H__


/*********************************************************************
*
* DMA Serial Peripheral Interface (DSPI)
*
*********************************************************************/

/* Register read/write macros */
#define MCF_DSPI2_MCR                        (*(vuint32*)(0xEC038000))
#define MCF_DSPI2_TCR                        (*(vuint32*)(0xEC038008))
#define MCF_DSPI2_CTAR0                      (*(vuint32*)(0xEC03800C))
#define MCF_DSPI2_CTAR1                      (*(vuint32*)(0xEC038010))
#define MCF_DSPI2_CTAR2                      (*(vuint32*)(0xEC038014))
#define MCF_DSPI2_CTAR3                      (*(vuint32*)(0xEC038018))
#define MCF_DSPI2_CTAR4                      (*(vuint32*)(0xEC03801C))
#define MCF_DSPI2_CTAR5                      (*(vuint32*)(0xEC038020))
#define MCF_DSPI2_CTAR6                      (*(vuint32*)(0xEC038024))
#define MCF_DSPI2_CTAR7                      (*(vuint32*)(0xEC038028))
#define MCF_DSPI2_SR                         (*(vuint32*)(0xEC03802C))
#define MCF_DSPI2_RSER                       (*(vuint32*)(0xEC038030))
#define MCF_DSPI2_PUSHR                      (*(vuint32*)(0xEC038034))
#define MCF_DSPI2_POPR                       (*(vuint32*)(0xEC038038))
#define MCF_DSPI2_TXFR0                      (*(vuint32*)(0xEC03803C))
#define MCF_DSPI2_TXFR1                      (*(vuint32*)(0xEC038040))
#define MCF_DSPI2_TXFR2                      (*(vuint32*)(0xEC038044))
#define MCF_DSPI2_TXFR3                      (*(vuint32*)(0xEC038048))
#define MCF_DSPI2_TXFR4                      (*(vuint32*)(0xEC03804C))
#define MCF_DSPI2_TXFR5                      (*(vuint32*)(0xEC038050))
#define MCF_DSPI2_TXFR6                      (*(vuint32*)(0xEC038054))
#define MCF_DSPI2_TXFR7                      (*(vuint32*)(0xEC038058))
#define MCF_DSPI2_TXFR8                      (*(vuint32*)(0xEC03805C))
#define MCF_DSPI2_TXFR9                      (*(vuint32*)(0xEC038060))
#define MCF_DSPI2_TXFR10                     (*(vuint32*)(0xEC038064))
#define MCF_DSPI2_TXFR11                     (*(vuint32*)(0xEC038068))
#define MCF_DSPI2_TXFR12                     (*(vuint32*)(0xEC03806C))
#define MCF_DSPI2_TXFR13                     (*(vuint32*)(0xEC038070))
#define MCF_DSPI2_TXFR14                     (*(vuint32*)(0xEC038074))
#define MCF_DSPI2_TXFR15                     (*(vuint32*)(0xEC038078))
#define MCF_DSPI2_RXFR0                      (*(vuint32*)(0xEC03807C))
#define MCF_DSPI2_RXFR1                      (*(vuint32*)(0xEC038080))
#define MCF_DSPI2_RXFR2                      (*(vuint32*)(0xEC038084))
#define MCF_DSPI2_RXFR3                      (*(vuint32*)(0xEC038088))
#define MCF_DSPI2_RXFR4                      (*(vuint32*)(0xEC03808C))
#define MCF_DSPI2_RXFR5                      (*(vuint32*)(0xEC038090))
#define MCF_DSPI2_RXFR6                      (*(vuint32*)(0xEC038094))
#define MCF_DSPI2_RXFR7                      (*(vuint32*)(0xEC038098))
#define MCF_DSPI2_RXFR8                      (*(vuint32*)(0xEC03809C))
#define MCF_DSPI2_RXFR9                      (*(vuint32*)(0xEC0380A0))
#define MCF_DSPI2_RXFR10                     (*(vuint32*)(0xEC0380A4))
#define MCF_DSPI2_RXFR11                     (*(vuint32*)(0xEC0380A8))
#define MCF_DSPI2_RXFR12                     (*(vuint32*)(0xEC0380AC))
#define MCF_DSPI2_RXFR13                     (*(vuint32*)(0xEC0380B0))
#define MCF_DSPI2_RXFR14                     (*(vuint32*)(0xEC0380B4))
#define MCF_DSPI2_RXFR15                     (*(vuint32*)(0xEC0380B8))
#define MCF_DSPI2_CTAR(x)                    (*(vuint32*)(0xEC03800C + ((x)*0x4)))
#define MCF_DSPI2_TXFR(x)                    (*(vuint32*)(0xEC03803C + ((x)*0x4)))
#define MCF_DSPI2_RXFR(x)                    (*(vuint32*)(0xEC03807C + ((x)*0x4)))

#define MCF_DSPI3_MCR                        (*(vuint32*)(0xEC03C000))
#define MCF_DSPI3_TCR                        (*(vuint32*)(0xEC03C008))
#define MCF_DSPI3_CTAR0                      (*(vuint32*)(0xEC03C00C))
#define MCF_DSPI3_CTAR1                      (*(vuint32*)(0xEC03C010))
#define MCF_DSPI3_CTAR2                      (*(vuint32*)(0xEC03C014))
#define MCF_DSPI3_CTAR3                      (*(vuint32*)(0xEC03C018))
#define MCF_DSPI3_CTAR4                      (*(vuint32*)(0xEC03C01C))
#define MCF_DSPI3_CTAR5                      (*(vuint32*)(0xEC03C020))
#define MCF_DSPI3_CTAR6                      (*(vuint32*)(0xEC03C024))
#define MCF_DSPI3_CTAR7                      (*(vuint32*)(0xEC03C028))
#define MCF_DSPI3_SR                         (*(vuint32*)(0xEC03C02C))
#define MCF_DSPI3_RSER                       (*(vuint32*)(0xEC03C030))
#define MCF_DSPI3_PUSHR                      (*(vuint32*)(0xEC03C034))
#define MCF_DSPI3_POPR                       (*(vuint32*)(0xEC03C038))
#define MCF_DSPI3_TXFR0                      (*(vuint32*)(0xEC03C03C))
#define MCF_DSPI3_TXFR1                      (*(vuint32*)(0xEC03C040))
#define MCF_DSPI3_TXFR2                      (*(vuint32*)(0xEC03C044))
#define MCF_DSPI3_TXFR3                      (*(vuint32*)(0xEC03C048))
#define MCF_DSPI3_TXFR4                      (*(vuint32*)(0xEC03C04C))
#define MCF_DSPI3_TXFR5                      (*(vuint32*)(0xEC03C050))
#define MCF_DSPI3_TXFR6                      (*(vuint32*)(0xEC03C054))
#define MCF_DSPI3_TXFR7                      (*(vuint32*)(0xEC03C058))
#define MCF_DSPI3_TXFR8                      (*(vuint32*)(0xEC03C05C))
#define MCF_DSPI3_TXFR9                      (*(vuint32*)(0xEC03C060))
#define MCF_DSPI3_TXFR10                     (*(vuint32*)(0xEC03C064))
#define MCF_DSPI3_TXFR11                     (*(vuint32*)(0xEC03C068))
#define MCF_DSPI3_TXFR12                     (*(vuint32*)(0xEC03C06C))
#define MCF_DSPI3_TXFR13                     (*(vuint32*)(0xEC03C070))
#define MCF_DSPI3_TXFR14                     (*(vuint32*)(0xEC03C074))
#define MCF_DSPI3_TXFR15                     (*(vuint32*)(0xEC03C078))
#define MCF_DSPI3_RXFR0                      (*(vuint32*)(0xEC03C07C))
#define MCF_DSPI3_RXFR1                      (*(vuint32*)(0xEC03C080))
#define MCF_DSPI3_RXFR2                      (*(vuint32*)(0xEC03C084))
#define MCF_DSPI3_RXFR3                      (*(vuint32*)(0xEC03C088))
#define MCF_DSPI3_RXFR4                      (*(vuint32*)(0xEC03C08C))
#define MCF_DSPI3_RXFR5                      (*(vuint32*)(0xEC03C090))
#define MCF_DSPI3_RXFR6                      (*(vuint32*)(0xEC03C094))
#define MCF_DSPI3_RXFR7                      (*(vuint32*)(0xEC03C098))
#define MCF_DSPI3_RXFR8                      (*(vuint32*)(0xEC03C09C))
#define MCF_DSPI3_RXFR9                      (*(vuint32*)(0xEC03C0A0))
#define MCF_DSPI3_RXFR10                     (*(vuint32*)(0xEC03C0A4))
#define MCF_DSPI3_RXFR11                     (*(vuint32*)(0xEC03C0A8))
#define MCF_DSPI3_RXFR12                     (*(vuint32*)(0xEC03C0AC))
#define MCF_DSPI3_RXFR13                     (*(vuint32*)(0xEC03C0B0))
#define MCF_DSPI3_RXFR14                     (*(vuint32*)(0xEC03C0B4))
#define MCF_DSPI3_RXFR15                     (*(vuint32*)(0xEC03C0B8))
#define MCF_DSPI3_CTAR(x)                    (*(vuint32*)(0xEC03C00C + ((x)*0x4)))
#define MCF_DSPI3_TXFR(x)                    (*(vuint32*)(0xEC03C03C + ((x)*0x4)))
#define MCF_DSPI3_RXFR(x)                    (*(vuint32*)(0xEC03C07C + ((x)*0x4)))

#define MCF_DSPI1_MCR                        (*(vuint32*)(0xFC03C000))
#define MCF_DSPI1_TCR                        (*(vuint32*)(0xFC03C008))
#define MCF_DSPI1_CTAR0                      (*(vuint32*)(0xFC03C00C))
#define MCF_DSPI1_CTAR1                      (*(vuint32*)(0xFC03C010))
#define MCF_DSPI1_CTAR2                      (*(vuint32*)(0xFC03C014))
#define MCF_DSPI1_CTAR3                      (*(vuint32*)(0xFC03C018))
#define MCF_DSPI1_CTAR4                      (*(vuint32*)(0xFC03C01C))
#define MCF_DSPI1_CTAR5                      (*(vuint32*)(0xFC03C020))
#define MCF_DSPI1_CTAR6                      (*(vuint32*)(0xFC03C024))
#define MCF_DSPI1_CTAR7                      (*(vuint32*)(0xFC03C028))
#define MCF_DSPI1_SR                         (*(vuint32*)(0xFC03C02C))
#define MCF_DSPI1_RSER                       (*(vuint32*)(0xFC03C030))
#define MCF_DSPI1_PUSHR                      (*(vuint32*)(0xFC03C034))
#define MCF_DSPI1_POPR                       (*(vuint32*)(0xFC03C038))
#define MCF_DSPI1_TXFR0                      (*(vuint32*)(0xFC03C03C))
#define MCF_DSPI1_TXFR1                      (*(vuint32*)(0xFC03C040))
#define MCF_DSPI1_TXFR2                      (*(vuint32*)(0xFC03C044))
#define MCF_DSPI1_TXFR3                      (*(vuint32*)(0xFC03C048))
#define MCF_DSPI1_TXFR4                      (*(vuint32*)(0xFC03C04C))
#define MCF_DSPI1_TXFR5                      (*(vuint32*)(0xFC03C050))
#define MCF_DSPI1_TXFR6                      (*(vuint32*)(0xFC03C054))
#define MCF_DSPI1_TXFR7                      (*(vuint32*)(0xFC03C058))
#define MCF_DSPI1_TXFR8                      (*(vuint32*)(0xFC03C05C))
#define MCF_DSPI1_TXFR9                      (*(vuint32*)(0xFC03C060))
#define MCF_DSPI1_TXFR10                     (*(vuint32*)(0xFC03C064))
#define MCF_DSPI1_TXFR11                     (*(vuint32*)(0xFC03C068))
#define MCF_DSPI1_TXFR12                     (*(vuint32*)(0xFC03C06C))
#define MCF_DSPI1_TXFR13                     (*(vuint32*)(0xFC03C070))
#define MCF_DSPI1_TXFR14                     (*(vuint32*)(0xFC03C074))
#define MCF_DSPI1_TXFR15                     (*(vuint32*)(0xFC03C078))
#define MCF_DSPI1_RXFR0                      (*(vuint32*)(0xFC03C07C))
#define MCF_DSPI1_RXFR1                      (*(vuint32*)(0xFC03C080))
#define MCF_DSPI1_RXFR2                      (*(vuint32*)(0xFC03C084))
#define MCF_DSPI1_RXFR3                      (*(vuint32*)(0xFC03C088))
#define MCF_DSPI1_RXFR4                      (*(vuint32*)(0xFC03C08C))
#define MCF_DSPI1_RXFR5                      (*(vuint32*)(0xFC03C090))
#define MCF_DSPI1_RXFR6                      (*(vuint32*)(0xFC03C094))
#define MCF_DSPI1_RXFR7                      (*(vuint32*)(0xFC03C098))
#define MCF_DSPI1_RXFR8                      (*(vuint32*)(0xFC03C09C))
#define MCF_DSPI1_RXFR9                      (*(vuint32*)(0xFC03C0A0))
#define MCF_DSPI1_RXFR10                     (*(vuint32*)(0xFC03C0A4))
#define MCF_DSPI1_RXFR11                     (*(vuint32*)(0xFC03C0A8))
#define MCF_DSPI1_RXFR12                     (*(vuint32*)(0xFC03C0AC))
#define MCF_DSPI1_RXFR13                     (*(vuint32*)(0xFC03C0B0))
#define MCF_DSPI1_RXFR14                     (*(vuint32*)(0xFC03C0B4))
#define MCF_DSPI1_RXFR15                     (*(vuint32*)(0xFC03C0B8))
#define MCF_DSPI1_CTAR(x)                    (*(vuint32*)(0xFC03C00C + ((x)*0x4)))
#define MCF_DSPI1_TXFR(x)                    (*(vuint32*)(0xFC03C03C + ((x)*0x4)))
#define MCF_DSPI1_RXFR(x)                    (*(vuint32*)(0xFC03C07C + ((x)*0x4)))

#define MCF_DSPI0_MCR                        (*(vuint32*)(0xFC05C000))
#define MCF_DSPI0_TCR                        (*(vuint32*)(0xFC05C008))
#define MCF_DSPI0_CTAR0                      (*(vuint32*)(0xFC05C00C))
#define MCF_DSPI0_CTAR1                      (*(vuint32*)(0xFC05C010))
#define MCF_DSPI0_CTAR2                      (*(vuint32*)(0xFC05C014))
#define MCF_DSPI0_CTAR3                      (*(vuint32*)(0xFC05C018))
#define MCF_DSPI0_CTAR4                      (*(vuint32*)(0xFC05C01C))
#define MCF_DSPI0_CTAR5                      (*(vuint32*)(0xFC05C020))
#define MCF_DSPI0_CTAR6                      (*(vuint32*)(0xFC05C024))
#define MCF_DSPI0_CTAR7                      (*(vuint32*)(0xFC05C028))
#define MCF_DSPI0_SR                         (*(vuint32*)(0xFC05C02C))
#define MCF_DSPI0_RSER                       (*(vuint32*)(0xFC05C030))
#define MCF_DSPI0_PUSHR                      (*(vuint32*)(0xFC05C034))
#define MCF_DSPI0_POPR                       (*(vuint32*)(0xFC05C038))
#define MCF_DSPI0_TXFR0                      (*(vuint32*)(0xFC05C03C))
#define MCF_DSPI0_TXFR1                      (*(vuint32*)(0xFC05C040))
#define MCF_DSPI0_TXFR2                      (*(vuint32*)(0xFC05C044))
#define MCF_DSPI0_TXFR3                      (*(vuint32*)(0xFC05C048))
#define MCF_DSPI0_TXFR4                      (*(vuint32*)(0xFC05C04C))
#define MCF_DSPI0_TXFR5                      (*(vuint32*)(0xFC05C050))
#define MCF_DSPI0_TXFR6                      (*(vuint32*)(0xFC05C054))
#define MCF_DSPI0_TXFR7                      (*(vuint32*)(0xFC05C058))
#define MCF_DSPI0_TXFR8                      (*(vuint32*)(0xFC05C05C))
#define MCF_DSPI0_TXFR9                      (*(vuint32*)(0xFC05C060))
#define MCF_DSPI0_TXFR10                     (*(vuint32*)(0xFC05C064))
#define MCF_DSPI0_TXFR11                     (*(vuint32*)(0xFC05C068))
#define MCF_DSPI0_TXFR12                     (*(vuint32*)(0xFC05C06C))
#define MCF_DSPI0_TXFR13                     (*(vuint32*)(0xFC05C070))
#define MCF_DSPI0_TXFR14                     (*(vuint32*)(0xFC05C074))
#define MCF_DSPI0_TXFR15                     (*(vuint32*)(0xFC05C078))
#define MCF_DSPI0_RXFR0                      (*(vuint32*)(0xFC05C07C))
#define MCF_DSPI0_RXFR1                      (*(vuint32*)(0xFC05C080))
#define MCF_DSPI0_RXFR2                      (*(vuint32*)(0xFC05C084))
#define MCF_DSPI0_RXFR3                      (*(vuint32*)(0xFC05C088))
#define MCF_DSPI0_RXFR4                      (*(vuint32*)(0xFC05C08C))
#define MCF_DSPI0_RXFR5                      (*(vuint32*)(0xFC05C090))
#define MCF_DSPI0_RXFR6                      (*(vuint32*)(0xFC05C094))
#define MCF_DSPI0_RXFR7                      (*(vuint32*)(0xFC05C098))
#define MCF_DSPI0_RXFR8                      (*(vuint32*)(0xFC05C09C))
#define MCF_DSPI0_RXFR9                      (*(vuint32*)(0xFC05C0A0))
#define MCF_DSPI0_RXFR10                     (*(vuint32*)(0xFC05C0A4))
#define MCF_DSPI0_RXFR11                     (*(vuint32*)(0xFC05C0A8))
#define MCF_DSPI0_RXFR12                     (*(vuint32*)(0xFC05C0AC))
#define MCF_DSPI0_RXFR13                     (*(vuint32*)(0xFC05C0B0))
#define MCF_DSPI0_RXFR14                     (*(vuint32*)(0xFC05C0B4))
#define MCF_DSPI0_RXFR15                     (*(vuint32*)(0xFC05C0B8))
#define MCF_DSPI0_CTAR(x)                    (*(vuint32*)(0xFC05C00C + ((x)*0x4)))
#define MCF_DSPI0_TXFR(x)                    (*(vuint32*)(0xFC05C03C + ((x)*0x4)))
#define MCF_DSPI0_RXFR(x)                    (*(vuint32*)(0xFC05C07C + ((x)*0x4)))


/* Other macros */
#define MCF_DSPI_MCR(x)                      (*(vuint32*)(0xEC038000 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TCR(x)                      (*(vuint32*)(0xEC038008 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR0(x)                    (*(vuint32*)(0xEC03800C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR1(x)                    (*(vuint32*)(0xEC038010 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR2(x)                    (*(vuint32*)(0xEC038014 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR3(x)                    (*(vuint32*)(0xEC038018 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR4(x)                    (*(vuint32*)(0xEC03801C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR5(x)                    (*(vuint32*)(0xEC038020 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR6(x)                    (*(vuint32*)(0xEC038024 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_CTAR7(x)                    (*(vuint32*)(0xEC038028 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_SR(x)                       (*(vuint32*)(0xEC03802C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RSER(x)                     (*(vuint32*)(0xEC038030 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_PUSHR(x)                    (*(vuint32*)(0xEC038034 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_POPR(x)                     (*(vuint32*)(0xEC038038 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR0(x)                    (*(vuint32*)(0xEC03803C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR1(x)                    (*(vuint32*)(0xEC038040 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR2(x)                    (*(vuint32*)(0xEC038044 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR3(x)                    (*(vuint32*)(0xEC038048 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR4(x)                    (*(vuint32*)(0xEC03804C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR5(x)                    (*(vuint32*)(0xEC038050 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR6(x)                    (*(vuint32*)(0xEC038054 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR7(x)                    (*(vuint32*)(0xEC038058 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR8(x)                    (*(vuint32*)(0xEC03805C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR9(x)                    (*(vuint32*)(0xEC038060 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR10(x)                   (*(vuint32*)(0xEC038064 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR11(x)                   (*(vuint32*)(0xEC038068 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR12(x)                   (*(vuint32*)(0xEC03806C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR13(x)                   (*(vuint32*)(0xEC038070 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR14(x)                   (*(vuint32*)(0xEC038074 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_TXFR15(x)                   (*(vuint32*)(0xEC038078 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR0(x)                    (*(vuint32*)(0xEC03807C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR1(x)                    (*(vuint32*)(0xEC038080 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR2(x)                    (*(vuint32*)(0xEC038084 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR3(x)                    (*(vuint32*)(0xEC038088 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR4(x)                    (*(vuint32*)(0xEC03808C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR5(x)                    (*(vuint32*)(0xEC038090 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR6(x)                    (*(vuint32*)(0xEC038094 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR7(x)                    (*(vuint32*)(0xEC038098 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR8(x)                    (*(vuint32*)(0xEC03809C + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR9(x)                    (*(vuint32*)(0xEC0380A0 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR10(x)                   (*(vuint32*)(0xEC0380A4 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR11(x)                   (*(vuint32*)(0xEC0380A8 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR12(x)                   (*(vuint32*)(0xEC0380AC + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR13(x)                   (*(vuint32*)(0xEC0380B0 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR14(x)                   (*(vuint32*)(0xEC0380B4 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))
#define MCF_DSPI_RXFR15(x)                   (*(vuint32*)(0xEC0380B8 + ((x<2)? (0x10024000 + ((x)*0x4000) - ((x)*0x24000)) : ((x-2)*0x4000))))))




/* Bit definitions and macros for MCF_DSPI_MCR */
#define MCF_DSPI_MCR_HALT                    (0x1)
#define MCF_DSPI_MCR_SMPL_PT(x)              (((x)&0x3)<<0x8)
#define MCF_DSPI_MCR_SMPL_PT_0CLK            (0)
#define MCF_DSPI_MCR_SMPL_PT_1CLK            (0x100)
#define MCF_DSPI_MCR_SMPL_PT_2CLK            (0x200)
#define MCF_DSPI_MCR_CLR_RXF                 (0x400)
#define MCF_DSPI_MCR_CLR_TXF                 (0x800)
#define MCF_DSPI_MCR_DIS_RXF                 (0x1000)
#define MCF_DSPI_MCR_DIS_TXF                 (0x2000)
#define MCF_DSPI_MCR_MDIS                    (0x4000)
#define MCF_DSPI_MCR_PCSIS0                  (0x10000)
#define MCF_DSPI_MCR_ROOE                    (0x1000000)
#define MCF_DSPI_MCR_MTFE                    (0x4000000)
#define MCF_DSPI_MCR_FRZ                     (0x8000000)
#define MCF_DSPI_MCR_DCONF(x)                (((x)&0x3)<<0x1C)
#define MCF_DSPI_MCR_CONT_SCKE               (0x40000000)
#define MCF_DSPI_MCR_MSTR                    (0x80000000)
#define MCF_DSPI_MCR_PCSIS1                  (0x20000)
#define MCF_DSPI_MCR_PCSIS2                  (0x40000)
#define MCF_DSPI_MCR_PCSIS3                  (0x80000)

/* Bit definitions and macros for MCF_DSPI_TCR */
#define MCF_DSPI_TCR_SPI_TCNT(x)             (((x)&0xFFFF)<<0x10)

/* Bit definitions and macros for MCF_DSPI_CTAR */
#define MCF_DSPI_CTAR_BR(x)                  (((x)&0xF)<<0)
#define MCF_DSPI_CTAR_DT(x)                  (((x)&0xF)<<0x4)
#define MCF_DSPI_CTAR_ASC(x)                 (((x)&0xF)<<0x8)
#define MCF_DSPI_CTAR_CSSCK(x)               (((x)&0xF)<<0xC)
#define MCF_DSPI_CTAR_PBR(x)                 (((x)&0x3)<<0x10)
#define MCF_DSPI_CTAR_PBR_2CLK               (0)
#define MCF_DSPI_CTAR_PBR_3CLK               (0x10000)
#define MCF_DSPI_CTAR_PBR_5CLK               (0x20000)
#define MCF_DSPI_CTAR_PBR_7CLK               (0x30000)
#define MCF_DSPI_CTAR_PDT(x)                 (((x)&0x3)<<0x12)
#define MCF_DSPI_CTAR_PDT_1CLK               (0)
#define MCF_DSPI_CTAR_PDT_3CLK               (0x40000)
#define MCF_DSPI_CTAR_PDT_5CLK               (0x80000)
#define MCF_DSPI_CTAR_PDT_7CLK               (0xC0000)
#define MCF_DSPI_CTAR_PASC(x)                (((x)&0x3)<<0x14)
#define MCF_DSPI_CTAR_PASC_1CLK              (0)
#define MCF_DSPI_CTAR_PASC_3CLK              (0x100000)
#define MCF_DSPI_CTAR_PASC_5CLK              (0x200000)
#define MCF_DSPI_CTAR_PASC_7CLK              (0x300000)
#define MCF_DSPI_CTAR_PCSSCK(x)              (((x)&0x3)<<0x16)
#define MCF_DSPI_CTAR_LSBFE                  (0x1000000)
#define MCF_DSPI_CTAR_CPHA                   (0x2000000)
#define MCF_DSPI_CTAR_CPOL                   (0x4000000)
#define MCF_DSPI_CTAR_FMSZ(x)                (((x)&0xF)<<0x1B)
#define MCF_DSPI_CTAR_DBR                    (0x80000000)

/* Bit definitions and macros for MCF_DSPI_SR */
#define MCF_DSPI_SR_POPNXTPTR(x)             (((x)&0xF)<<0)
#define MCF_DSPI_SR_RXCTR(x)                 (((x)&0xF)<<0x4)
#define MCF_DSPI_SR_TXNXTPTR(x)              (((x)&0xF)<<0x8)
#define MCF_DSPI_SR_TXCTR(x)                 (((x)&0xF)<<0xC)
#define MCF_DSPI_SR_RFDF                     (0x20000)
#define MCF_DSPI_SR_RFOF                     (0x80000)
#define MCF_DSPI_SR_TFFF                     (0x2000000)
#define MCF_DSPI_SR_TFUF                     (0x8000000)
#define MCF_DSPI_SR_EOQF                     (0x10000000)
#define MCF_DSPI_SR_TXRXS                    (0x40000000)
#define MCF_DSPI_SR_TCF                      (0x80000000)

/* Bit definitions and macros for MCF_DSPI_RSER */
#define MCF_DSPI_RSER_RFDF_DIRS              (0x10000)
#define MCF_DSPI_RSER_RFDF_RE                (0x20000)
#define MCF_DSPI_RSER_RFOF_RE                (0x80000)
#define MCF_DSPI_RSER_TFFF_DIRS              (0x1000000)
#define MCF_DSPI_RSER_TFFF_RE                (0x2000000)
#define MCF_DSPI_RSER_TFUF_RE                (0x8000000)
#define MCF_DSPI_RSER_EOQF_RE                (0x10000000)
#define MCF_DSPI_RSER_TCF_RE                 (0x80000000)

/* Bit definitions and macros for MCF_DSPI_PUSHR */
#define MCF_DSPI_PUSHR_TXDATA(x)             (((x)&0xFFFF)<<0)
#define MCF_DSPI_PUSHR_PCS0                  (0x10000)
#define MCF_DSPI_PUSHR_CTCNT                 (0x4000000)
#define MCF_DSPI_PUSHR_EOQ                   (0x8000000)
#define MCF_DSPI_PUSHR_CTAS(x)               (((x)&0x7)<<0x1C)
#define MCF_DSPI_PUSHR_CONT                  (0x80000000)
#define MCF_DSPI_PUSHR_PCS1                  (0x20000)
#define MCF_DSPI_PUSHR_PCS2                  (0x40000)
#define MCF_DSPI_PUSHR_PCS3                  (0x80000)

/* Bit definitions and macros for MCF_DSPI_POPR */
#define MCF_DSPI_POPR_RXDATA(x)              (((x)&0xFFFF)<<0)

/* Bit definitions and macros for MCF_DSPI_TXFR */
#define MCF_DSPI_TXFR_TXDATA(x)              (((x)&0xFFFF)<<0)
#define MCF_DSPI_TXFR_TXCMD(x)               (((x)&0xFFFF)<<0x10)

/* Bit definitions and macros for MCF_DSPI_RXFR */
#define MCF_DSPI_RXFR_RXDATA(x)              (((x)&0xFFFF)<<0)


#endif /* __MCF54418_DSPI_H__ */
