

================================================================
== Vivado HLS Report for 'DiagMatMul'
================================================================
* Date:           Mon Sep 20 13:23:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      192|      192| 1.920 us | 1.920 us |  192|  192|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |      190|      190|        71|          8|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      28|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     10|     710|     828|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1779|    -|
|Register         |        0|      -|    2471|     448|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     10|    3181|    3083|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |matmul_fadd_32ns_bkb_U1  |matmul_fadd_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_bkb_U2  |matmul_fadd_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fmul_32ns_cud_U3  |matmul_fmul_32ns_cud  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_cud_U4  |matmul_fmul_32ns_cud  |        0|      3|  128|  135|    0|
    |matmul_mux_164_32dEe_U5  |matmul_mux_164_32dEe  |        0|      0|    0|   65|    0|
    |matmul_mux_164_32dEe_U6  |matmul_mux_164_32dEe  |        0|      0|    0|   65|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  710|  828|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_2696_p2         |     +    |      0|  0|  15|           5|           1|
    |icmp_ln5_fu_2690_p2  |   icmp   |      0|  0|  11|           5|           6|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  28|          11|           9|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_0_address0                   |  44|          9|    4|         36|
    |A_0_address1                   |  44|          9|    4|         36|
    |A_10_address0                  |  44|          9|    4|         36|
    |A_10_address1                  |  44|          9|    4|         36|
    |A_11_address0                  |  44|          9|    4|         36|
    |A_11_address1                  |  44|          9|    4|         36|
    |A_12_address0                  |  44|          9|    4|         36|
    |A_12_address1                  |  44|          9|    4|         36|
    |A_13_address0                  |  44|          9|    4|         36|
    |A_13_address1                  |  44|          9|    4|         36|
    |A_14_address0                  |  44|          9|    4|         36|
    |A_14_address1                  |  44|          9|    4|         36|
    |A_15_address0                  |  44|          9|    4|         36|
    |A_15_address1                  |  44|          9|    4|         36|
    |A_1_address0                   |  44|          9|    4|         36|
    |A_1_address1                   |  44|          9|    4|         36|
    |A_2_address0                   |  44|          9|    4|         36|
    |A_2_address1                   |  44|          9|    4|         36|
    |A_3_address0                   |  44|          9|    4|         36|
    |A_3_address1                   |  44|          9|    4|         36|
    |A_4_address0                   |  44|          9|    4|         36|
    |A_4_address1                   |  44|          9|    4|         36|
    |A_5_address0                   |  44|          9|    4|         36|
    |A_5_address1                   |  44|          9|    4|         36|
    |A_6_address0                   |  44|          9|    4|         36|
    |A_6_address1                   |  44|          9|    4|         36|
    |A_7_address0                   |  44|          9|    4|         36|
    |A_7_address1                   |  44|          9|    4|         36|
    |A_8_address0                   |  44|          9|    4|         36|
    |A_8_address1                   |  44|          9|    4|         36|
    |A_9_address0                   |  44|          9|    4|         36|
    |A_9_address1                   |  44|          9|    4|         36|
    |ap_NS_fsm                      |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter8        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_2547_p4  |   9|          2|    5|         10|
    |grp_fu_2554_p0                 |  44|          9|   32|        288|
    |grp_fu_2554_p1                 |  44|          9|   32|        288|
    |grp_fu_2559_p0                 |  44|          9|   32|        288|
    |grp_fu_2559_p1                 |  44|          9|   32|        288|
    |grp_fu_2564_p0                 |  15|          3|   32|         96|
    |grp_fu_2564_p1                 |  44|          9|   32|        288|
    |grp_fu_2568_p0                 |  15|          3|   32|         96|
    |grp_fu_2568_p1                 |  44|          9|   32|        288|
    |i_0_reg_2543                   |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1779|        365|  396|       3105|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |B_0_load_reg_4106             |  32|   0|   32|          0|
    |B_10_load_reg_4156            |  32|   0|   32|          0|
    |B_11_load_reg_4161            |  32|   0|   32|          0|
    |B_12_load_reg_4166            |  32|   0|   32|          0|
    |B_13_load_reg_4171            |  32|   0|   32|          0|
    |B_14_load_reg_4176            |  32|   0|   32|          0|
    |B_15_load_reg_4181            |  32|   0|   32|          0|
    |B_1_load_reg_4111             |  32|   0|   32|          0|
    |B_2_load_reg_4116             |  32|   0|   32|          0|
    |B_3_load_reg_4121             |  32|   0|   32|          0|
    |B_4_load_reg_4126             |  32|   0|   32|          0|
    |B_5_load_reg_4131             |  32|   0|   32|          0|
    |B_6_load_reg_4136             |  32|   0|   32|          0|
    |B_7_load_reg_4141             |  32|   0|   32|          0|
    |B_8_load_reg_4146             |  32|   0|   32|          0|
    |B_9_load_reg_4151             |  32|   0|   32|          0|
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |i_0_reg_2543                  |   5|   0|    5|          0|
    |i_reg_4010                    |   5|   0|    5|          0|
    |icmp_ln5_reg_4006             |   1|   0|    1|          0|
    |reg_2646                      |  32|   0|   32|          0|
    |reg_2651                      |  32|   0|   32|          0|
    |reg_2656                      |  32|   0|   32|          0|
    |reg_2661                      |  32|   0|   32|          0|
    |reg_2666                      |  32|   0|   32|          0|
    |reg_2672                      |  32|   0|   32|          0|
    |reg_2678                      |  32|   0|   32|          0|
    |reg_2684                      |  32|   0|   32|          0|
    |res_10_reg_4286               |  32|   0|   32|          0|
    |res_11_reg_4291               |  32|   0|   32|          0|
    |res_14_reg_4296               |  32|   0|   32|          0|
    |res_2_reg_4266                |  32|   0|   32|          0|
    |res_3_reg_4271                |  32|   0|   32|          0|
    |res_6_reg_4276                |  32|   0|   32|          0|
    |res_7_reg_4281                |  32|   0|   32|          0|
    |tmp1_reg_4186                 |  32|   0|   32|          0|
    |tmp_10_reg_4241               |  32|   0|   32|          0|
    |tmp_11_reg_4246               |  32|   0|   32|          0|
    |tmp_12_reg_4251               |  32|   0|   32|          0|
    |tmp_13_reg_4256               |  32|   0|   32|          0|
    |tmp_14_reg_4261               |  32|   0|   32|          0|
    |tmp_1_reg_4191                |  32|   0|   32|          0|
    |tmp_2_reg_4196                |  32|   0|   32|          0|
    |tmp_3_reg_4201                |  32|   0|   32|          0|
    |tmp_3_reg_4201_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_4_reg_4206                |  32|   0|   32|          0|
    |tmp_5_reg_4211                |  32|   0|   32|          0|
    |tmp_6_reg_4216                |  32|   0|   32|          0|
    |tmp_7_reg_4221                |  32|   0|   32|          0|
    |tmp_8_reg_4226                |  32|   0|   32|          0|
    |tmp_9_reg_4231                |  32|   0|   32|          0|
    |tmp_s_reg_4236                |  32|   0|   32|          0|
    |trunc_ln9_reg_4020            |   4|   0|    4|          0|
    |zext_ln9_reg_4015             |   5|   0|   64|         59|
    |icmp_ln5_reg_4006             |  64|  32|    1|          0|
    |tmp_10_reg_4241               |  64|  32|   32|          0|
    |tmp_11_reg_4246               |  64|  32|   32|          0|
    |tmp_12_reg_4251               |  64|  32|   32|          0|
    |tmp_13_reg_4256               |  64|  32|   32|          0|
    |tmp_14_reg_4261               |  64|  32|   32|          0|
    |tmp_4_reg_4206                |  64|  32|   32|          0|
    |tmp_5_reg_4211                |  64|  32|   32|          0|
    |tmp_6_reg_4216                |  64|  32|   32|          0|
    |tmp_7_reg_4221                |  64|  32|   32|          0|
    |tmp_8_reg_4226                |  64|  32|   32|          0|
    |tmp_9_reg_4231                |  64|  32|   32|          0|
    |tmp_s_reg_4236                |  64|  32|   32|          0|
    |zext_ln9_reg_4015             |  64|  32|   64|         59|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2471| 448| 2083|        118|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  DiagMatMul  | return value |
|A_0_address0   | out |    4|  ap_memory |      A_0     |     array    |
|A_0_ce0        | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q0         |  in |   32|  ap_memory |      A_0     |     array    |
|A_0_address1   | out |    4|  ap_memory |      A_0     |     array    |
|A_0_ce1        | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q1         |  in |   32|  ap_memory |      A_0     |     array    |
|A_1_address0   | out |    4|  ap_memory |      A_1     |     array    |
|A_1_ce0        | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q0         |  in |   32|  ap_memory |      A_1     |     array    |
|A_1_address1   | out |    4|  ap_memory |      A_1     |     array    |
|A_1_ce1        | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q1         |  in |   32|  ap_memory |      A_1     |     array    |
|A_2_address0   | out |    4|  ap_memory |      A_2     |     array    |
|A_2_ce0        | out |    1|  ap_memory |      A_2     |     array    |
|A_2_q0         |  in |   32|  ap_memory |      A_2     |     array    |
|A_2_address1   | out |    4|  ap_memory |      A_2     |     array    |
|A_2_ce1        | out |    1|  ap_memory |      A_2     |     array    |
|A_2_q1         |  in |   32|  ap_memory |      A_2     |     array    |
|A_3_address0   | out |    4|  ap_memory |      A_3     |     array    |
|A_3_ce0        | out |    1|  ap_memory |      A_3     |     array    |
|A_3_q0         |  in |   32|  ap_memory |      A_3     |     array    |
|A_3_address1   | out |    4|  ap_memory |      A_3     |     array    |
|A_3_ce1        | out |    1|  ap_memory |      A_3     |     array    |
|A_3_q1         |  in |   32|  ap_memory |      A_3     |     array    |
|A_4_address0   | out |    4|  ap_memory |      A_4     |     array    |
|A_4_ce0        | out |    1|  ap_memory |      A_4     |     array    |
|A_4_q0         |  in |   32|  ap_memory |      A_4     |     array    |
|A_4_address1   | out |    4|  ap_memory |      A_4     |     array    |
|A_4_ce1        | out |    1|  ap_memory |      A_4     |     array    |
|A_4_q1         |  in |   32|  ap_memory |      A_4     |     array    |
|A_5_address0   | out |    4|  ap_memory |      A_5     |     array    |
|A_5_ce0        | out |    1|  ap_memory |      A_5     |     array    |
|A_5_q0         |  in |   32|  ap_memory |      A_5     |     array    |
|A_5_address1   | out |    4|  ap_memory |      A_5     |     array    |
|A_5_ce1        | out |    1|  ap_memory |      A_5     |     array    |
|A_5_q1         |  in |   32|  ap_memory |      A_5     |     array    |
|A_6_address0   | out |    4|  ap_memory |      A_6     |     array    |
|A_6_ce0        | out |    1|  ap_memory |      A_6     |     array    |
|A_6_q0         |  in |   32|  ap_memory |      A_6     |     array    |
|A_6_address1   | out |    4|  ap_memory |      A_6     |     array    |
|A_6_ce1        | out |    1|  ap_memory |      A_6     |     array    |
|A_6_q1         |  in |   32|  ap_memory |      A_6     |     array    |
|A_7_address0   | out |    4|  ap_memory |      A_7     |     array    |
|A_7_ce0        | out |    1|  ap_memory |      A_7     |     array    |
|A_7_q0         |  in |   32|  ap_memory |      A_7     |     array    |
|A_7_address1   | out |    4|  ap_memory |      A_7     |     array    |
|A_7_ce1        | out |    1|  ap_memory |      A_7     |     array    |
|A_7_q1         |  in |   32|  ap_memory |      A_7     |     array    |
|A_8_address0   | out |    4|  ap_memory |      A_8     |     array    |
|A_8_ce0        | out |    1|  ap_memory |      A_8     |     array    |
|A_8_q0         |  in |   32|  ap_memory |      A_8     |     array    |
|A_8_address1   | out |    4|  ap_memory |      A_8     |     array    |
|A_8_ce1        | out |    1|  ap_memory |      A_8     |     array    |
|A_8_q1         |  in |   32|  ap_memory |      A_8     |     array    |
|A_9_address0   | out |    4|  ap_memory |      A_9     |     array    |
|A_9_ce0        | out |    1|  ap_memory |      A_9     |     array    |
|A_9_q0         |  in |   32|  ap_memory |      A_9     |     array    |
|A_9_address1   | out |    4|  ap_memory |      A_9     |     array    |
|A_9_ce1        | out |    1|  ap_memory |      A_9     |     array    |
|A_9_q1         |  in |   32|  ap_memory |      A_9     |     array    |
|A_10_address0  | out |    4|  ap_memory |     A_10     |     array    |
|A_10_ce0       | out |    1|  ap_memory |     A_10     |     array    |
|A_10_q0        |  in |   32|  ap_memory |     A_10     |     array    |
|A_10_address1  | out |    4|  ap_memory |     A_10     |     array    |
|A_10_ce1       | out |    1|  ap_memory |     A_10     |     array    |
|A_10_q1        |  in |   32|  ap_memory |     A_10     |     array    |
|A_11_address0  | out |    4|  ap_memory |     A_11     |     array    |
|A_11_ce0       | out |    1|  ap_memory |     A_11     |     array    |
|A_11_q0        |  in |   32|  ap_memory |     A_11     |     array    |
|A_11_address1  | out |    4|  ap_memory |     A_11     |     array    |
|A_11_ce1       | out |    1|  ap_memory |     A_11     |     array    |
|A_11_q1        |  in |   32|  ap_memory |     A_11     |     array    |
|A_12_address0  | out |    4|  ap_memory |     A_12     |     array    |
|A_12_ce0       | out |    1|  ap_memory |     A_12     |     array    |
|A_12_q0        |  in |   32|  ap_memory |     A_12     |     array    |
|A_12_address1  | out |    4|  ap_memory |     A_12     |     array    |
|A_12_ce1       | out |    1|  ap_memory |     A_12     |     array    |
|A_12_q1        |  in |   32|  ap_memory |     A_12     |     array    |
|A_13_address0  | out |    4|  ap_memory |     A_13     |     array    |
|A_13_ce0       | out |    1|  ap_memory |     A_13     |     array    |
|A_13_q0        |  in |   32|  ap_memory |     A_13     |     array    |
|A_13_address1  | out |    4|  ap_memory |     A_13     |     array    |
|A_13_ce1       | out |    1|  ap_memory |     A_13     |     array    |
|A_13_q1        |  in |   32|  ap_memory |     A_13     |     array    |
|A_14_address0  | out |    4|  ap_memory |     A_14     |     array    |
|A_14_ce0       | out |    1|  ap_memory |     A_14     |     array    |
|A_14_q0        |  in |   32|  ap_memory |     A_14     |     array    |
|A_14_address1  | out |    4|  ap_memory |     A_14     |     array    |
|A_14_ce1       | out |    1|  ap_memory |     A_14     |     array    |
|A_14_q1        |  in |   32|  ap_memory |     A_14     |     array    |
|A_15_address0  | out |    4|  ap_memory |     A_15     |     array    |
|A_15_ce0       | out |    1|  ap_memory |     A_15     |     array    |
|A_15_q0        |  in |   32|  ap_memory |     A_15     |     array    |
|A_15_address1  | out |    4|  ap_memory |     A_15     |     array    |
|A_15_ce1       | out |    1|  ap_memory |     A_15     |     array    |
|A_15_q1        |  in |   32|  ap_memory |     A_15     |     array    |
|B_0_address0   | out |    4|  ap_memory |      B_0     |     array    |
|B_0_ce0        | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q0         |  in |   32|  ap_memory |      B_0     |     array    |
|B_1_address0   | out |    4|  ap_memory |      B_1     |     array    |
|B_1_ce0        | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q0         |  in |   32|  ap_memory |      B_1     |     array    |
|B_2_address0   | out |    4|  ap_memory |      B_2     |     array    |
|B_2_ce0        | out |    1|  ap_memory |      B_2     |     array    |
|B_2_q0         |  in |   32|  ap_memory |      B_2     |     array    |
|B_3_address0   | out |    4|  ap_memory |      B_3     |     array    |
|B_3_ce0        | out |    1|  ap_memory |      B_3     |     array    |
|B_3_q0         |  in |   32|  ap_memory |      B_3     |     array    |
|B_4_address0   | out |    4|  ap_memory |      B_4     |     array    |
|B_4_ce0        | out |    1|  ap_memory |      B_4     |     array    |
|B_4_q0         |  in |   32|  ap_memory |      B_4     |     array    |
|B_5_address0   | out |    4|  ap_memory |      B_5     |     array    |
|B_5_ce0        | out |    1|  ap_memory |      B_5     |     array    |
|B_5_q0         |  in |   32|  ap_memory |      B_5     |     array    |
|B_6_address0   | out |    4|  ap_memory |      B_6     |     array    |
|B_6_ce0        | out |    1|  ap_memory |      B_6     |     array    |
|B_6_q0         |  in |   32|  ap_memory |      B_6     |     array    |
|B_7_address0   | out |    4|  ap_memory |      B_7     |     array    |
|B_7_ce0        | out |    1|  ap_memory |      B_7     |     array    |
|B_7_q0         |  in |   32|  ap_memory |      B_7     |     array    |
|B_8_address0   | out |    4|  ap_memory |      B_8     |     array    |
|B_8_ce0        | out |    1|  ap_memory |      B_8     |     array    |
|B_8_q0         |  in |   32|  ap_memory |      B_8     |     array    |
|B_9_address0   | out |    4|  ap_memory |      B_9     |     array    |
|B_9_ce0        | out |    1|  ap_memory |      B_9     |     array    |
|B_9_q0         |  in |   32|  ap_memory |      B_9     |     array    |
|B_10_address0  | out |    4|  ap_memory |     B_10     |     array    |
|B_10_ce0       | out |    1|  ap_memory |     B_10     |     array    |
|B_10_q0        |  in |   32|  ap_memory |     B_10     |     array    |
|B_11_address0  | out |    4|  ap_memory |     B_11     |     array    |
|B_11_ce0       | out |    1|  ap_memory |     B_11     |     array    |
|B_11_q0        |  in |   32|  ap_memory |     B_11     |     array    |
|B_12_address0  | out |    4|  ap_memory |     B_12     |     array    |
|B_12_ce0       | out |    1|  ap_memory |     B_12     |     array    |
|B_12_q0        |  in |   32|  ap_memory |     B_12     |     array    |
|B_13_address0  | out |    4|  ap_memory |     B_13     |     array    |
|B_13_ce0       | out |    1|  ap_memory |     B_13     |     array    |
|B_13_q0        |  in |   32|  ap_memory |     B_13     |     array    |
|B_14_address0  | out |    4|  ap_memory |     B_14     |     array    |
|B_14_ce0       | out |    1|  ap_memory |     B_14     |     array    |
|B_14_q0        |  in |   32|  ap_memory |     B_14     |     array    |
|B_15_address0  | out |    4|  ap_memory |     B_15     |     array    |
|B_15_ce0       | out |    1|  ap_memory |     B_15     |     array    |
|B_15_q0        |  in |   32|  ap_memory |     B_15     |     array    |
|C_address0     | out |    4|  ap_memory |       C      |     array    |
|C_ce0          | out |    1|  ap_memory |       C      |     array    |
|C_we0          | out |    1|  ap_memory |       C      |     array    |
|C_d0           | out |   32|  ap_memory |       C      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

