// MIR for `state::user::<impl at programs/drift/src/state/user.rs:2026:75: 2026:77>::assert_receiver_is_total_eq` after PreCodegen

fn state::user::<impl at programs/drift/src/state/user.rs:2026:75: 2026:77>::assert_receiver_is_total_eq(_1: &MarginMode) -> () {
    debug self => _1;
    let mut _0: ();

    bb0: {
        _0 = const ();
        return;
    }
}
