#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ae17821cf0 .scope module, "hello_tb" "hello_tb" 2 7;
 .timescale -9 -9;
v000001ae178780c0_0 .var "a", 3 0;
v000001ae1787a960_0 .var "b", 3 0;
v000001ae178794c0_0 .var "clk", 0 0;
v000001ae1787aaa0_0 .net "q", 1 0, L_000001ae1787b040;  1 drivers
v000001ae1787a500_0 .var "reset", 0 0;
S_000001ae1780e040 .scope module, "Q1" "top" 2 12, 3 2 0, S_000001ae17821cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
v000001ae17877760_0 .net "a", 3 0, v000001ae178780c0_0;  1 drivers
v000001ae17877bc0_0 .net "b", 3 0, v000001ae1787a960_0;  1 drivers
v000001ae17877d00_0 .net "clk", 0 0, v000001ae178794c0_0;  1 drivers
v000001ae17877da0_0 .net "q", 1 0, L_000001ae1787b040;  alias, 1 drivers
v000001ae17877e40_0 .net "reset", 0 0, v000001ae1787a500_0;  1 drivers
v000001ae17877ee0_0 .net "t1", 0 0, L_000001ae1787c080;  1 drivers
v000001ae17877f80_0 .net "temp1", 3 0, L_000001ae178792e0;  1 drivers
v000001ae17878020_0 .net "val", 0 0, L_000001ae1787a3c0;  1 drivers
S_000001ae1780e1d0 .scope module, "h1" "hello" 3 11, 4 29 0, S_000001ae1780e040;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "val";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
L_000001ae1787b4b0 .functor NOT 4, v000001ae1787a960_0, C4<0000>, C4<0000>, C4<0000>;
v000001ae17877b20_0 .net *"_ivl_10", 0 0, L_000001ae17879380;  1 drivers
L_000001ae178c0160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ae178767c0_0 .net/2s *"_ivl_12", 1 0, L_000001ae178c0160;  1 drivers
L_000001ae178c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae17876d60_0 .net/2s *"_ivl_14", 1 0, L_000001ae178c01a8;  1 drivers
v000001ae17876540_0 .net *"_ivl_16", 1 0, L_000001ae1787ad20;  1 drivers
v000001ae17876720_0 .net *"_ivl_4", 31 0, L_000001ae1787ae60;  1 drivers
L_000001ae178c00d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae17876f40_0 .net *"_ivl_7", 27 0, L_000001ae178c00d0;  1 drivers
L_000001ae178c0118 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001ae178764a0_0 .net/2u *"_ivl_8", 31 0, L_000001ae178c0118;  1 drivers
v000001ae17877800_0 .net "a", 3 0, v000001ae178780c0_0;  alias, 1 drivers
v000001ae178778a0_0 .net "b", 3 0, v000001ae1787a960_0;  alias, 1 drivers
v000001ae178765e0_0 .net "cout", 0 0, L_000001ae1787c080;  alias, 1 drivers
v000001ae17876ea0_0 .net "val", 0 0, L_000001ae1787a3c0;  alias, 1 drivers
v000001ae178771c0_0 .net "y", 3 0, L_000001ae178792e0;  alias, 1 drivers
L_000001ae1787ae60 .concat [ 4 28 0 0], L_000001ae178792e0, L_000001ae178c00d0;
L_000001ae17879380 .cmp/gt 32, L_000001ae178c0118, L_000001ae1787ae60;
L_000001ae1787ad20 .functor MUXZ 2, L_000001ae178c01a8, L_000001ae178c0160, L_000001ae17879380, C4<>;
L_000001ae1787a3c0 .part L_000001ae1787ad20, 0, 1;
S_000001ae1780c420 .scope module, "f1" "fourbitadder" 4 34, 4 13 0, S_000001ae1780e1d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
v000001ae17876360_0 .net "a", 3 0, v000001ae178780c0_0;  alias, 1 drivers
v000001ae178774e0_0 .net "b", 3 0, L_000001ae1787b4b0;  1 drivers
L_000001ae178c0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ae17877a80_0 .net "cin", 0 0, L_000001ae178c0088;  1 drivers
v000001ae178773a0_0 .net "cout", 0 0, L_000001ae1787c080;  alias, 1 drivers
v000001ae17877c60_0 .net "temp", 2 0, L_000001ae1787b0e0;  1 drivers
v000001ae17877440_0 .net "y", 3 0, L_000001ae178792e0;  alias, 1 drivers
L_000001ae1787a320 .part v000001ae178780c0_0, 0, 1;
L_000001ae1787ac80 .part L_000001ae1787b4b0, 0, 1;
L_000001ae17879420 .part v000001ae178780c0_0, 1, 1;
L_000001ae1787aa00 .part L_000001ae1787b4b0, 1, 1;
L_000001ae1787afa0 .part L_000001ae1787b0e0, 0, 1;
L_000001ae1787b0e0 .concat8 [ 1 1 1 0], L_000001ae17816af0, L_000001ae178163f0, L_000001ae1787b8a0;
L_000001ae17879d80 .part v000001ae178780c0_0, 2, 1;
L_000001ae17879ba0 .part L_000001ae1787b4b0, 2, 1;
L_000001ae17879c40 .part L_000001ae1787b0e0, 1, 1;
L_000001ae178792e0 .concat8 [ 1 1 1 1], L_000001ae178168c0, L_000001ae178165b0, L_000001ae17816d90, L_000001ae1787bf30;
L_000001ae1787af00 .part v000001ae178780c0_0, 3, 1;
L_000001ae17879ec0 .part L_000001ae1787b4b0, 3, 1;
L_000001ae17879ce0 .part L_000001ae1787b0e0, 2, 1;
S_000001ae1780c5b0 .scope module, "fa0" "fulladder" 4 21, 4 3 0, S_000001ae1780c420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001ae17816c40 .functor XOR 1, L_000001ae1787a320, L_000001ae1787ac80, C4<0>, C4<0>;
L_000001ae178168c0 .functor XOR 1, L_000001ae17816c40, L_000001ae178c0088, C4<0>, C4<0>;
L_000001ae17816930 .functor AND 1, L_000001ae1787a320, L_000001ae1787ac80, C4<1>, C4<1>;
L_000001ae178161c0 .functor AND 1, L_000001ae1787a320, L_000001ae178c0088, C4<1>, C4<1>;
L_000001ae17816620 .functor OR 1, L_000001ae17816930, L_000001ae178161c0, C4<0>, C4<0>;
L_000001ae17816cb0 .functor AND 1, L_000001ae1787ac80, L_000001ae178c0088, C4<1>, C4<1>;
L_000001ae17816af0 .functor OR 1, L_000001ae17816620, L_000001ae17816cb0, C4<0>, C4<0>;
v000001ae1781a5c0_0 .net *"_ivl_0", 0 0, L_000001ae17816c40;  1 drivers
v000001ae17818b80_0 .net *"_ivl_10", 0 0, L_000001ae17816cb0;  1 drivers
v000001ae17818cc0_0 .net *"_ivl_4", 0 0, L_000001ae17816930;  1 drivers
v000001ae17819da0_0 .net *"_ivl_6", 0 0, L_000001ae178161c0;  1 drivers
v000001ae178199e0_0 .net *"_ivl_8", 0 0, L_000001ae17816620;  1 drivers
v000001ae1781a3e0_0 .net "a", 0 0, L_000001ae1787a320;  1 drivers
v000001ae17819f80_0 .net "b", 0 0, L_000001ae1787ac80;  1 drivers
v000001ae178198a0_0 .net "cin", 0 0, L_000001ae178c0088;  alias, 1 drivers
v000001ae1781a340_0 .net "cout", 0 0, L_000001ae17816af0;  1 drivers
v000001ae17818900_0 .net "y", 0 0, L_000001ae178168c0;  1 drivers
S_000001ae17809c00 .scope module, "fa1" "fulladder" 4 22, 4 3 0, S_000001ae1780c420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001ae17816a80 .functor XOR 1, L_000001ae17879420, L_000001ae1787aa00, C4<0>, C4<0>;
L_000001ae178165b0 .functor XOR 1, L_000001ae17816a80, L_000001ae1787afa0, C4<0>, C4<0>;
L_000001ae17816540 .functor AND 1, L_000001ae17879420, L_000001ae1787aa00, C4<1>, C4<1>;
L_000001ae17816bd0 .functor AND 1, L_000001ae17879420, L_000001ae1787afa0, C4<1>, C4<1>;
L_000001ae17816380 .functor OR 1, L_000001ae17816540, L_000001ae17816bd0, C4<0>, C4<0>;
L_000001ae17816230 .functor AND 1, L_000001ae1787aa00, L_000001ae1787afa0, C4<1>, C4<1>;
L_000001ae178163f0 .functor OR 1, L_000001ae17816380, L_000001ae17816230, C4<0>, C4<0>;
v000001ae17818d60_0 .net *"_ivl_0", 0 0, L_000001ae17816a80;  1 drivers
v000001ae17819440_0 .net *"_ivl_10", 0 0, L_000001ae17816230;  1 drivers
v000001ae17819580_0 .net *"_ivl_4", 0 0, L_000001ae17816540;  1 drivers
v000001ae178187c0_0 .net *"_ivl_6", 0 0, L_000001ae17816bd0;  1 drivers
v000001ae17818e00_0 .net *"_ivl_8", 0 0, L_000001ae17816380;  1 drivers
v000001ae178194e0_0 .net "a", 0 0, L_000001ae17879420;  1 drivers
v000001ae17818ea0_0 .net "b", 0 0, L_000001ae1787aa00;  1 drivers
v000001ae178196c0_0 .net "cin", 0 0, L_000001ae1787afa0;  1 drivers
v000001ae17818ae0_0 .net "cout", 0 0, L_000001ae178163f0;  1 drivers
v000001ae1781a0c0_0 .net "y", 0 0, L_000001ae178165b0;  1 drivers
S_000001ae17809d90 .scope module, "fa2" "fulladder" 4 23, 4 3 0, S_000001ae1780c420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001ae17816070 .functor XOR 1, L_000001ae17879d80, L_000001ae17879ba0, C4<0>, C4<0>;
L_000001ae17816d90 .functor XOR 1, L_000001ae17816070, L_000001ae17879c40, C4<0>, C4<0>;
L_000001ae17816e00 .functor AND 1, L_000001ae17879d80, L_000001ae17879ba0, C4<1>, C4<1>;
L_000001ae178162a0 .functor AND 1, L_000001ae17879d80, L_000001ae17879c40, C4<1>, C4<1>;
L_000001ae178160e0 .functor OR 1, L_000001ae17816e00, L_000001ae178162a0, C4<0>, C4<0>;
L_000001ae17816150 .functor AND 1, L_000001ae17879ba0, L_000001ae17879c40, C4<1>, C4<1>;
L_000001ae1787b8a0 .functor OR 1, L_000001ae178160e0, L_000001ae17816150, C4<0>, C4<0>;
v000001ae17819940_0 .net *"_ivl_0", 0 0, L_000001ae17816070;  1 drivers
v000001ae17819b20_0 .net *"_ivl_10", 0 0, L_000001ae17816150;  1 drivers
v000001ae17819e40_0 .net *"_ivl_4", 0 0, L_000001ae17816e00;  1 drivers
v000001ae17819bc0_0 .net *"_ivl_6", 0 0, L_000001ae178162a0;  1 drivers
v000001ae1781a020_0 .net *"_ivl_8", 0 0, L_000001ae178160e0;  1 drivers
v000001ae178189a0_0 .net "a", 0 0, L_000001ae17879d80;  1 drivers
v000001ae17819c60_0 .net "b", 0 0, L_000001ae17879ba0;  1 drivers
v000001ae17819d00_0 .net "cin", 0 0, L_000001ae17879c40;  1 drivers
v000001ae1781a160_0 .net "cout", 0 0, L_000001ae1787b8a0;  1 drivers
v000001ae17818a40_0 .net "y", 0 0, L_000001ae17816d90;  1 drivers
S_000001ae178060c0 .scope module, "fa3" "fulladder" 4 24, 4 3 0, S_000001ae1780c420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001ae1787b910 .functor XOR 1, L_000001ae1787af00, L_000001ae17879ec0, C4<0>, C4<0>;
L_000001ae1787bf30 .functor XOR 1, L_000001ae1787b910, L_000001ae17879ce0, C4<0>, C4<0>;
L_000001ae1787b9f0 .functor AND 1, L_000001ae1787af00, L_000001ae17879ec0, C4<1>, C4<1>;
L_000001ae1787b2f0 .functor AND 1, L_000001ae1787af00, L_000001ae17879ce0, C4<1>, C4<1>;
L_000001ae1787bc90 .functor OR 1, L_000001ae1787b9f0, L_000001ae1787b2f0, C4<0>, C4<0>;
L_000001ae1787ba60 .functor AND 1, L_000001ae17879ec0, L_000001ae17879ce0, C4<1>, C4<1>;
L_000001ae1787c080 .functor OR 1, L_000001ae1787bc90, L_000001ae1787ba60, C4<0>, C4<0>;
v000001ae1781a200_0 .net *"_ivl_0", 0 0, L_000001ae1787b910;  1 drivers
v000001ae17818f40_0 .net *"_ivl_10", 0 0, L_000001ae1787ba60;  1 drivers
v000001ae17818fe0_0 .net *"_ivl_4", 0 0, L_000001ae1787b9f0;  1 drivers
v000001ae17876400_0 .net *"_ivl_6", 0 0, L_000001ae1787b2f0;  1 drivers
v000001ae17877940_0 .net *"_ivl_8", 0 0, L_000001ae1787bc90;  1 drivers
v000001ae17876e00_0 .net "a", 0 0, L_000001ae1787af00;  1 drivers
v000001ae17876900_0 .net "b", 0 0, L_000001ae17879ec0;  1 drivers
v000001ae17876ae0_0 .net "cin", 0 0, L_000001ae17879ce0;  1 drivers
v000001ae17876680_0 .net "cout", 0 0, L_000001ae1787c080;  alias, 1 drivers
v000001ae178779e0_0 .net "y", 0 0, L_000001ae1787bf30;  1 drivers
S_000001ae17806250 .scope module, "h2" "helloone" 3 12, 5 3 0, S_000001ae1780e040;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "val";
L_000001ae1787c0f0 .functor NOT 1, L_000001ae1787ab40, C4<0>, C4<0>, C4<0>;
v000001ae17876b80_0 .net *"_ivl_1", 0 0, L_000001ae1787ab40;  1 drivers
v000001ae17876c20_0 .net *"_ivl_2", 0 0, L_000001ae1787c0f0;  1 drivers
v000001ae178762c0_0 .net *"_ivl_5", 0 0, L_000001ae1787a000;  1 drivers
v000001ae17876cc0_0 .net "clk", 0 0, v000001ae178794c0_0;  alias, 1 drivers
v000001ae17877120_0 .net "q", 1 0, L_000001ae1787b040;  alias, 1 drivers
v000001ae17877260_0 .net "reset", 0 0, v000001ae1787a500_0;  alias, 1 drivers
v000001ae17877620_0 .net "temp", 0 0, L_000001ae178797e0;  1 drivers
v000001ae178776c0_0 .net "val", 0 0, L_000001ae1787a3c0;  alias, 1 drivers
L_000001ae1787ab40 .part L_000001ae1787b040, 0, 1;
L_000001ae1787a000 .part L_000001ae1787b040, 0, 1;
L_000001ae178797e0 .functor MUXZ 1, L_000001ae1787a000, L_000001ae1787c0f0, L_000001ae1787a3c0, C4<>;
L_000001ae1787b040 .concat8 [ 1 1 0 0], v000001ae17877300_0, v000001ae178769a0_0;
S_000001ae177bd8c0 .scope module, "tff1" "tflipflop" 5 12, 6 1 0, S_000001ae17806250;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001ae17877580_0 .net "clk", 0 0, v000001ae178794c0_0;  alias, 1 drivers
v000001ae17877300_0 .var "q", 0 0;
v000001ae17876860_0 .net "reset", 0 0, v000001ae1787a500_0;  alias, 1 drivers
L_000001ae178c01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ae17876fe0_0 .net "t", 0 0, L_000001ae178c01f0;  1 drivers
E_000001ae17821460 .event posedge, v000001ae17876860_0, v000001ae17877580_0;
S_000001ae177bda50 .scope module, "tff2" "tflipflop" 5 13, 6 1 0, S_000001ae17806250;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001ae17877080_0 .net "clk", 0 0, L_000001ae178797e0;  alias, 1 drivers
v000001ae178769a0_0 .var "q", 0 0;
v000001ae17878160_0 .net "reset", 0 0, v000001ae1787a500_0;  alias, 1 drivers
L_000001ae178c0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ae17876a40_0 .net "t", 0 0, L_000001ae178c0238;  1 drivers
E_000001ae178209e0 .event posedge, v000001ae17876860_0, v000001ae17877080_0;
    .scope S_000001ae177bd8c0;
T_0 ;
    %wait E_000001ae17821460;
    %load/vec4 v000001ae17876860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae17877300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ae17876fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001ae17877300_0;
    %inv;
    %assign/vec4 v000001ae17877300_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ae17877300_0;
    %assign/vec4 v000001ae17877300_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ae177bda50;
T_1 ;
    %wait E_000001ae178209e0;
    %load/vec4 v000001ae17878160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae178769a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ae17876a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001ae178769a0_0;
    %inv;
    %assign/vec4 v000001ae178769a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001ae178769a0_0;
    %assign/vec4 v000001ae178769a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ae17821cf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae178794c0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001ae178794c0_0;
    %inv;
    %store/vec4 v000001ae178794c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001ae17821cf0;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "hello_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ae17821cf0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ae178780c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ae1787a960_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae1787a500_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae1787a500_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ae178780c0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ae1787a960_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ae178780c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ae1787a960_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ae178780c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ae1787a960_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ae178780c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ae1787a960_0, 0, 4;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "hello_tb.v";
    "./top.v";
    "./hello.v";
    "./helloone.v";
    "./tflipflop.v";
