# FIFO_Designs
Verilog implementations of Synchronous and Asynchronous FIFOs with testbenches and detailed documentation. Includes designs for clock domain crossing, Gray code logic, and verification strategies.
