#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2445b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2420160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2438860 .functor NOT 1, L_0x246e630, C4<0>, C4<0>, C4<0>;
L_0x246de00 .functor XOR 5, L_0x246e260, L_0x246e390, C4<00000>, C4<00000>;
L_0x246e520 .functor XOR 5, L_0x246de00, L_0x246e480, C4<00000>, C4<00000>;
v0x246a6d0_0 .net *"_ivl_10", 4 0, L_0x246e480;  1 drivers
v0x246a7d0_0 .net *"_ivl_12", 4 0, L_0x246e520;  1 drivers
v0x246a8b0_0 .net *"_ivl_2", 4 0, L_0x246e1c0;  1 drivers
v0x246a970_0 .net *"_ivl_4", 4 0, L_0x246e260;  1 drivers
v0x246aa50_0 .net *"_ivl_6", 4 0, L_0x246e390;  1 drivers
v0x246ab80_0 .net *"_ivl_8", 4 0, L_0x246de00;  1 drivers
v0x246ac60_0 .var "clk", 0 0;
v0x246ad00_0 .var/2u "stats1", 159 0;
v0x246adc0_0 .var/2u "strobe", 0 0;
v0x246af10_0 .net "sum_dut", 4 0, L_0x246de70;  1 drivers
v0x246afd0_0 .net "sum_ref", 4 0, L_0x246b6e0;  1 drivers
v0x246b070_0 .net "tb_match", 0 0, L_0x246e630;  1 drivers
v0x246b110_0 .net "tb_mismatch", 0 0, L_0x2438860;  1 drivers
v0x246b1d0_0 .net "x", 3 0, v0x2466c00_0;  1 drivers
v0x246b290_0 .net "y", 3 0, v0x2466cc0_0;  1 drivers
L_0x246e1c0 .concat [ 5 0 0 0], L_0x246b6e0;
L_0x246e260 .concat [ 5 0 0 0], L_0x246b6e0;
L_0x246e390 .concat [ 5 0 0 0], L_0x246de70;
L_0x246e480 .concat [ 5 0 0 0], L_0x246b6e0;
L_0x246e630 .cmp/eeq 5, L_0x246e1c0, L_0x246e520;
S_0x2443b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2420160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x242a4a0_0 .net *"_ivl_0", 4 0, L_0x246b3d0;  1 drivers
L_0x7f23da93e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2441240_0 .net *"_ivl_3", 0 0, L_0x7f23da93e018;  1 drivers
v0x242d7d0_0 .net *"_ivl_4", 4 0, L_0x246b560;  1 drivers
L_0x7f23da93e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x242a7f0_0 .net *"_ivl_7", 0 0, L_0x7f23da93e060;  1 drivers
v0x2466590_0 .net "sum", 4 0, L_0x246b6e0;  alias, 1 drivers
v0x24666c0_0 .net "x", 3 0, v0x2466c00_0;  alias, 1 drivers
v0x24667a0_0 .net "y", 3 0, v0x2466cc0_0;  alias, 1 drivers
L_0x246b3d0 .concat [ 4 1 0 0], v0x2466c00_0, L_0x7f23da93e018;
L_0x246b560 .concat [ 4 1 0 0], v0x2466cc0_0, L_0x7f23da93e060;
L_0x246b6e0 .arith/sum 5, L_0x246b3d0, L_0x246b560;
S_0x2466900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2420160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2466b20_0 .net "clk", 0 0, v0x246ac60_0;  1 drivers
v0x2466c00_0 .var "x", 3 0;
v0x2466cc0_0 .var "y", 3 0;
E_0x2433c30/0 .event negedge, v0x2466b20_0;
E_0x2433c30/1 .event posedge, v0x2466b20_0;
E_0x2433c30 .event/or E_0x2433c30/0, E_0x2433c30/1;
S_0x2466da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2420160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2469f90_0 .net *"_ivl_45", 0 0, L_0x246e050;  1 drivers
v0x246a090_0 .net "carry", 3 0, L_0x246dcd0;  1 drivers
v0x246a170_0 .net "sum", 4 0, L_0x246de70;  alias, 1 drivers
v0x246a230_0 .net "x", 3 0, v0x2466c00_0;  alias, 1 drivers
v0x246a2f0_0 .net "y", 3 0, v0x2466cc0_0;  alias, 1 drivers
L_0x246bde0 .part v0x2466c00_0, 0, 1;
L_0x246bf10 .part v0x2466cc0_0, 0, 1;
L_0x246c640 .part v0x2466c00_0, 1, 1;
L_0x246c770 .part v0x2466cc0_0, 1, 1;
L_0x246c8d0 .part L_0x246dcd0, 0, 1;
L_0x246cf70 .part v0x2466c00_0, 2, 1;
L_0x246d0e0 .part v0x2466cc0_0, 2, 1;
L_0x246d210 .part L_0x246dcd0, 1, 1;
L_0x246d8f0 .part v0x2466c00_0, 3, 1;
L_0x246da20 .part v0x2466cc0_0, 3, 1;
L_0x246dc30 .part L_0x246dcd0, 2, 1;
L_0x246dcd0 .concat8 [ 1 1 1 1], L_0x246bcd0, L_0x246c530, L_0x246ce60, L_0x246d7e0;
LS_0x246de70_0_0 .concat8 [ 1 1 1 1], L_0x246b820, L_0x246c140, L_0x246ca70, L_0x246d400;
LS_0x246de70_0_4 .concat8 [ 1 0 0 0], L_0x246e050;
L_0x246de70 .concat8 [ 4 1 0 0], LS_0x246de70_0_0, LS_0x246de70_0_4;
L_0x246e050 .part L_0x246dcd0, 3, 1;
S_0x2466f80 .scope module, "fa0" "full_adder" 4 9, 4 18 0, S_0x2466da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2447530 .functor XOR 1, L_0x246bde0, L_0x246bf10, C4<0>, C4<0>;
L_0x7f23da93e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x246b820 .functor XOR 1, L_0x2447530, L_0x7f23da93e0a8, C4<0>, C4<0>;
L_0x246b8e0 .functor AND 1, L_0x246bde0, L_0x246bf10, C4<1>, C4<1>;
L_0x246ba20 .functor AND 1, L_0x246bde0, L_0x7f23da93e0a8, C4<1>, C4<1>;
L_0x246bb10 .functor OR 1, L_0x246b8e0, L_0x246ba20, C4<0>, C4<0>;
L_0x246bc20 .functor AND 1, L_0x246bf10, L_0x7f23da93e0a8, C4<1>, C4<1>;
L_0x246bcd0 .functor OR 1, L_0x246bb10, L_0x246bc20, C4<0>, C4<0>;
v0x2467210_0 .net *"_ivl_0", 0 0, L_0x2447530;  1 drivers
v0x2467310_0 .net *"_ivl_10", 0 0, L_0x246bc20;  1 drivers
v0x24673f0_0 .net *"_ivl_4", 0 0, L_0x246b8e0;  1 drivers
v0x24674e0_0 .net *"_ivl_6", 0 0, L_0x246ba20;  1 drivers
v0x24675c0_0 .net *"_ivl_8", 0 0, L_0x246bb10;  1 drivers
v0x24676f0_0 .net "a", 0 0, L_0x246bde0;  1 drivers
v0x24677b0_0 .net "b", 0 0, L_0x246bf10;  1 drivers
v0x2467870_0 .net "cin", 0 0, L_0x7f23da93e0a8;  1 drivers
v0x2467930_0 .net "cout", 0 0, L_0x246bcd0;  1 drivers
v0x24679f0_0 .net "sum", 0 0, L_0x246b820;  1 drivers
S_0x2467b50 .scope module, "fa1" "full_adder" 4 10, 4 18 0, S_0x2466da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x246c0d0 .functor XOR 1, L_0x246c640, L_0x246c770, C4<0>, C4<0>;
L_0x246c140 .functor XOR 1, L_0x246c0d0, L_0x246c8d0, C4<0>, C4<0>;
L_0x246c1e0 .functor AND 1, L_0x246c640, L_0x246c770, C4<1>, C4<1>;
L_0x246c280 .functor AND 1, L_0x246c640, L_0x246c8d0, C4<1>, C4<1>;
L_0x246c370 .functor OR 1, L_0x246c1e0, L_0x246c280, C4<0>, C4<0>;
L_0x246c480 .functor AND 1, L_0x246c770, L_0x246c8d0, C4<1>, C4<1>;
L_0x246c530 .functor OR 1, L_0x246c370, L_0x246c480, C4<0>, C4<0>;
v0x2467db0_0 .net *"_ivl_0", 0 0, L_0x246c0d0;  1 drivers
v0x2467e90_0 .net *"_ivl_10", 0 0, L_0x246c480;  1 drivers
v0x2467f70_0 .net *"_ivl_4", 0 0, L_0x246c1e0;  1 drivers
v0x2468060_0 .net *"_ivl_6", 0 0, L_0x246c280;  1 drivers
v0x2468140_0 .net *"_ivl_8", 0 0, L_0x246c370;  1 drivers
v0x2468270_0 .net "a", 0 0, L_0x246c640;  1 drivers
v0x2468330_0 .net "b", 0 0, L_0x246c770;  1 drivers
v0x24683f0_0 .net "cin", 0 0, L_0x246c8d0;  1 drivers
v0x24684b0_0 .net "cout", 0 0, L_0x246c530;  1 drivers
v0x2468600_0 .net "sum", 0 0, L_0x246c140;  1 drivers
S_0x2468760 .scope module, "fa2" "full_adder" 4 11, 4 18 0, S_0x2466da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x246ca00 .functor XOR 1, L_0x246cf70, L_0x246d0e0, C4<0>, C4<0>;
L_0x246ca70 .functor XOR 1, L_0x246ca00, L_0x246d210, C4<0>, C4<0>;
L_0x246cb10 .functor AND 1, L_0x246cf70, L_0x246d0e0, C4<1>, C4<1>;
L_0x246cbb0 .functor AND 1, L_0x246cf70, L_0x246d210, C4<1>, C4<1>;
L_0x246cca0 .functor OR 1, L_0x246cb10, L_0x246cbb0, C4<0>, C4<0>;
L_0x246cdb0 .functor AND 1, L_0x246d0e0, L_0x246d210, C4<1>, C4<1>;
L_0x246ce60 .functor OR 1, L_0x246cca0, L_0x246cdb0, C4<0>, C4<0>;
v0x24689d0_0 .net *"_ivl_0", 0 0, L_0x246ca00;  1 drivers
v0x2468ab0_0 .net *"_ivl_10", 0 0, L_0x246cdb0;  1 drivers
v0x2468b90_0 .net *"_ivl_4", 0 0, L_0x246cb10;  1 drivers
v0x2468c80_0 .net *"_ivl_6", 0 0, L_0x246cbb0;  1 drivers
v0x2468d60_0 .net *"_ivl_8", 0 0, L_0x246cca0;  1 drivers
v0x2468e90_0 .net "a", 0 0, L_0x246cf70;  1 drivers
v0x2468f50_0 .net "b", 0 0, L_0x246d0e0;  1 drivers
v0x2469010_0 .net "cin", 0 0, L_0x246d210;  1 drivers
v0x24690d0_0 .net "cout", 0 0, L_0x246ce60;  1 drivers
v0x2469220_0 .net "sum", 0 0, L_0x246ca70;  1 drivers
S_0x2469380 .scope module, "fa3" "full_adder" 4 12, 4 18 0, S_0x2466da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x246d390 .functor XOR 1, L_0x246d8f0, L_0x246da20, C4<0>, C4<0>;
L_0x246d400 .functor XOR 1, L_0x246d390, L_0x246dc30, C4<0>, C4<0>;
L_0x246d470 .functor AND 1, L_0x246d8f0, L_0x246da20, C4<1>, C4<1>;
L_0x246d530 .functor AND 1, L_0x246d8f0, L_0x246dc30, C4<1>, C4<1>;
L_0x246d620 .functor OR 1, L_0x246d470, L_0x246d530, C4<0>, C4<0>;
L_0x246d730 .functor AND 1, L_0x246da20, L_0x246dc30, C4<1>, C4<1>;
L_0x246d7e0 .functor OR 1, L_0x246d620, L_0x246d730, C4<0>, C4<0>;
v0x24695c0_0 .net *"_ivl_0", 0 0, L_0x246d390;  1 drivers
v0x24696c0_0 .net *"_ivl_10", 0 0, L_0x246d730;  1 drivers
v0x24697a0_0 .net *"_ivl_4", 0 0, L_0x246d470;  1 drivers
v0x2469890_0 .net *"_ivl_6", 0 0, L_0x246d530;  1 drivers
v0x2469970_0 .net *"_ivl_8", 0 0, L_0x246d620;  1 drivers
v0x2469aa0_0 .net "a", 0 0, L_0x246d8f0;  1 drivers
v0x2469b60_0 .net "b", 0 0, L_0x246da20;  1 drivers
v0x2469c20_0 .net "cin", 0 0, L_0x246dc30;  1 drivers
v0x2469ce0_0 .net "cout", 0 0, L_0x246d7e0;  1 drivers
v0x2469e30_0 .net "sum", 0 0, L_0x246d400;  1 drivers
S_0x246a4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2420160;
 .timescale -12 -12;
E_0x24340e0 .event anyedge, v0x246adc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x246adc0_0;
    %nor/r;
    %assign/vec4 v0x246adc0_0, 0;
    %wait E_0x24340e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2466900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2433c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2466cc0_0, 0;
    %assign/vec4 v0x2466c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2420160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246adc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2420160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x246ac60_0;
    %inv;
    %store/vec4 v0x246ac60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2420160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2466b20_0, v0x246b110_0, v0x246b1d0_0, v0x246b290_0, v0x246afd0_0, v0x246af10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2420160;
T_5 ;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2420160;
T_6 ;
    %wait E_0x2433c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246ad00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246ad00_0, 4, 32;
    %load/vec4 v0x246b070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246ad00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246ad00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246ad00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x246afd0_0;
    %load/vec4 v0x246afd0_0;
    %load/vec4 v0x246af10_0;
    %xor;
    %load/vec4 v0x246afd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246ad00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x246ad00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246ad00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response28/top_module.sv";
