<!DOCTYPE html>
<html>
<head>

<meta charset="UTF-8">
<title>Ben Marshall</title>
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<link rel="stylesheet" type="text/css" href="style.css">
<link rel="icon" href="icon.png">

</head>

<body>

<h1>My name is Ben</h1>
<p>
I am an engineer.
My background is in CPU design and hardware verification.
I currently 
work
as a Researcher at the
<a href="https://www.bristol.ac.uk" target="_blank">University of Bristol</a>.
I develop ways of building CPUs to securely and efficiently execute
cryptographic workloads, and study how to defend them against side-channel
attacks.
</p>

<p>
You can find me on
<a href="https://github.com/ben-marshall" target="_blank">Github</a>,
<a href="https://www.linkedin.com/in/ben-marshall-7347225a/" target="_blank">LinkedIn</a>
(if you must)
and
<a href="https://twitter.com/notacademic">Twitter</a>
(very rarely).
</p>

<h3>Projects:</h3>
<p>
<ul>
<li>
<a href="https://github.com/ben-marshall/awesome-open-hardware-verification" target="_blank">Awesome Open Hardware Verification</a>.
A list of free and open source projects for hardware verification.
</li>
<li>
<a href="https://github.com/ben-marshall/uc64" target="_blank">uc64</a>.
A 64-bit RISC-V Micro-controller CPU
</li>
<li>
I'm also helping build and edit the <a href="https://github.com/riscv/riscv-crypto" target="_blank">RISC-V Instruction Set Extension for Cryptography</a>.
</li>
</ul>
</p>

<h3>Published papers:</h3>
<p>
<ul>
<li>
Marshall, B., Newell, G. R., Page, D., Saarinen, M.-J. O., & Wolf, C. (2020).
The design of scalar AES Instruction Set Extensions for RISC-V. IACR
Transactions on Cryptographic Hardware and Embedded Systems, 2021(1), 109-136.
<a href="https://doi.org/10.46586/tches.v2021.i1.109-136" target="_blank">https://doi.org/10.46586/tches.v2021.i1.109-136</a>
</li>
<li>
Ben Marshall, Dan Page and Thinh Pham.
2020.
Implementing the Draft RISC-V Scalar Cryptography Extensions.
Proceedings of the 9th International Workshop on Hardware and Architectural Support for Security and Privacy (HASP'20).
</li>
<li>
Markku-Juhani O. Saarinen, G. Richard Newell, and Ben Marshall.
2020.
<a href="https://eprint.iacr.org/2020/866.pdf" target="_blank">Building a Modern TRNG: An Entropy Source Interface for RISC-V</a>.
In 4th Workshop on Attacks and Solutions in Hardware Security (ASHES'20).
</li>
<li>
Gao, S., Marshall, B., Page, D. and Pham, T.,
2020.
<a href="https://tches.iacr.org/index.php/TCHES/article/view/8545" target="_blank">FENL: an ISE to mitigate analogue micro-architectural leakage</a>.
IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.73-98.
</li>
<li>
Gao, S., Marshall, B., Page, D. and Oswald, E.,
2020.
<a href="https://tches.iacr.org/index.php/TCHES/article/view/8396" target="_blank">Share-slicing: Friend or Foe?</a>.
IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.152-174.
</li>
<li>
Marshall, B.,
2019.
<a href="https://osda.gitlab.io/19/index.html#1.2" target="_blank">On Hardware Verification In An Open Source Context</a>
Workshop on Open Source Design Automation (OSDA) 2019
</li>
</ul>
</p>


<h3>Letters & Writing:</h3>
<p>
<ul>
<li><a href="diabetes/index.html">Notes on Type 1 Diabetes</a></li>
<li><a href="notebook/bristol-cable-face-recognition.html">To the Bristol Cable on Facial Recognition</a></li>
<li><a href="notebook/iet-frankenstein-letter.html">To the IET on Ethics in Engineering</a></li>
</ul>
</p>


</body>

</html> 
