// Seed: 2168963897
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
endmodule
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input wor id_6,
    input tri1 module_1,
    output supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri id_14,
    input tri id_15,
    output supply1 id_16,
    output tri id_17,
    input wire id_18,
    input supply0 id_19,
    output wire id_20,
    input wire id_21,
    output tri id_22,
    input tri id_23,
    input uwire id_24,
    input tri1 id_25,
    input tri id_26
);
  generate
    assign id_5 = id_19;
  endgenerate
  nor (
      id_5,
      id_18,
      id_1,
      id_14,
      id_3,
      id_12,
      id_23,
      id_25,
      id_21,
      id_19,
      id_13,
      id_6,
      id_9,
      id_15,
      id_24,
      id_26
  );
  module_0(
      id_2, id_10
  );
endmodule
