INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/advai/OneDrive/Documents/GitHub/VLSI/Shift_Register/Shift_Register.srcs/sim_1/new/Universal_ShiftReg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Universal_ShiftReg_TB'
