
5. Printing statistics.

=== $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            834
   Number of public wires:           5
   Number of public wire bits:     337
   Number of memories:               1
   Number of memory bits:         1782
   Number of processes:              0
   Number of cells:                  6
     $dffe_162                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_11                         1
     $mux_162                        1

=== counter_31_3 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== stage3_parameter_buffer_18_3_16_64_2048 ===

   Number of wires:                 63
   Number of wire bits:           1051
   Number of public wires:          61
   Number of public wire bits:    1018
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     counter_31_3                    1
     counter_63_1                    1
     weight_buffer_18_9_3_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_3_64_2048_Wym_real_half_0      1

=== weight_buffer_18_9_3_64_2048_Wym_imag_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_11                         2
     $dff_11                         3
     $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

=== weight_buffer_18_9_3_64_2048_Wym_real_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_11                         2
     $dff_11                         3
     $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

=== design hierarchy ===

   stage3_parameter_buffer_18_3_16_64_2048      1
     counter_31_3                    1
     counter_63_1                    1
     weight_buffer_18_9_3_64_2048_Wym_imag_half_0      1
       $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3
     weight_buffer_18_9_3_64_2048_Wym_real_half_0      1
       $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

   Number of wires:                213
   Number of wire bits:           8329
   Number of public wires:         177
   Number of public wire bits:    5176
   Number of memories:               6
   Number of memory bits:        10692
   Number of processes:              0
   Number of cells:                 57
     $add_11                         4
     $add_32                         3
     $and_1                          1
     $dff_11                         6
     $dffe_162                       6
     $eq_14                          1
     $le_32                          2
     $memrd                          6
     $memwr_v2                       6
     $mux_1                          6
     $mux_11                         6
     $mux_14                         2
     $mux_162                        6
     $sdffe_14                       2

