
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Mon May 19 15:24:30 2025
| Design       : led_diaplay_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                 
****************************************************************************************************************
                                                                              Clock   Non-clock                 
 Clock                         Period       Waveform            Type          Loads       Loads  Sources        
----------------------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk  1000.0000    {0.0000 500.0000}   Declared        248          25  {external_clk} 
================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_diaplay_top|external_clk              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                             1.0000 MHz    297.3536 MHz      1000.0000         3.3630        996.637
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                   996.637       0.000              0            540
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                     0.158       0.000              0            540
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk                      499.800       0.000              0            248
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                   997.941       0.000              0            540
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                     0.117       0.000              0            540
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk                      499.800       0.000              0            248
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[248]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.479       3.853         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.203       4.056 r       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.453       4.509         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.229       4.738 r       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.473       5.211         _N3841           
 CLMS_45_259/Y2                    td                    0.074       5.285 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.772       6.057         N13              
 CLMA_21_235/CECO                  td                    0.136       6.193 r       assic_seg[111]/opit_0_inv/CECO
                                   net (fanout=1)        0.000       6.193         ntR13            
 CLMA_21_241/CECO                  td                    0.136       6.329 r       assic_seg[176]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       6.329         ntR12            
 CLMA_21_247/CECO                  td                    0.136       6.465 r       assic_seg[208]/opit_0_inv/CECO
                                   net (fanout=2)        0.000       6.465         ntR11            
 CLMA_21_253/CECO                  td                    0.136       6.601 r       assic_seg[333]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.601         ntR10            
 CLMA_21_259/CECO                  td                    0.136       6.737 r       seg_point[7]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       6.737         ntR9             
 CLMA_21_265/CECO                  td                    0.136       6.873 r       seg_point[3]/opit_0_inv_srl/CECO
                                   net (fanout=1)        0.000       6.873         ntR8             
 CLMA_21_271/CECI                                                          r       assic_seg[248]/opit_0_inv/CE

 Data arrival time                                                   6.873         Logic Levels: 8  
                                                                                   Logic: 1.322ns(43.775%), Route: 1.698ns(56.225%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.412    1003.307         ntR134           
 CLMA_21_271/CLK                                                           r       assic_seg[248]/opit_0_inv/CLK
 clock pessimism                                         0.479    1003.786                          
 clock uncertainty                                      -0.050    1003.736                          

 Setup time                                             -0.226    1003.510                          

 Data required time                                               1003.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.510                          
 Data arrival time                                                   6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[51]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.479       3.853         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.203       4.056 r       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.453       4.509         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.229       4.738 r       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.473       5.211         _N3841           
 CLMS_45_259/Y2                    td                    0.074       5.285 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.754       6.039         N13              
 CLMA_33_246/CECO                  td                    0.136       6.175 r       assic_seg[303]/opit_0_inv/CECO
                                   net (fanout=3)        0.000       6.175         ntR35            
 CLMA_33_252/CECO                  td                    0.136       6.311 r       assic_seg[318]/opit_0_inv_srl/CECO
                                   net (fanout=3)        0.000       6.311         ntR34            
 CLMA_33_258/CECO                  td                    0.136       6.447 r       assic_seg[327]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       6.447         ntR33            
 CLMA_33_264/CECO                  td                    0.136       6.583 r       assic_seg[316]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.583         ntR32            
 CLMA_33_270/CECO                  td                    0.136       6.719 r       assic_seg[228]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.719         ntR31            
 CLMA_33_276/CECO                  td                    0.136       6.855 r       assic_seg[227]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.855         ntR30            
 CLMA_33_282/CECI                                                          r       assic_seg[51]/opit_0_inv/CE

 Data arrival time                                                   6.855         Logic Levels: 8  
                                                                                   Logic: 1.322ns(44.037%), Route: 1.680ns(55.963%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.412    1003.307         ntR134           
 CLMA_33_282/CLK                                                           r       assic_seg[51]/opit_0_inv/CLK
 clock pessimism                                         0.479    1003.786                          
 clock uncertainty                                      -0.050    1003.736                          

 Setup time                                             -0.226    1003.510                          

 Data required time                                               1003.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.510                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.655                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[72]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.479       3.853         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.203       4.056 r       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.453       4.509         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.229       4.738 r       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.473       5.211         _N3841           
 CLMS_45_259/Y2                    td                    0.074       5.285 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.754       6.039         N13              
 CLMA_33_246/CECO                  td                    0.136       6.175 r       assic_seg[303]/opit_0_inv/CECO
                                   net (fanout=3)        0.000       6.175         ntR35            
 CLMA_33_252/CECO                  td                    0.136       6.311 r       assic_seg[318]/opit_0_inv_srl/CECO
                                   net (fanout=3)        0.000       6.311         ntR34            
 CLMA_33_258/CECO                  td                    0.136       6.447 r       assic_seg[327]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       6.447         ntR33            
 CLMA_33_264/CECO                  td                    0.136       6.583 r       assic_seg[316]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.583         ntR32            
 CLMA_33_270/CECO                  td                    0.136       6.719 r       assic_seg[228]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.719         ntR31            
 CLMA_33_276/CECO                  td                    0.136       6.855 r       assic_seg[227]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       6.855         ntR30            
 CLMA_33_282/CECI                                                          r       assic_seg[72]/opit_0_inv/CE

 Data arrival time                                                   6.855         Logic Levels: 8  
                                                                                   Logic: 1.322ns(44.037%), Route: 1.680ns(55.963%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.412    1003.307         ntR134           
 CLMA_33_282/CLK                                                           r       assic_seg[72]/opit_0_inv/CLK
 clock pessimism                                         0.479    1003.786                          
 clock uncertainty                                      -0.050    1003.736                          

 Setup time                                             -0.226    1003.510                          

 Data required time                                               1003.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.510                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.655                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[128]/opit_0_inv/CLK
Endpoint    : assic_seg[136]/opit_0_inv/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.856
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.412       3.307         ntR134           
 CLMA_33_282/CLK                                                           r       assic_seg[128]/opit_0_inv/CLK

 CLMA_33_282/Q0                    tco                   0.158       3.465 f       assic_seg[128]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.537         assic_seg[128]   
 CLMS_33_283/M3                                                            f       assic_seg[136]/opit_0_inv/D

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.482       3.856         ntR134           
 CLMS_33_283/CLK                                                           r       assic_seg[136]/opit_0_inv/CLK
 clock pessimism                                        -0.520       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                               0.043       3.379                          

 Data required time                                                  3.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.379                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[231]/opit_0_inv/CLK
Endpoint    : assic_seg[239]/opit_0_inv/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.855
  Launch Clock Delay      :  3.306
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.411       3.306         ntR134           
 CLMS_33_277/CLK                                                           r       assic_seg[231]/opit_0_inv/CLK

 CLMS_33_277/Q0                    tco                   0.158       3.464 f       assic_seg[231]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.536         assic_seg[231]   
 CLMS_33_277/M3                                                            f       assic_seg[239]/opit_0_inv/D

 Data arrival time                                                   3.536         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.481       3.855         ntR134           
 CLMS_33_277/CLK                                                           r       assic_seg[239]/opit_0_inv/CLK
 clock pessimism                                        -0.548       3.307                          
 clock uncertainty                                       0.000       3.307                          

 Hold time                                               0.043       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   3.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[115]/opit_0_inv_srl/CLK
Endpoint    : assic_seg[131]/opit_0_inv_srl/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.852
  Launch Clock Delay      :  3.303
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.408       3.303         ntR134           
 CLMS_51_277/CLK                                                           r       assic_seg[115]/opit_0_inv_srl/CLK

 CLMS_51_277/CR1                   tco                   0.174       3.477 f       assic_seg[115]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.072       3.549         assic_seg[123]   
 CLMS_51_277/M3                                                            f       assic_seg[131]/opit_0_inv_srl/D

 Data arrival time                                                   3.549         Logic Levels: 0  
                                                                                   Logic: 0.174ns(70.732%), Route: 0.072ns(29.268%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.478       3.852         ntR134           
 CLMS_51_277/CLK                                                           r       assic_seg[131]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.548       3.304                          
 clock uncertainty                                       0.000       3.304                          

 Hold time                                               0.043       3.347                          

 Data required time                                                  3.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.347                          
 Data arrival time                                                   3.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK
Endpoint    : led_display_sel[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.472       3.846         ntR134           
 CLMS_33_223/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK

 CLMS_33_223/Q0                    tco                   0.203       4.049 r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/Q0
                                   net (fanout=10)       1.401       5.450         nt_led_display_sel[5]
 IOLHR_16_24/DO_P                  td                    0.611       6.061 r       led_display_sel_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.061         led_display_sel_obuf[5]/ntO
 IOBD_0_24/PAD                     td                    1.755       7.816 r       led_display_sel_obuf[5]/opit_0/O
                                   net (fanout=1)        0.097       7.913         led_display_sel[5]
 U14                                                                       r       led_display_sel[5] (port)

 Data arrival time                                                   7.913         Logic Levels: 2  
                                                                                   Logic: 2.569ns(63.167%), Route: 1.498ns(36.833%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK
Endpoint    : led_display_sel[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.472       3.846         ntR134           
 CLMS_33_223/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK

 CLMS_33_223/CR0                   tco                   0.249       4.095 r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CR0
                                   net (fanout=11)       1.325       5.420         nt_led_display_sel[6]
 IOLHR_16_60/DO_P                  td                    0.611       6.031 r       led_display_sel_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.031         led_display_sel_obuf[6]/ntO
 IOBD_0_60/PAD                     td                    1.755       7.786 r       led_display_sel_obuf[6]/opit_0/O
                                   net (fanout=1)        0.120       7.906         led_display_sel[6]
 T14                                                                       r       led_display_sel[6] (port)

 Data arrival time                                                   7.906         Logic Levels: 2  
                                                                                   Logic: 2.615ns(64.409%), Route: 1.445ns(35.591%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/CLK
Endpoint    : led_display_sel[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.471       3.845         ntR134           
 CLMA_27_210/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/CLK

 CLMA_27_210/Q1                    tco                   0.203       4.048 r       u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/Q
                                   net (fanout=3)        1.364       5.412         nt_led_display_sel[7]
 IOLHR_16_72/DO_P                  td                    0.611       6.023 r       led_display_sel_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.023         led_display_sel_obuf[7]/ntO
 IOBD_0_72/PAD                     td                    1.755       7.778 r       led_display_sel_obuf[7]/opit_0/O
                                   net (fanout=1)        0.122       7.900         led_display_sel[7]
 V18                                                                       r       led_display_sel[7] (port)

 Data arrival time                                                   7.900         Logic Levels: 2  
                                                                                   Logic: 2.569ns(63.354%), Route: 1.486ns(36.646%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[146]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.646       0.782 f       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       2.341       3.214         nt_external_rstn 
 CLMA_57_253/RS                                                            f       assic_seg[146]/opit_0_inv_srl/RS

 Data arrival time                                                   3.214         Logic Levels: 2  
                                                                                   Logic: 0.737ns(22.931%), Route: 2.477ns(77.069%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[178]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.646       0.782 f       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       2.341       3.214         nt_external_rstn 
 CLMA_57_252/RS                                                            f       assic_seg[178]/opit_0_inv_srl/RS

 Data arrival time                                                   3.214         Logic Levels: 2  
                                                                                   Logic: 0.737ns(22.931%), Route: 2.477ns(77.069%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[210]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.646       0.782 f       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       2.341       3.214         nt_external_rstn 
 CLMA_57_252/RS                                                            f       assic_seg[210]/opit_0_inv_srl/RS

 Data arrival time                                                   3.214         Logic Levels: 2  
                                                                                   Logic: 0.737ns(22.931%), Route: 2.477ns(77.069%)
====================================================================================================

{led_diaplay_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_271/CLK         assic_seg[0]/opit_0_inv/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_271/CLK         assic_seg[0]/opit_0_inv/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_21_259/CLK         assic_seg[1]/opit_0_inv_srl/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[96]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.338       2.638         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.125       2.763 f       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.271       3.034         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.125       3.159 f       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.308       3.467         _N3841           
 CLMS_45_259/Y2                    td                    0.040       3.507 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.275       3.782         N13              
 CLMS_33_235/CECO                  td                    0.088       3.870 r       assic_seg[148]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       3.870         ntR7             
 CLMS_33_241/CECO                  td                    0.088       3.958 r       assic_seg[164]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       3.958         ntR6             
 CLMS_33_247/CECO                  td                    0.088       4.046 r       assic_seg[193]/opit_0_inv_srl/CECO
                                   net (fanout=1)        0.000       4.046         ntR5             
 CLMS_33_253/CECO                  td                    0.088       4.134 r       assic_seg[311]/opit_0_inv/CECO
                                   net (fanout=3)        0.000       4.134         ntR4             
 CLMS_33_259/CECO                  td                    0.088       4.222 r       assic_seg[317]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       4.222         ntR3             
 CLMS_33_265/CECO                  td                    0.088       4.310 r       assic_seg[260]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.310         ntR2             
 CLMS_33_271/CECO                  td                    0.088       4.398 r       assic_seg[244]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       4.398         ntR1             
 CLMS_33_277/CECO                  td                    0.088       4.486 r       assic_seg[255]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.486         ntR0             
 CLMS_33_283/CECI                                                          r       assic_seg[96]/opit_0_inv/CE

 Data arrival time                                                   4.486         Logic Levels: 10 
                                                                                   Logic: 0.994ns(53.788%), Route: 0.854ns(46.212%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.293    1002.251         ntR134           
 CLMS_33_283/CLK                                                           r       assic_seg[96]/opit_0_inv/CLK
 clock pessimism                                         0.342    1002.593                          
 clock uncertainty                                      -0.050    1002.543                          

 Setup time                                             -0.116    1002.427                          

 Data required time                                               1002.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.427                          
 Data arrival time                                                   4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.941                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[104]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.338       2.638         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.125       2.763 f       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.271       3.034         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.125       3.159 f       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.308       3.467         _N3841           
 CLMS_45_259/Y2                    td                    0.040       3.507 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.275       3.782         N13              
 CLMS_33_235/CECO                  td                    0.088       3.870 r       assic_seg[148]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       3.870         ntR7             
 CLMS_33_241/CECO                  td                    0.088       3.958 r       assic_seg[164]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       3.958         ntR6             
 CLMS_33_247/CECO                  td                    0.088       4.046 r       assic_seg[193]/opit_0_inv_srl/CECO
                                   net (fanout=1)        0.000       4.046         ntR5             
 CLMS_33_253/CECO                  td                    0.088       4.134 r       assic_seg[311]/opit_0_inv/CECO
                                   net (fanout=3)        0.000       4.134         ntR4             
 CLMS_33_259/CECO                  td                    0.088       4.222 r       assic_seg[317]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       4.222         ntR3             
 CLMS_33_265/CECO                  td                    0.088       4.310 r       assic_seg[260]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.310         ntR2             
 CLMS_33_271/CECO                  td                    0.088       4.398 r       assic_seg[244]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       4.398         ntR1             
 CLMS_33_277/CECO                  td                    0.088       4.486 r       assic_seg[255]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.486         ntR0             
 CLMS_33_283/CECI                                                          r       assic_seg[104]/opit_0_inv/CE

 Data arrival time                                                   4.486         Logic Levels: 10 
                                                                                   Logic: 0.994ns(53.788%), Route: 0.854ns(46.212%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.293    1002.251         ntR134           
 CLMS_33_283/CLK                                                           r       assic_seg[104]/opit_0_inv/CLK
 clock pessimism                                         0.342    1002.593                          
 clock uncertainty                                      -0.050    1002.543                          

 Setup time                                             -0.116    1002.427                          

 Data required time                                               1002.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.427                          
 Data arrival time                                                   4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.941                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : assic_seg[112]/opit_0_inv/CE
Path Group  : led_diaplay_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.338       2.638         ntR134           
 CLMA_45_276/CLK                                                           r       clk_cnt[16]/opit_0_inv_AQ_perm/CLK

 CLMA_45_276/Q2                    tco                   0.125       2.763 f       clk_cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.271       3.034         clk_cnt[15]      
 CLMS_33_283/Y0                    td                    0.125       3.159 f       N13_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.308       3.467         _N3841           
 CLMS_45_259/Y2                    td                    0.040       3.507 r       N13_25/LUT6_inst_perm/L6
                                   net (fanout=73)       0.275       3.782         N13              
 CLMS_33_235/CECO                  td                    0.088       3.870 r       assic_seg[148]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       3.870         ntR7             
 CLMS_33_241/CECO                  td                    0.088       3.958 r       assic_seg[164]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       3.958         ntR6             
 CLMS_33_247/CECO                  td                    0.088       4.046 r       assic_seg[193]/opit_0_inv_srl/CECO
                                   net (fanout=1)        0.000       4.046         ntR5             
 CLMS_33_253/CECO                  td                    0.088       4.134 r       assic_seg[311]/opit_0_inv/CECO
                                   net (fanout=3)        0.000       4.134         ntR4             
 CLMS_33_259/CECO                  td                    0.088       4.222 r       assic_seg[317]/opit_0_inv_srl/CECO
                                   net (fanout=2)        0.000       4.222         ntR3             
 CLMS_33_265/CECO                  td                    0.088       4.310 r       assic_seg[260]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.310         ntR2             
 CLMS_33_271/CECO                  td                    0.088       4.398 r       assic_seg[244]/opit_0_inv_srl/CECO
                                   net (fanout=4)        0.000       4.398         ntR1             
 CLMS_33_277/CECO                  td                    0.088       4.486 r       assic_seg[255]/opit_0_inv/CECO
                                   net (fanout=4)        0.000       4.486         ntR0             
 CLMS_33_283/CECI                                                          r       assic_seg[112]/opit_0_inv/CE

 Data arrival time                                                   4.486         Logic Levels: 10 
                                                                                   Logic: 0.994ns(53.788%), Route: 0.854ns(46.212%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.293    1002.251         ntR134           
 CLMS_33_283/CLK                                                           r       assic_seg[112]/opit_0_inv/CLK
 clock pessimism                                         0.342    1002.593                          
 clock uncertainty                                      -0.050    1002.543                          

 Setup time                                             -0.116    1002.427                          

 Data required time                                               1002.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.427                          
 Data arrival time                                                   4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.941                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[128]/opit_0_inv/CLK
Endpoint    : assic_seg[136]/opit_0_inv/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.293       2.251         ntR134           
 CLMA_33_282/CLK                                                           r       assic_seg[128]/opit_0_inv/CLK

 CLMA_33_282/Q0                    tco                   0.103       2.354 r       assic_seg[128]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.409         assic_seg[128]   
 CLMS_33_283/M3                                                            r       assic_seg[136]/opit_0_inv/D

 Data arrival time                                                   2.409         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.341       2.641         ntR134           
 CLMS_33_283/CLK                                                           r       assic_seg[136]/opit_0_inv/CLK
 clock pessimism                                        -0.375       2.266                          
 clock uncertainty                                       0.000       2.266                          

 Hold time                                               0.026       2.292                          

 Data required time                                                  2.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.292                          
 Data arrival time                                                   2.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[231]/opit_0_inv/CLK
Endpoint    : assic_seg[239]/opit_0_inv/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.292       2.250         ntR134           
 CLMS_33_277/CLK                                                           r       assic_seg[231]/opit_0_inv/CLK

 CLMS_33_277/Q0                    tco                   0.103       2.353 r       assic_seg[231]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.408         assic_seg[231]   
 CLMS_33_277/M3                                                            r       assic_seg[239]/opit_0_inv/D

 Data arrival time                                                   2.408         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.340       2.640         ntR134           
 CLMS_33_277/CLK                                                           r       assic_seg[239]/opit_0_inv/CLK
 clock pessimism                                        -0.390       2.250                          
 clock uncertainty                                       0.000       2.250                          

 Hold time                                               0.026       2.276                          

 Data required time                                                  2.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.276                          
 Data arrival time                                                   2.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[95]/opit_0_inv/CLK
Endpoint    : assic_seg[103]/opit_0_inv/D
Path Group  : led_diaplay_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  2.243
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.285       2.243         ntR134           
 CLMS_27_235/CLK                                                           r       assic_seg[95]/opit_0_inv/CLK

 CLMS_27_235/Q2                    tco                   0.103       2.346 r       assic_seg[95]/opit_0_inv/Q
                                   net (fanout=1)        0.118       2.464         assic_seg[95]    
 CLMA_21_235/M3                                                            r       assic_seg[103]/opit_0_inv/D

 Data arrival time                                                   2.464         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.335       2.635         ntR134           
 CLMA_21_235/CLK                                                           r       assic_seg[103]/opit_0_inv/CLK
 clock pessimism                                        -0.342       2.293                          
 clock uncertainty                                       0.000       2.293                          

 Hold time                                               0.026       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK
Endpoint    : led_display_sel[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.331       2.631         ntR134           
 CLMS_33_223/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK

 CLMS_33_223/Q0                    tco                   0.125       2.756 f       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/Q0
                                   net (fanout=10)       0.958       3.714         nt_led_display_sel[5]
 IOLHR_16_24/DO_P                  td                    0.353       4.067 f       led_display_sel_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.067         led_display_sel_obuf[5]/ntO
 IOBD_0_24/PAD                     td                    1.414       5.481 f       led_display_sel_obuf[5]/opit_0/O
                                   net (fanout=1)        0.097       5.578         led_display_sel[5]
 U14                                                                       f       led_display_sel[5] (port)

 Data arrival time                                                   5.578         Logic Levels: 2  
                                                                                   Logic: 1.892ns(64.201%), Route: 1.055ns(35.799%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK
Endpoint    : led_display_sel[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.331       2.631         ntR134           
 CLMS_33_223/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CLK

 CLMS_33_223/CR0                   tco                   0.141       2.772 f       u_led_display_driver/u_led_display_selector/led_display_sel[5]/opit_0_inv_srl/CR0
                                   net (fanout=11)       0.869       3.641         nt_led_display_sel[6]
 IOLHR_16_60/DO_P                  td                    0.353       3.994 f       led_display_sel_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.994         led_display_sel_obuf[6]/ntO
 IOBD_0_60/PAD                     td                    1.414       5.408 f       led_display_sel_obuf[6]/opit_0/O
                                   net (fanout=1)        0.120       5.528         led_display_sel[6]
 T14                                                                       f       led_display_sel[6] (port)

 Data arrival time                                                   5.528         Logic Levels: 2  
                                                                                   Logic: 1.908ns(65.861%), Route: 0.989ns(34.139%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/CLK
Endpoint    : led_display_sel[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=273)      0.329       2.629         ntR134           
 CLMA_27_210/CLK                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/CLK

 CLMA_27_210/Q1                    tco                   0.125       2.754 f       u_led_display_driver/u_led_display_selector/led_display_sel[7]/opit_0_inv/Q
                                   net (fanout=3)        0.866       3.620         nt_led_display_sel[7]
 IOLHR_16_72/DO_P                  td                    0.353       3.973 f       led_display_sel_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.973         led_display_sel_obuf[7]/ntO
 IOBD_0_72/PAD                     td                    1.414       5.387 f       led_display_sel_obuf[7]/opit_0/O
                                   net (fanout=1)        0.122       5.509         led_display_sel[7]
 V18                                                                       f       led_display_sel[7] (port)

 Data arrival time                                                   5.509         Logic Levels: 2  
                                                                                   Logic: 1.892ns(65.694%), Route: 0.988ns(34.306%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[146]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.445       0.581 r       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       1.389       2.043         nt_external_rstn 
 CLMA_57_253/RS                                                            r       assic_seg[146]/opit_0_inv_srl/RS

 Data arrival time                                                   2.043         Logic Levels: 2  
                                                                                   Logic: 0.518ns(25.355%), Route: 1.525ns(74.645%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[178]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.445       0.581 r       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       1.389       2.043         nt_external_rstn 
 CLMA_57_252/RS                                                            r       assic_seg[178]/opit_0_inv_srl/RS

 Data arrival time                                                   2.043         Logic Levels: 2  
                                                                                   Logic: 0.518ns(25.355%), Route: 1.525ns(74.645%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[210]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       external_rstn (port)
                                   net (fanout=1)        0.136       0.136         external_rstn    
 IOBD_0_990/DIN                    td                    0.445       0.581 r       external_rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         external_rstn_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       external_rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=83)       1.389       2.043         nt_external_rstn 
 CLMA_57_252/RS                                                            r       assic_seg[210]/opit_0_inv_srl/RS

 Data arrival time                                                   2.043         Logic Levels: 2  
                                                                                   Logic: 0.518ns(25.355%), Route: 1.525ns(74.645%)
====================================================================================================

{led_diaplay_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_271/CLK         assic_seg[0]/opit_0_inv/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_271/CLK         assic_seg[0]/opit_0_inv/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_21_259/CLK         assic_seg[1]/opit_0_inv_srl/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/place_route/led_diaplay_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/led_diaplay_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/led_diaplay_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/rtr.db                      
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,063 MB
Total CPU time to report_timing completion : 0h:0m:9s
Process Total CPU time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:16s
