// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/22/2020 11:14:07"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module digital_clock (
	clock,
	reset,
	FND3,
	FND2,
	FND1,
	FND0,
	out_min_tens,
	out_min_ones,
	out_sec_tens,
	out_sec_ones);
input 	clock;
input 	reset;
output 	[6:0] FND3;
output 	[6:0] FND2;
output 	[6:0] FND1;
output 	[6:0] FND0;
output 	[3:0] out_min_tens;
output 	[3:0] out_min_ones;
output 	[3:0] out_sec_tens;
output 	[3:0] out_sec_ones;

// Design Ports Information
// FND3[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[2]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[3]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[4]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND3[6]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[0]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[1]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[3]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[4]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[5]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND2[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[1]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[3]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[5]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND1[6]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[0]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[1]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[2]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[3]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[4]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FND0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_tens[0]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_tens[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_tens[2]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_tens[3]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_ones[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_ones[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_ones[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_min_ones[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_tens[0]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_tens[1]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_tens[2]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_tens[3]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_ones[0]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_ones[1]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_ones[2]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_sec_ones[3]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("digital_clock_v.sdo");
// synopsys translate_on

wire \clock_divider_1_hz|Add0~24_combout ;
wire \clock_divider_1_hz|Add0~38_combout ;
wire \clock_divider_1_hz|Add0~44_combout ;
wire \clock_divider_1_hz|Add0~48_combout ;
wire \clock_divider_1_hz|Equal0~3_combout ;
wire \clock_divider_1_hz|Equal0~5_combout ;
wire \clock_divider_1_hz|Equal0~9_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \timer|out_10min_BCD[0]~6_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \timer|out_1min_BCD[0]~3_combout ;
wire \timer|out_1sec_BCD[0]~3_combout ;
wire \timer|out_1sec_BCD[2]~1_combout ;
wire \timer|out_1sec_BCD~2_combout ;
wire \timer|out_1sec_BCD~0_combout ;
wire \timer|Equal0~0_combout ;
wire \timer|out_10sec_BCD[0]~4_combout ;
wire \timer|out_10sec_BCD[3]~2_combout ;
wire \timer|out_10sec_BCD[3]~3_combout ;
wire \timer|out_10sec_BCD~0_combout ;
wire \timer|out_10sec_BCD~1_combout ;
wire \timer|Equal1~0_combout ;
wire \timer|out_10min_BCD[0]~3_combout ;
wire \timer|out_1min_BCD[2]~1_combout ;
wire \timer|out_1min_BCD~2_combout ;
wire \timer|out_1min_BCD~0_combout ;
wire \timer|Equal2~0_combout ;
wire \timer|out_10min_BCD[0]~0_combout ;
wire \timer|out_10min_BCD[3]~4_combout ;
wire \timer|out_10min_BCD[3]~5_combout ;
wire \timer|out_10min_BCD~1_combout ;
wire \timer|out_10min_BCD~2_combout ;
wire \FND_driver_min_tens|out_FND[0]~0_combout ;
wire \clock_divider_1_hz|Add0~0_combout ;
wire \clock_divider_1_hz|Add0~1 ;
wire \clock_divider_1_hz|Add0~2_combout ;
wire \clock_divider_1_hz|Add0~3 ;
wire \clock_divider_1_hz|Add0~4_combout ;
wire \clock_divider_1_hz|internal_count~4_combout ;
wire \clock_divider_1_hz|Add0~5 ;
wire \clock_divider_1_hz|Add0~7 ;
wire \clock_divider_1_hz|Add0~8_combout ;
wire \clock_divider_1_hz|internal_count~3_combout ;
wire \clock_divider_1_hz|Add0~9 ;
wire \clock_divider_1_hz|Add0~10_combout ;
wire \clock_divider_1_hz|internal_count~2_combout ;
wire \clock_divider_1_hz|Add0~11 ;
wire \clock_divider_1_hz|Add0~12_combout ;
wire \clock_divider_1_hz|internal_count~1_combout ;
wire \clock_divider_1_hz|Equal0~7_combout ;
wire \clock_divider_1_hz|Add0~13 ;
wire \clock_divider_1_hz|Add0~14_combout ;
wire \clock_divider_1_hz|internal_count~0_combout ;
wire \clock_divider_1_hz|Add0~20_combout ;
wire \clock_divider_1_hz|Equal0~6_combout ;
wire \clock_divider_1_hz|Equal0~8_combout ;
wire \clock_divider_1_hz|Add0~15 ;
wire \clock_divider_1_hz|Add0~16_combout ;
wire \clock_divider_1_hz|internal_count~5_combout ;
wire \clock_divider_1_hz|Add0~17 ;
wire \clock_divider_1_hz|Add0~18_combout ;
wire \clock_divider_1_hz|Add0~19 ;
wire \clock_divider_1_hz|Add0~21 ;
wire \clock_divider_1_hz|Add0~22_combout ;
wire \clock_divider_1_hz|Add0~23 ;
wire \clock_divider_1_hz|Add0~25 ;
wire \clock_divider_1_hz|Add0~26_combout ;
wire \clock_divider_1_hz|Add0~27 ;
wire \clock_divider_1_hz|Add0~28_combout ;
wire \clock_divider_1_hz|Add0~29 ;
wire \clock_divider_1_hz|Add0~30_combout ;
wire \clock_divider_1_hz|Add0~31 ;
wire \clock_divider_1_hz|Add0~32_combout ;
wire \clock_divider_1_hz|Add0~33 ;
wire \clock_divider_1_hz|Add0~34_combout ;
wire \clock_divider_1_hz|Add0~35 ;
wire \clock_divider_1_hz|Add0~36_combout ;
wire \clock_divider_1_hz|Add0~37 ;
wire \clock_divider_1_hz|Add0~39 ;
wire \clock_divider_1_hz|Add0~40_combout ;
wire \clock_divider_1_hz|Add0~41 ;
wire \clock_divider_1_hz|Add0~43 ;
wire \clock_divider_1_hz|Add0~45 ;
wire \clock_divider_1_hz|Add0~46_combout ;
wire \clock_divider_1_hz|Add0~47 ;
wire \clock_divider_1_hz|Add0~49 ;
wire \clock_divider_1_hz|Add0~50_combout ;
wire \clock_divider_1_hz|Add0~51 ;
wire \clock_divider_1_hz|Add0~53 ;
wire \clock_divider_1_hz|Add0~54_combout ;
wire \clock_divider_1_hz|Add0~55 ;
wire \clock_divider_1_hz|Add0~57 ;
wire \clock_divider_1_hz|Add0~58_combout ;
wire \clock_divider_1_hz|Add0~59 ;
wire \clock_divider_1_hz|Add0~60_combout ;
wire \clock_divider_1_hz|Add0~61 ;
wire \clock_divider_1_hz|Add0~62_combout ;
wire \clock_divider_1_hz|Add0~56_combout ;
wire \clock_divider_1_hz|Equal0~0_combout ;
wire \clock_divider_1_hz|Add0~52_combout ;
wire \clock_divider_1_hz|Equal0~1_combout ;
wire \clock_divider_1_hz|Add0~42_combout ;
wire \clock_divider_1_hz|Equal0~2_combout ;
wire \clock_divider_1_hz|Equal0~4_combout ;
wire \clock_divider_1_hz|Add0~6_combout ;
wire \clock_divider_1_hz|Equal1~0_combout ;
wire \clock_divider_1_hz|clock_out~0_combout ;
wire \clock_divider_1_hz|clock_out~1_combout ;
wire \clock_divider_1_hz|clock_out~regout ;
wire \clock_divider_1_hz|clock_out~clkctrl_outclk ;
wire \ring_counter|out[2]~1_combout ;
wire \ring_counter|out[1]~feeder_combout ;
wire \ring_counter|out[0]~feeder_combout ;
wire \ring_counter|out[3]~0_combout ;
wire \FND_driver_min_tens|WideOr5~0_combout ;
wire \FND_driver_min_tens|WideOr4~0_combout ;
wire \FND_driver_min_tens|WideOr3~0_combout ;
wire \FND_driver_min_tens|WideOr2~0_combout ;
wire \FND_driver_min_tens|WideOr1~0_combout ;
wire \FND_driver_min_tens|WideOr0~0_combout ;
wire \FND_driver_min_ones|out_FND[0]~0_combout ;
wire \FND_driver_min_ones|WideOr5~0_combout ;
wire \FND_driver_min_ones|WideOr4~0_combout ;
wire \FND_driver_min_ones|WideOr3~0_combout ;
wire \FND_driver_min_ones|WideOr2~0_combout ;
wire \FND_driver_min_ones|WideOr1~0_combout ;
wire \FND_driver_min_ones|WideOr0~0_combout ;
wire \FND_driver_sec_tens|out_FND[0]~0_combout ;
wire \FND_driver_sec_tens|WideOr5~0_combout ;
wire \FND_driver_sec_tens|WideOr4~0_combout ;
wire \FND_driver_sec_tens|WideOr3~0_combout ;
wire \FND_driver_sec_tens|WideOr2~0_combout ;
wire \FND_driver_sec_tens|WideOr1~0_combout ;
wire \FND_driver_sec_tens|WideOr0~0_combout ;
wire \FND_driver_sec_ones|out_FND[0]~0_combout ;
wire \FND_driver_sec_ones|WideOr5~0_combout ;
wire \FND_driver_sec_ones|WideOr4~0_combout ;
wire \FND_driver_sec_ones|WideOr3~0_combout ;
wire \FND_driver_sec_ones|WideOr2~0_combout ;
wire \FND_driver_sec_ones|WideOr1~0_combout ;
wire \FND_driver_sec_ones|WideOr0~0_combout ;
wire [31:0] \clock_divider_1_hz|internal_count ;
wire [3:0] \timer|out_1sec_BCD ;
wire [3:0] \timer|out_1min_BCD ;
wire [3:0] \timer|out_10sec_BCD ;
wire [3:0] \timer|out_10min_BCD ;
wire [3:0] \ring_counter|out ;


// Location: LCCOMB_X35_Y4_N24
cycloneii_lcell_comb \clock_divider_1_hz|Add0~24 (
// Equation(s):
// \clock_divider_1_hz|Add0~24_combout  = (\clock_divider_1_hz|internal_count [12] & (\clock_divider_1_hz|Add0~23  $ (GND))) # (!\clock_divider_1_hz|internal_count [12] & (!\clock_divider_1_hz|Add0~23  & VCC))
// \clock_divider_1_hz|Add0~25  = CARRY((\clock_divider_1_hz|internal_count [12] & !\clock_divider_1_hz|Add0~23 ))

	.dataa(\clock_divider_1_hz|internal_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~23 ),
	.combout(\clock_divider_1_hz|Add0~24_combout ),
	.cout(\clock_divider_1_hz|Add0~25 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~24 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N6
cycloneii_lcell_comb \clock_divider_1_hz|Add0~38 (
// Equation(s):
// \clock_divider_1_hz|Add0~38_combout  = (\clock_divider_1_hz|internal_count [19] & (!\clock_divider_1_hz|Add0~37 )) # (!\clock_divider_1_hz|internal_count [19] & ((\clock_divider_1_hz|Add0~37 ) # (GND)))
// \clock_divider_1_hz|Add0~39  = CARRY((!\clock_divider_1_hz|Add0~37 ) # (!\clock_divider_1_hz|internal_count [19]))

	.dataa(\clock_divider_1_hz|internal_count [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~37 ),
	.combout(\clock_divider_1_hz|Add0~38_combout ),
	.cout(\clock_divider_1_hz|Add0~39 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~38 .lut_mask = 16'h5A5F;
defparam \clock_divider_1_hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N12
cycloneii_lcell_comb \clock_divider_1_hz|Add0~44 (
// Equation(s):
// \clock_divider_1_hz|Add0~44_combout  = (\clock_divider_1_hz|internal_count [22] & (\clock_divider_1_hz|Add0~43  $ (GND))) # (!\clock_divider_1_hz|internal_count [22] & (!\clock_divider_1_hz|Add0~43  & VCC))
// \clock_divider_1_hz|Add0~45  = CARRY((\clock_divider_1_hz|internal_count [22] & !\clock_divider_1_hz|Add0~43 ))

	.dataa(\clock_divider_1_hz|internal_count [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~43 ),
	.combout(\clock_divider_1_hz|Add0~44_combout ),
	.cout(\clock_divider_1_hz|Add0~45 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~44 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N16
cycloneii_lcell_comb \clock_divider_1_hz|Add0~48 (
// Equation(s):
// \clock_divider_1_hz|Add0~48_combout  = (\clock_divider_1_hz|internal_count [24] & (\clock_divider_1_hz|Add0~47  $ (GND))) # (!\clock_divider_1_hz|internal_count [24] & (!\clock_divider_1_hz|Add0~47  & VCC))
// \clock_divider_1_hz|Add0~49  = CARRY((\clock_divider_1_hz|internal_count [24] & !\clock_divider_1_hz|Add0~47 ))

	.dataa(\clock_divider_1_hz|internal_count [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~47 ),
	.combout(\clock_divider_1_hz|Add0~48_combout ),
	.cout(\clock_divider_1_hz|Add0~49 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~48 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N17
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [24]));

// Location: LCFF_X35_Y3_N13
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [22]));

// Location: LCFF_X35_Y3_N7
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [19]));

// Location: LCCOMB_X34_Y3_N6
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~3 (
// Equation(s):
// \clock_divider_1_hz|Equal0~3_combout  = (!\clock_divider_1_hz|internal_count [18] & (!\clock_divider_1_hz|internal_count [16] & (!\clock_divider_1_hz|internal_count [19] & !\clock_divider_1_hz|internal_count [17])))

	.dataa(\clock_divider_1_hz|internal_count [18]),
	.datab(\clock_divider_1_hz|internal_count [16]),
	.datac(\clock_divider_1_hz|internal_count [19]),
	.datad(\clock_divider_1_hz|internal_count [17]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~3 .lut_mask = 16'h0001;
defparam \clock_divider_1_hz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N25
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [12]));

// Location: LCCOMB_X34_Y4_N24
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~5 (
// Equation(s):
// \clock_divider_1_hz|Equal0~5_combout  = (!\clock_divider_1_hz|internal_count [13] & (!\clock_divider_1_hz|internal_count [14] & (!\clock_divider_1_hz|internal_count [15] & !\clock_divider_1_hz|internal_count [12])))

	.dataa(\clock_divider_1_hz|internal_count [13]),
	.datab(\clock_divider_1_hz|internal_count [14]),
	.datac(\clock_divider_1_hz|internal_count [15]),
	.datad(\clock_divider_1_hz|internal_count [12]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~5 .lut_mask = 16'h0001;
defparam \clock_divider_1_hz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~9 (
// Equation(s):
// \clock_divider_1_hz|Equal0~9_combout  = (\clock_divider_1_hz|internal_count [1] & (\clock_divider_1_hz|internal_count [8] & !\clock_divider_1_hz|internal_count [3]))

	.dataa(\clock_divider_1_hz|internal_count [1]),
	.datab(vcc),
	.datac(\clock_divider_1_hz|internal_count [8]),
	.datad(\clock_divider_1_hz|internal_count [3]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~9 .lut_mask = 16'h00A0;
defparam \clock_divider_1_hz|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N28
cycloneii_lcell_comb \timer|out_10min_BCD[0]~6 (
// Equation(s):
// \timer|out_10min_BCD[0]~6_combout  = !\timer|out_10min_BCD [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer|out_10min_BCD [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer|out_10min_BCD[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD[0]~6 .lut_mask = 16'h0F0F;
defparam \timer|out_10min_BCD[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N10
cycloneii_lcell_comb \timer|out_1min_BCD[0]~3 (
// Equation(s):
// \timer|out_1min_BCD[0]~3_combout  = !\timer|out_1min_BCD [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer|out_1min_BCD [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer|out_1min_BCD[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1min_BCD[0]~3 .lut_mask = 16'h0F0F;
defparam \timer|out_1min_BCD[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneii_lcell_comb \timer|out_1sec_BCD[0]~3 (
// Equation(s):
// \timer|out_1sec_BCD[0]~3_combout  = !\timer|out_1sec_BCD [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer|out_1sec_BCD[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1sec_BCD[0]~3 .lut_mask = 16'h0F0F;
defparam \timer|out_1sec_BCD[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N17
cycloneii_lcell_ff \timer|out_1sec_BCD[0] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1sec_BCD[0]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1sec_BCD [0]));

// Location: LCCOMB_X1_Y35_N24
cycloneii_lcell_comb \timer|out_1sec_BCD[2]~1 (
// Equation(s):
// \timer|out_1sec_BCD[2]~1_combout  = \timer|out_1sec_BCD [2] $ (((\timer|out_1sec_BCD [0] & \timer|out_1sec_BCD [1])))

	.dataa(vcc),
	.datab(\timer|out_1sec_BCD [0]),
	.datac(\timer|out_1sec_BCD [2]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\timer|out_1sec_BCD[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1sec_BCD[2]~1 .lut_mask = 16'h3CF0;
defparam \timer|out_1sec_BCD[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N25
cycloneii_lcell_ff \timer|out_1sec_BCD[2] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1sec_BCD[2]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1sec_BCD [2]));

// Location: LCCOMB_X1_Y35_N18
cycloneii_lcell_comb \timer|out_1sec_BCD~2 (
// Equation(s):
// \timer|out_1sec_BCD~2_combout  = (\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [3] $ (((\timer|out_1sec_BCD [0] & \timer|out_1sec_BCD [1]))))) # (!\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [3] & ((\timer|out_1sec_BCD [1]) # (!\timer|out_1sec_BCD 
// [0]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [0]),
	.datac(\timer|out_1sec_BCD [3]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\timer|out_1sec_BCD~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1sec_BCD~2 .lut_mask = 16'h78B0;
defparam \timer|out_1sec_BCD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N19
cycloneii_lcell_ff \timer|out_1sec_BCD[3] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1sec_BCD~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1sec_BCD [3]));

// Location: LCCOMB_X1_Y35_N30
cycloneii_lcell_comb \timer|out_1sec_BCD~0 (
// Equation(s):
// \timer|out_1sec_BCD~0_combout  = (\timer|out_1sec_BCD [0] & (!\timer|out_1sec_BCD [1] & ((\timer|out_1sec_BCD [2]) # (!\timer|out_1sec_BCD [3])))) # (!\timer|out_1sec_BCD [0] & (((\timer|out_1sec_BCD [1]))))

	.dataa(\timer|out_1sec_BCD [0]),
	.datab(\timer|out_1sec_BCD [2]),
	.datac(\timer|out_1sec_BCD [1]),
	.datad(\timer|out_1sec_BCD [3]),
	.cin(gnd),
	.combout(\timer|out_1sec_BCD~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1sec_BCD~0 .lut_mask = 16'h585A;
defparam \timer|out_1sec_BCD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N31
cycloneii_lcell_ff \timer|out_1sec_BCD[1] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1sec_BCD~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1sec_BCD [1]));

// Location: LCCOMB_X1_Y35_N22
cycloneii_lcell_comb \timer|Equal0~0 (
// Equation(s):
// \timer|Equal0~0_combout  = (!\timer|out_1sec_BCD [2] & (!\timer|out_1sec_BCD [1] & (\timer|out_1sec_BCD [0] & \timer|out_1sec_BCD [3])))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [1]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [3]),
	.cin(gnd),
	.combout(\timer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|Equal0~0 .lut_mask = 16'h1000;
defparam \timer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N16
cycloneii_lcell_comb \timer|out_10sec_BCD[0]~4 (
// Equation(s):
// \timer|out_10sec_BCD[0]~4_combout  = !\timer|out_10sec_BCD [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer|out_10sec_BCD [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer|out_10sec_BCD[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10sec_BCD[0]~4 .lut_mask = 16'h0F0F;
defparam \timer|out_10sec_BCD[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N17
cycloneii_lcell_ff \timer|out_10sec_BCD[0] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10sec_BCD[0]~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10sec_BCD [0]));

// Location: LCCOMB_X2_Y35_N2
cycloneii_lcell_comb \timer|out_10sec_BCD[3]~2 (
// Equation(s):
// \timer|out_10sec_BCD[3]~2_combout  = (\timer|out_10sec_BCD [1] & (\timer|out_10sec_BCD [2] & \timer|out_10sec_BCD [0]))

	.dataa(\timer|out_10sec_BCD [1]),
	.datab(vcc),
	.datac(\timer|out_10sec_BCD [2]),
	.datad(\timer|out_10sec_BCD [0]),
	.cin(gnd),
	.combout(\timer|out_10sec_BCD[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10sec_BCD[3]~2 .lut_mask = 16'hA000;
defparam \timer|out_10sec_BCD[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N30
cycloneii_lcell_comb \timer|out_10sec_BCD[3]~3 (
// Equation(s):
// \timer|out_10sec_BCD[3]~3_combout  = \timer|out_10sec_BCD [3] $ (((\timer|Equal0~0_combout  & \timer|out_10sec_BCD[3]~2_combout )))

	.dataa(vcc),
	.datab(\timer|Equal0~0_combout ),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD[3]~2_combout ),
	.cin(gnd),
	.combout(\timer|out_10sec_BCD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10sec_BCD[3]~3 .lut_mask = 16'h3CF0;
defparam \timer|out_10sec_BCD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N31
cycloneii_lcell_ff \timer|out_10sec_BCD[3] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10sec_BCD[3]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10sec_BCD [3]));

// Location: LCCOMB_X2_Y35_N14
cycloneii_lcell_comb \timer|out_10sec_BCD~0 (
// Equation(s):
// \timer|out_10sec_BCD~0_combout  = (\timer|out_10sec_BCD [0] & (!\timer|out_10sec_BCD [1] & ((\timer|out_10sec_BCD [3]) # (!\timer|out_10sec_BCD [2])))) # (!\timer|out_10sec_BCD [0] & (((\timer|out_10sec_BCD [1]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [2]),
	.datac(\timer|out_10sec_BCD [1]),
	.datad(\timer|out_10sec_BCD [3]),
	.cin(gnd),
	.combout(\timer|out_10sec_BCD~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10sec_BCD~0 .lut_mask = 16'h5A52;
defparam \timer|out_10sec_BCD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N15
cycloneii_lcell_ff \timer|out_10sec_BCD[1] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10sec_BCD~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10sec_BCD [1]));

// Location: LCCOMB_X2_Y35_N4
cycloneii_lcell_comb \timer|out_10sec_BCD~1 (
// Equation(s):
// \timer|out_10sec_BCD~1_combout  = (\timer|out_10sec_BCD [0] & ((\timer|out_10sec_BCD [1] & (!\timer|out_10sec_BCD [2])) # (!\timer|out_10sec_BCD [1] & (\timer|out_10sec_BCD [2] & \timer|out_10sec_BCD [3])))) # (!\timer|out_10sec_BCD [0] & 
// (((\timer|out_10sec_BCD [2]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [2]),
	.datad(\timer|out_10sec_BCD [3]),
	.cin(gnd),
	.combout(\timer|out_10sec_BCD~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10sec_BCD~1 .lut_mask = 16'h7858;
defparam \timer|out_10sec_BCD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N5
cycloneii_lcell_ff \timer|out_10sec_BCD[2] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10sec_BCD~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10sec_BCD [2]));

// Location: LCCOMB_X2_Y35_N26
cycloneii_lcell_comb \timer|Equal1~0 (
// Equation(s):
// \timer|Equal1~0_combout  = (\timer|out_10sec_BCD [0] & (\timer|out_10sec_BCD [2] & (!\timer|out_10sec_BCD [1] & !\timer|out_10sec_BCD [3])))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [2]),
	.datac(\timer|out_10sec_BCD [1]),
	.datad(\timer|out_10sec_BCD [3]),
	.cin(gnd),
	.combout(\timer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|Equal1~0 .lut_mask = 16'h0008;
defparam \timer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N20
cycloneii_lcell_comb \timer|out_10min_BCD[0]~3 (
// Equation(s):
// \timer|out_10min_BCD[0]~3_combout  = (\timer|Equal1~0_combout  & \timer|Equal0~0_combout )

	.dataa(vcc),
	.datab(\timer|Equal1~0_combout ),
	.datac(vcc),
	.datad(\timer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\timer|out_10min_BCD[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD[0]~3 .lut_mask = 16'hCC00;
defparam \timer|out_10min_BCD[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y35_N11
cycloneii_lcell_ff \timer|out_1min_BCD[0] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1min_BCD[0]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1min_BCD [0]));

// Location: LCCOMB_X3_Y35_N6
cycloneii_lcell_comb \timer|out_1min_BCD[2]~1 (
// Equation(s):
// \timer|out_1min_BCD[2]~1_combout  = \timer|out_1min_BCD [2] $ (((\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [0] & \timer|out_10min_BCD[0]~3_combout ))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [0]),
	.datac(\timer|out_1min_BCD [2]),
	.datad(\timer|out_10min_BCD[0]~3_combout ),
	.cin(gnd),
	.combout(\timer|out_1min_BCD[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1min_BCD[2]~1 .lut_mask = 16'h78F0;
defparam \timer|out_1min_BCD[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y35_N7
cycloneii_lcell_ff \timer|out_1min_BCD[2] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1min_BCD[2]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1min_BCD [2]));

// Location: LCCOMB_X3_Y35_N28
cycloneii_lcell_comb \timer|out_1min_BCD~2 (
// Equation(s):
// \timer|out_1min_BCD~2_combout  = (\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [3] $ (((\timer|out_1min_BCD [0] & \timer|out_1min_BCD [2]))))) # (!\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [3] & ((\timer|out_1min_BCD [2]) # (!\timer|out_1min_BCD 
// [0]))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [0]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [2]),
	.cin(gnd),
	.combout(\timer|out_1min_BCD~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1min_BCD~2 .lut_mask = 16'h78B0;
defparam \timer|out_1min_BCD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y35_N29
cycloneii_lcell_ff \timer|out_1min_BCD[3] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1min_BCD~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1min_BCD [3]));

// Location: LCCOMB_X3_Y35_N20
cycloneii_lcell_comb \timer|out_1min_BCD~0 (
// Equation(s):
// \timer|out_1min_BCD~0_combout  = (\timer|out_1min_BCD [1] & (((!\timer|out_1min_BCD [0])))) # (!\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [0] & ((\timer|out_1min_BCD [2]) # (!\timer|out_1min_BCD [3]))))

	.dataa(\timer|out_1min_BCD [2]),
	.datab(\timer|out_1min_BCD [3]),
	.datac(\timer|out_1min_BCD [1]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\timer|out_1min_BCD~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_1min_BCD~0 .lut_mask = 16'h0BF0;
defparam \timer|out_1min_BCD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y35_N21
cycloneii_lcell_ff \timer|out_1min_BCD[1] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_1min_BCD~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_1min_BCD [1]));

// Location: LCCOMB_X3_Y35_N4
cycloneii_lcell_comb \timer|Equal2~0 (
// Equation(s):
// \timer|Equal2~0_combout  = (!\timer|out_1min_BCD [2] & (\timer|out_1min_BCD [3] & (!\timer|out_1min_BCD [1] & \timer|out_1min_BCD [0])))

	.dataa(\timer|out_1min_BCD [2]),
	.datab(\timer|out_1min_BCD [3]),
	.datac(\timer|out_1min_BCD [1]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\timer|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|Equal2~0 .lut_mask = 16'h0400;
defparam \timer|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N20
cycloneii_lcell_comb \timer|out_10min_BCD[0]~0 (
// Equation(s):
// \timer|out_10min_BCD[0]~0_combout  = (\timer|Equal2~0_combout  & (\timer|Equal0~0_combout  & \timer|Equal1~0_combout ))

	.dataa(vcc),
	.datab(\timer|Equal2~0_combout ),
	.datac(\timer|Equal0~0_combout ),
	.datad(\timer|Equal1~0_combout ),
	.cin(gnd),
	.combout(\timer|out_10min_BCD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD[0]~0 .lut_mask = 16'hC000;
defparam \timer|out_10min_BCD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y35_N29
cycloneii_lcell_ff \timer|out_10min_BCD[0] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10min_BCD[0]~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10min_BCD [0]));

// Location: LCCOMB_X4_Y35_N30
cycloneii_lcell_comb \timer|out_10min_BCD[3]~4 (
// Equation(s):
// \timer|out_10min_BCD[3]~4_combout  = (\timer|out_10min_BCD [2] & (\timer|out_10min_BCD [1] & \timer|out_10min_BCD [0]))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(vcc),
	.datad(\timer|out_10min_BCD [0]),
	.cin(gnd),
	.combout(\timer|out_10min_BCD[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD[3]~4 .lut_mask = 16'h8800;
defparam \timer|out_10min_BCD[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N16
cycloneii_lcell_comb \timer|out_10min_BCD[3]~5 (
// Equation(s):
// \timer|out_10min_BCD[3]~5_combout  = \timer|out_10min_BCD [3] $ (((\timer|Equal2~0_combout  & (\timer|out_10min_BCD[3]~4_combout  & \timer|out_10min_BCD[0]~3_combout ))))

	.dataa(\timer|Equal2~0_combout ),
	.datab(\timer|out_10min_BCD[3]~4_combout ),
	.datac(\timer|out_10min_BCD [3]),
	.datad(\timer|out_10min_BCD[0]~3_combout ),
	.cin(gnd),
	.combout(\timer|out_10min_BCD[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD[3]~5 .lut_mask = 16'h78F0;
defparam \timer|out_10min_BCD[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y35_N17
cycloneii_lcell_ff \timer|out_10min_BCD[3] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10min_BCD[3]~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10min_BCD [3]));

// Location: LCCOMB_X4_Y35_N2
cycloneii_lcell_comb \timer|out_10min_BCD~1 (
// Equation(s):
// \timer|out_10min_BCD~1_combout  = (\timer|out_10min_BCD [1] & (((!\timer|out_10min_BCD [0])))) # (!\timer|out_10min_BCD [1] & (\timer|out_10min_BCD [0] & ((\timer|out_10min_BCD [3]) # (!\timer|out_10min_BCD [2]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [3]),
	.datac(\timer|out_10min_BCD [1]),
	.datad(\timer|out_10min_BCD [0]),
	.cin(gnd),
	.combout(\timer|out_10min_BCD~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD~1 .lut_mask = 16'h0DF0;
defparam \timer|out_10min_BCD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y35_N3
cycloneii_lcell_ff \timer|out_10min_BCD[1] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10min_BCD~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10min_BCD [1]));

// Location: LCCOMB_X4_Y35_N12
cycloneii_lcell_comb \timer|out_10min_BCD~2 (
// Equation(s):
// \timer|out_10min_BCD~2_combout  = (\timer|out_10min_BCD [0] & ((\timer|out_10min_BCD [1] & (!\timer|out_10min_BCD [2])) # (!\timer|out_10min_BCD [1] & (\timer|out_10min_BCD [2] & \timer|out_10min_BCD [3])))) # (!\timer|out_10min_BCD [0] & 
// (((\timer|out_10min_BCD [2]))))

	.dataa(\timer|out_10min_BCD [0]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [2]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\timer|out_10min_BCD~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer|out_10min_BCD~2 .lut_mask = 16'h7858;
defparam \timer|out_10min_BCD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y35_N13
cycloneii_lcell_ff \timer|out_10min_BCD[2] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\timer|out_10min_BCD~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|out_10min_BCD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\timer|out_10min_BCD [2]));

// Location: LCCOMB_X4_Y35_N22
cycloneii_lcell_comb \FND_driver_min_tens|out_FND[0]~0 (
// Equation(s):
// \FND_driver_min_tens|out_FND[0]~0_combout  = (!\timer|out_10min_BCD [1] & (!\timer|out_10min_BCD [3] & (\timer|out_10min_BCD [2] $ (\timer|out_10min_BCD [0]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|out_FND[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|out_FND[0]~0 .lut_mask = 16'h0012;
defparam \FND_driver_min_tens|out_FND[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
cycloneii_lcell_comb \clock_divider_1_hz|Add0~0 (
// Equation(s):
// \clock_divider_1_hz|Add0~0_combout  = \clock_divider_1_hz|internal_count [0] $ (VCC)
// \clock_divider_1_hz|Add0~1  = CARRY(\clock_divider_1_hz|internal_count [0])

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Add0~0_combout ),
	.cout(\clock_divider_1_hz|Add0~1 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~0 .lut_mask = 16'h33CC;
defparam \clock_divider_1_hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N1
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [0]));

// Location: LCCOMB_X35_Y4_N2
cycloneii_lcell_comb \clock_divider_1_hz|Add0~2 (
// Equation(s):
// \clock_divider_1_hz|Add0~2_combout  = (\clock_divider_1_hz|internal_count [1] & (!\clock_divider_1_hz|Add0~1 )) # (!\clock_divider_1_hz|internal_count [1] & ((\clock_divider_1_hz|Add0~1 ) # (GND)))
// \clock_divider_1_hz|Add0~3  = CARRY((!\clock_divider_1_hz|Add0~1 ) # (!\clock_divider_1_hz|internal_count [1]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~1 ),
	.combout(\clock_divider_1_hz|Add0~2_combout ),
	.cout(\clock_divider_1_hz|Add0~3 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~2 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N3
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [1]));

// Location: LCCOMB_X35_Y4_N4
cycloneii_lcell_comb \clock_divider_1_hz|Add0~4 (
// Equation(s):
// \clock_divider_1_hz|Add0~4_combout  = (\clock_divider_1_hz|internal_count [2] & (\clock_divider_1_hz|Add0~3  $ (GND))) # (!\clock_divider_1_hz|internal_count [2] & (!\clock_divider_1_hz|Add0~3  & VCC))
// \clock_divider_1_hz|Add0~5  = CARRY((\clock_divider_1_hz|internal_count [2] & !\clock_divider_1_hz|Add0~3 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~3 ),
	.combout(\clock_divider_1_hz|Add0~4_combout ),
	.cout(\clock_divider_1_hz|Add0~5 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~4 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~4 (
// Equation(s):
// \clock_divider_1_hz|internal_count~4_combout  = (\clock_divider_1_hz|Add0~4_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Add0~4_combout ),
	.datac(\clock_divider_1_hz|Equal0~8_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~4 .lut_mask = 16'h4CCC;
defparam \clock_divider_1_hz|internal_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N5
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_divider_1_hz|internal_count~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [2]));

// Location: LCCOMB_X35_Y4_N6
cycloneii_lcell_comb \clock_divider_1_hz|Add0~6 (
// Equation(s):
// \clock_divider_1_hz|Add0~6_combout  = (\clock_divider_1_hz|internal_count [3] & (!\clock_divider_1_hz|Add0~5 )) # (!\clock_divider_1_hz|internal_count [3] & ((\clock_divider_1_hz|Add0~5 ) # (GND)))
// \clock_divider_1_hz|Add0~7  = CARRY((!\clock_divider_1_hz|Add0~5 ) # (!\clock_divider_1_hz|internal_count [3]))

	.dataa(\clock_divider_1_hz|internal_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~5 ),
	.combout(\clock_divider_1_hz|Add0~6_combout ),
	.cout(\clock_divider_1_hz|Add0~7 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~6 .lut_mask = 16'h5A5F;
defparam \clock_divider_1_hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneii_lcell_comb \clock_divider_1_hz|Add0~8 (
// Equation(s):
// \clock_divider_1_hz|Add0~8_combout  = (\clock_divider_1_hz|internal_count [4] & (\clock_divider_1_hz|Add0~7  $ (GND))) # (!\clock_divider_1_hz|internal_count [4] & (!\clock_divider_1_hz|Add0~7  & VCC))
// \clock_divider_1_hz|Add0~9  = CARRY((\clock_divider_1_hz|internal_count [4] & !\clock_divider_1_hz|Add0~7 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~7 ),
	.combout(\clock_divider_1_hz|Add0~8_combout ),
	.cout(\clock_divider_1_hz|Add0~9 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~3 (
// Equation(s):
// \clock_divider_1_hz|internal_count~3_combout  = (\clock_divider_1_hz|Add0~8_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~8_combout ),
	.datac(\clock_divider_1_hz|Add0~8_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~3 .lut_mask = 16'h70F0;
defparam \clock_divider_1_hz|internal_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N19
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|internal_count~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [4]));

// Location: LCCOMB_X35_Y4_N10
cycloneii_lcell_comb \clock_divider_1_hz|Add0~10 (
// Equation(s):
// \clock_divider_1_hz|Add0~10_combout  = (\clock_divider_1_hz|internal_count [5] & (!\clock_divider_1_hz|Add0~9 )) # (!\clock_divider_1_hz|internal_count [5] & ((\clock_divider_1_hz|Add0~9 ) # (GND)))
// \clock_divider_1_hz|Add0~11  = CARRY((!\clock_divider_1_hz|Add0~9 ) # (!\clock_divider_1_hz|internal_count [5]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~9 ),
	.combout(\clock_divider_1_hz|Add0~10_combout ),
	.cout(\clock_divider_1_hz|Add0~11 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~2 (
// Equation(s):
// \clock_divider_1_hz|internal_count~2_combout  = (\clock_divider_1_hz|Add0~10_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~8_combout ),
	.datac(\clock_divider_1_hz|Add0~10_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~2 .lut_mask = 16'h70F0;
defparam \clock_divider_1_hz|internal_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N17
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|internal_count~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [5]));

// Location: LCCOMB_X35_Y4_N12
cycloneii_lcell_comb \clock_divider_1_hz|Add0~12 (
// Equation(s):
// \clock_divider_1_hz|Add0~12_combout  = (\clock_divider_1_hz|internal_count [6] & (\clock_divider_1_hz|Add0~11  $ (GND))) # (!\clock_divider_1_hz|internal_count [6] & (!\clock_divider_1_hz|Add0~11  & VCC))
// \clock_divider_1_hz|Add0~13  = CARRY((\clock_divider_1_hz|internal_count [6] & !\clock_divider_1_hz|Add0~11 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~11 ),
	.combout(\clock_divider_1_hz|Add0~12_combout ),
	.cout(\clock_divider_1_hz|Add0~13 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~1 (
// Equation(s):
// \clock_divider_1_hz|internal_count~1_combout  = (\clock_divider_1_hz|Add0~12_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~8_combout ),
	.datac(\clock_divider_1_hz|Add0~12_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~1 .lut_mask = 16'h70F0;
defparam \clock_divider_1_hz|internal_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N23
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|internal_count~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [6]));

// Location: LCCOMB_X34_Y4_N28
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~7 (
// Equation(s):
// \clock_divider_1_hz|Equal0~7_combout  = (\clock_divider_1_hz|internal_count [5] & (\clock_divider_1_hz|internal_count [6] & (!\clock_divider_1_hz|internal_count [2] & \clock_divider_1_hz|internal_count [4])))

	.dataa(\clock_divider_1_hz|internal_count [5]),
	.datab(\clock_divider_1_hz|internal_count [6]),
	.datac(\clock_divider_1_hz|internal_count [2]),
	.datad(\clock_divider_1_hz|internal_count [4]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~7 .lut_mask = 16'h0800;
defparam \clock_divider_1_hz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
cycloneii_lcell_comb \clock_divider_1_hz|Add0~14 (
// Equation(s):
// \clock_divider_1_hz|Add0~14_combout  = (\clock_divider_1_hz|internal_count [7] & (!\clock_divider_1_hz|Add0~13 )) # (!\clock_divider_1_hz|internal_count [7] & ((\clock_divider_1_hz|Add0~13 ) # (GND)))
// \clock_divider_1_hz|Add0~15  = CARRY((!\clock_divider_1_hz|Add0~13 ) # (!\clock_divider_1_hz|internal_count [7]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~13 ),
	.combout(\clock_divider_1_hz|Add0~14_combout ),
	.cout(\clock_divider_1_hz|Add0~15 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~14 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~0 (
// Equation(s):
// \clock_divider_1_hz|internal_count~0_combout  = (\clock_divider_1_hz|Add0~14_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~8_combout ),
	.datac(\clock_divider_1_hz|Add0~14_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~0 .lut_mask = 16'h70F0;
defparam \clock_divider_1_hz|internal_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N27
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|internal_count~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [7]));

// Location: LCCOMB_X35_Y4_N20
cycloneii_lcell_comb \clock_divider_1_hz|Add0~20 (
// Equation(s):
// \clock_divider_1_hz|Add0~20_combout  = (\clock_divider_1_hz|internal_count [10] & (\clock_divider_1_hz|Add0~19  $ (GND))) # (!\clock_divider_1_hz|internal_count [10] & (!\clock_divider_1_hz|Add0~19  & VCC))
// \clock_divider_1_hz|Add0~21  = CARRY((\clock_divider_1_hz|internal_count [10] & !\clock_divider_1_hz|Add0~19 ))

	.dataa(\clock_divider_1_hz|internal_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~19 ),
	.combout(\clock_divider_1_hz|Add0~20_combout ),
	.cout(\clock_divider_1_hz|Add0~21 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~20 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N21
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [10]));

// Location: LCCOMB_X34_Y4_N12
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~6 (
// Equation(s):
// \clock_divider_1_hz|Equal0~6_combout  = (!\clock_divider_1_hz|internal_count [9] & (\clock_divider_1_hz|internal_count [7] & (!\clock_divider_1_hz|internal_count [11] & !\clock_divider_1_hz|internal_count [10])))

	.dataa(\clock_divider_1_hz|internal_count [9]),
	.datab(\clock_divider_1_hz|internal_count [7]),
	.datac(\clock_divider_1_hz|internal_count [11]),
	.datad(\clock_divider_1_hz|internal_count [10]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~6 .lut_mask = 16'h0004;
defparam \clock_divider_1_hz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~8 (
// Equation(s):
// \clock_divider_1_hz|Equal0~8_combout  = (\clock_divider_1_hz|Equal0~5_combout  & (\clock_divider_1_hz|Equal0~7_combout  & (\clock_divider_1_hz|internal_count [0] & \clock_divider_1_hz|Equal0~6_combout )))

	.dataa(\clock_divider_1_hz|Equal0~5_combout ),
	.datab(\clock_divider_1_hz|Equal0~7_combout ),
	.datac(\clock_divider_1_hz|internal_count [0]),
	.datad(\clock_divider_1_hz|Equal0~6_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~8 .lut_mask = 16'h8000;
defparam \clock_divider_1_hz|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
cycloneii_lcell_comb \clock_divider_1_hz|Add0~16 (
// Equation(s):
// \clock_divider_1_hz|Add0~16_combout  = (\clock_divider_1_hz|internal_count [8] & (\clock_divider_1_hz|Add0~15  $ (GND))) # (!\clock_divider_1_hz|internal_count [8] & (!\clock_divider_1_hz|Add0~15  & VCC))
// \clock_divider_1_hz|Add0~17  = CARRY((\clock_divider_1_hz|internal_count [8] & !\clock_divider_1_hz|Add0~15 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~15 ),
	.combout(\clock_divider_1_hz|Add0~16_combout ),
	.cout(\clock_divider_1_hz|Add0~17 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
cycloneii_lcell_comb \clock_divider_1_hz|internal_count~5 (
// Equation(s):
// \clock_divider_1_hz|internal_count~5_combout  = (\clock_divider_1_hz|Add0~16_combout  & (((!\clock_divider_1_hz|Equal0~4_combout ) # (!\clock_divider_1_hz|Equal0~8_combout )) # (!\clock_divider_1_hz|Equal0~9_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~8_combout ),
	.datac(\clock_divider_1_hz|Add0~16_combout ),
	.datad(\clock_divider_1_hz|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|internal_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|internal_count~5 .lut_mask = 16'h70F0;
defparam \clock_divider_1_hz|internal_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N5
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|internal_count~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [8]));

// Location: LCCOMB_X35_Y4_N18
cycloneii_lcell_comb \clock_divider_1_hz|Add0~18 (
// Equation(s):
// \clock_divider_1_hz|Add0~18_combout  = (\clock_divider_1_hz|internal_count [9] & (!\clock_divider_1_hz|Add0~17 )) # (!\clock_divider_1_hz|internal_count [9] & ((\clock_divider_1_hz|Add0~17 ) # (GND)))
// \clock_divider_1_hz|Add0~19  = CARRY((!\clock_divider_1_hz|Add0~17 ) # (!\clock_divider_1_hz|internal_count [9]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~17 ),
	.combout(\clock_divider_1_hz|Add0~18_combout ),
	.cout(\clock_divider_1_hz|Add0~19 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~18 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N19
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [9]));

// Location: LCCOMB_X35_Y4_N22
cycloneii_lcell_comb \clock_divider_1_hz|Add0~22 (
// Equation(s):
// \clock_divider_1_hz|Add0~22_combout  = (\clock_divider_1_hz|internal_count [11] & (!\clock_divider_1_hz|Add0~21 )) # (!\clock_divider_1_hz|internal_count [11] & ((\clock_divider_1_hz|Add0~21 ) # (GND)))
// \clock_divider_1_hz|Add0~23  = CARRY((!\clock_divider_1_hz|Add0~21 ) # (!\clock_divider_1_hz|internal_count [11]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~21 ),
	.combout(\clock_divider_1_hz|Add0~22_combout ),
	.cout(\clock_divider_1_hz|Add0~23 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~22 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N23
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [11]));

// Location: LCCOMB_X35_Y4_N26
cycloneii_lcell_comb \clock_divider_1_hz|Add0~26 (
// Equation(s):
// \clock_divider_1_hz|Add0~26_combout  = (\clock_divider_1_hz|internal_count [13] & (!\clock_divider_1_hz|Add0~25 )) # (!\clock_divider_1_hz|internal_count [13] & ((\clock_divider_1_hz|Add0~25 ) # (GND)))
// \clock_divider_1_hz|Add0~27  = CARRY((!\clock_divider_1_hz|Add0~25 ) # (!\clock_divider_1_hz|internal_count [13]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~25 ),
	.combout(\clock_divider_1_hz|Add0~26_combout ),
	.cout(\clock_divider_1_hz|Add0~27 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~26 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N27
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [13]));

// Location: LCCOMB_X35_Y4_N28
cycloneii_lcell_comb \clock_divider_1_hz|Add0~28 (
// Equation(s):
// \clock_divider_1_hz|Add0~28_combout  = (\clock_divider_1_hz|internal_count [14] & (\clock_divider_1_hz|Add0~27  $ (GND))) # (!\clock_divider_1_hz|internal_count [14] & (!\clock_divider_1_hz|Add0~27  & VCC))
// \clock_divider_1_hz|Add0~29  = CARRY((\clock_divider_1_hz|internal_count [14] & !\clock_divider_1_hz|Add0~27 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~27 ),
	.combout(\clock_divider_1_hz|Add0~28_combout ),
	.cout(\clock_divider_1_hz|Add0~29 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~28 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N29
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [14]));

// Location: LCCOMB_X35_Y4_N30
cycloneii_lcell_comb \clock_divider_1_hz|Add0~30 (
// Equation(s):
// \clock_divider_1_hz|Add0~30_combout  = (\clock_divider_1_hz|internal_count [15] & (!\clock_divider_1_hz|Add0~29 )) # (!\clock_divider_1_hz|internal_count [15] & ((\clock_divider_1_hz|Add0~29 ) # (GND)))
// \clock_divider_1_hz|Add0~31  = CARRY((!\clock_divider_1_hz|Add0~29 ) # (!\clock_divider_1_hz|internal_count [15]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~29 ),
	.combout(\clock_divider_1_hz|Add0~30_combout ),
	.cout(\clock_divider_1_hz|Add0~31 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~30 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y4_N31
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [15]));

// Location: LCCOMB_X35_Y3_N0
cycloneii_lcell_comb \clock_divider_1_hz|Add0~32 (
// Equation(s):
// \clock_divider_1_hz|Add0~32_combout  = (\clock_divider_1_hz|internal_count [16] & (\clock_divider_1_hz|Add0~31  $ (GND))) # (!\clock_divider_1_hz|internal_count [16] & (!\clock_divider_1_hz|Add0~31  & VCC))
// \clock_divider_1_hz|Add0~33  = CARRY((\clock_divider_1_hz|internal_count [16] & !\clock_divider_1_hz|Add0~31 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~31 ),
	.combout(\clock_divider_1_hz|Add0~32_combout ),
	.cout(\clock_divider_1_hz|Add0~33 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~32 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N1
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [16]));

// Location: LCCOMB_X35_Y3_N2
cycloneii_lcell_comb \clock_divider_1_hz|Add0~34 (
// Equation(s):
// \clock_divider_1_hz|Add0~34_combout  = (\clock_divider_1_hz|internal_count [17] & (!\clock_divider_1_hz|Add0~33 )) # (!\clock_divider_1_hz|internal_count [17] & ((\clock_divider_1_hz|Add0~33 ) # (GND)))
// \clock_divider_1_hz|Add0~35  = CARRY((!\clock_divider_1_hz|Add0~33 ) # (!\clock_divider_1_hz|internal_count [17]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~33 ),
	.combout(\clock_divider_1_hz|Add0~34_combout ),
	.cout(\clock_divider_1_hz|Add0~35 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~34 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N3
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [17]));

// Location: LCCOMB_X35_Y3_N4
cycloneii_lcell_comb \clock_divider_1_hz|Add0~36 (
// Equation(s):
// \clock_divider_1_hz|Add0~36_combout  = (\clock_divider_1_hz|internal_count [18] & (\clock_divider_1_hz|Add0~35  $ (GND))) # (!\clock_divider_1_hz|internal_count [18] & (!\clock_divider_1_hz|Add0~35  & VCC))
// \clock_divider_1_hz|Add0~37  = CARRY((\clock_divider_1_hz|internal_count [18] & !\clock_divider_1_hz|Add0~35 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~35 ),
	.combout(\clock_divider_1_hz|Add0~36_combout ),
	.cout(\clock_divider_1_hz|Add0~37 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~36 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N5
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [18]));

// Location: LCCOMB_X35_Y3_N8
cycloneii_lcell_comb \clock_divider_1_hz|Add0~40 (
// Equation(s):
// \clock_divider_1_hz|Add0~40_combout  = (\clock_divider_1_hz|internal_count [20] & (\clock_divider_1_hz|Add0~39  $ (GND))) # (!\clock_divider_1_hz|internal_count [20] & (!\clock_divider_1_hz|Add0~39  & VCC))
// \clock_divider_1_hz|Add0~41  = CARRY((\clock_divider_1_hz|internal_count [20] & !\clock_divider_1_hz|Add0~39 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~39 ),
	.combout(\clock_divider_1_hz|Add0~40_combout ),
	.cout(\clock_divider_1_hz|Add0~41 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~40 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N9
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [20]));

// Location: LCCOMB_X35_Y3_N10
cycloneii_lcell_comb \clock_divider_1_hz|Add0~42 (
// Equation(s):
// \clock_divider_1_hz|Add0~42_combout  = (\clock_divider_1_hz|internal_count [21] & (!\clock_divider_1_hz|Add0~41 )) # (!\clock_divider_1_hz|internal_count [21] & ((\clock_divider_1_hz|Add0~41 ) # (GND)))
// \clock_divider_1_hz|Add0~43  = CARRY((!\clock_divider_1_hz|Add0~41 ) # (!\clock_divider_1_hz|internal_count [21]))

	.dataa(\clock_divider_1_hz|internal_count [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~41 ),
	.combout(\clock_divider_1_hz|Add0~42_combout ),
	.cout(\clock_divider_1_hz|Add0~43 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~42 .lut_mask = 16'h5A5F;
defparam \clock_divider_1_hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
cycloneii_lcell_comb \clock_divider_1_hz|Add0~46 (
// Equation(s):
// \clock_divider_1_hz|Add0~46_combout  = (\clock_divider_1_hz|internal_count [23] & (!\clock_divider_1_hz|Add0~45 )) # (!\clock_divider_1_hz|internal_count [23] & ((\clock_divider_1_hz|Add0~45 ) # (GND)))
// \clock_divider_1_hz|Add0~47  = CARRY((!\clock_divider_1_hz|Add0~45 ) # (!\clock_divider_1_hz|internal_count [23]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~45 ),
	.combout(\clock_divider_1_hz|Add0~46_combout ),
	.cout(\clock_divider_1_hz|Add0~47 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~46 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N15
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [23]));

// Location: LCCOMB_X35_Y3_N18
cycloneii_lcell_comb \clock_divider_1_hz|Add0~50 (
// Equation(s):
// \clock_divider_1_hz|Add0~50_combout  = (\clock_divider_1_hz|internal_count [25] & (!\clock_divider_1_hz|Add0~49 )) # (!\clock_divider_1_hz|internal_count [25] & ((\clock_divider_1_hz|Add0~49 ) # (GND)))
// \clock_divider_1_hz|Add0~51  = CARRY((!\clock_divider_1_hz|Add0~49 ) # (!\clock_divider_1_hz|internal_count [25]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~49 ),
	.combout(\clock_divider_1_hz|Add0~50_combout ),
	.cout(\clock_divider_1_hz|Add0~51 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~50 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N19
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [25]));

// Location: LCCOMB_X35_Y3_N20
cycloneii_lcell_comb \clock_divider_1_hz|Add0~52 (
// Equation(s):
// \clock_divider_1_hz|Add0~52_combout  = (\clock_divider_1_hz|internal_count [26] & (\clock_divider_1_hz|Add0~51  $ (GND))) # (!\clock_divider_1_hz|internal_count [26] & (!\clock_divider_1_hz|Add0~51  & VCC))
// \clock_divider_1_hz|Add0~53  = CARRY((\clock_divider_1_hz|internal_count [26] & !\clock_divider_1_hz|Add0~51 ))

	.dataa(\clock_divider_1_hz|internal_count [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~51 ),
	.combout(\clock_divider_1_hz|Add0~52_combout ),
	.cout(\clock_divider_1_hz|Add0~53 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~52 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N22
cycloneii_lcell_comb \clock_divider_1_hz|Add0~54 (
// Equation(s):
// \clock_divider_1_hz|Add0~54_combout  = (\clock_divider_1_hz|internal_count [27] & (!\clock_divider_1_hz|Add0~53 )) # (!\clock_divider_1_hz|internal_count [27] & ((\clock_divider_1_hz|Add0~53 ) # (GND)))
// \clock_divider_1_hz|Add0~55  = CARRY((!\clock_divider_1_hz|Add0~53 ) # (!\clock_divider_1_hz|internal_count [27]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~53 ),
	.combout(\clock_divider_1_hz|Add0~54_combout ),
	.cout(\clock_divider_1_hz|Add0~55 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~54 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N23
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [27]));

// Location: LCCOMB_X35_Y3_N24
cycloneii_lcell_comb \clock_divider_1_hz|Add0~56 (
// Equation(s):
// \clock_divider_1_hz|Add0~56_combout  = (\clock_divider_1_hz|internal_count [28] & (\clock_divider_1_hz|Add0~55  $ (GND))) # (!\clock_divider_1_hz|internal_count [28] & (!\clock_divider_1_hz|Add0~55  & VCC))
// \clock_divider_1_hz|Add0~57  = CARRY((\clock_divider_1_hz|internal_count [28] & !\clock_divider_1_hz|Add0~55 ))

	.dataa(\clock_divider_1_hz|internal_count [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~55 ),
	.combout(\clock_divider_1_hz|Add0~56_combout ),
	.cout(\clock_divider_1_hz|Add0~57 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~56 .lut_mask = 16'hA50A;
defparam \clock_divider_1_hz|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N26
cycloneii_lcell_comb \clock_divider_1_hz|Add0~58 (
// Equation(s):
// \clock_divider_1_hz|Add0~58_combout  = (\clock_divider_1_hz|internal_count [29] & (!\clock_divider_1_hz|Add0~57 )) # (!\clock_divider_1_hz|internal_count [29] & ((\clock_divider_1_hz|Add0~57 ) # (GND)))
// \clock_divider_1_hz|Add0~59  = CARRY((!\clock_divider_1_hz|Add0~57 ) # (!\clock_divider_1_hz|internal_count [29]))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~57 ),
	.combout(\clock_divider_1_hz|Add0~58_combout ),
	.cout(\clock_divider_1_hz|Add0~59 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~58 .lut_mask = 16'h3C3F;
defparam \clock_divider_1_hz|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N27
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [29]));

// Location: LCCOMB_X35_Y3_N28
cycloneii_lcell_comb \clock_divider_1_hz|Add0~60 (
// Equation(s):
// \clock_divider_1_hz|Add0~60_combout  = (\clock_divider_1_hz|internal_count [30] & (\clock_divider_1_hz|Add0~59  $ (GND))) # (!\clock_divider_1_hz|internal_count [30] & (!\clock_divider_1_hz|Add0~59  & VCC))
// \clock_divider_1_hz|Add0~61  = CARRY((\clock_divider_1_hz|internal_count [30] & !\clock_divider_1_hz|Add0~59 ))

	.dataa(vcc),
	.datab(\clock_divider_1_hz|internal_count [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_1_hz|Add0~59 ),
	.combout(\clock_divider_1_hz|Add0~60_combout ),
	.cout(\clock_divider_1_hz|Add0~61 ));
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~60 .lut_mask = 16'hC30C;
defparam \clock_divider_1_hz|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N29
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [30]));

// Location: LCCOMB_X35_Y3_N30
cycloneii_lcell_comb \clock_divider_1_hz|Add0~62 (
// Equation(s):
// \clock_divider_1_hz|Add0~62_combout  = \clock_divider_1_hz|Add0~61  $ (\clock_divider_1_hz|internal_count [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_divider_1_hz|internal_count [31]),
	.cin(\clock_divider_1_hz|Add0~61 ),
	.combout(\clock_divider_1_hz|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Add0~62 .lut_mask = 16'h0FF0;
defparam \clock_divider_1_hz|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y3_N31
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [31]));

// Location: LCFF_X35_Y3_N25
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [28]));

// Location: LCCOMB_X34_Y3_N22
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~0 (
// Equation(s):
// \clock_divider_1_hz|Equal0~0_combout  = (!\clock_divider_1_hz|internal_count [29] & (!\clock_divider_1_hz|internal_count [31] & (!\clock_divider_1_hz|internal_count [30] & !\clock_divider_1_hz|internal_count [28])))

	.dataa(\clock_divider_1_hz|internal_count [29]),
	.datab(\clock_divider_1_hz|internal_count [31]),
	.datac(\clock_divider_1_hz|internal_count [30]),
	.datad(\clock_divider_1_hz|internal_count [28]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~0 .lut_mask = 16'h0001;
defparam \clock_divider_1_hz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y3_N21
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [26]));

// Location: LCCOMB_X34_Y3_N14
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~1 (
// Equation(s):
// \clock_divider_1_hz|Equal0~1_combout  = (!\clock_divider_1_hz|internal_count [24] & (!\clock_divider_1_hz|internal_count [26] & (!\clock_divider_1_hz|internal_count [27] & !\clock_divider_1_hz|internal_count [25])))

	.dataa(\clock_divider_1_hz|internal_count [24]),
	.datab(\clock_divider_1_hz|internal_count [26]),
	.datac(\clock_divider_1_hz|internal_count [27]),
	.datad(\clock_divider_1_hz|internal_count [25]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~1 .lut_mask = 16'h0001;
defparam \clock_divider_1_hz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y3_N11
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [21]));

// Location: LCCOMB_X34_Y3_N28
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~2 (
// Equation(s):
// \clock_divider_1_hz|Equal0~2_combout  = (!\clock_divider_1_hz|internal_count [22] & (!\clock_divider_1_hz|internal_count [23] & (!\clock_divider_1_hz|internal_count [20] & !\clock_divider_1_hz|internal_count [21])))

	.dataa(\clock_divider_1_hz|internal_count [22]),
	.datab(\clock_divider_1_hz|internal_count [23]),
	.datac(\clock_divider_1_hz|internal_count [20]),
	.datad(\clock_divider_1_hz|internal_count [21]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~2 .lut_mask = 16'h0001;
defparam \clock_divider_1_hz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N0
cycloneii_lcell_comb \clock_divider_1_hz|Equal0~4 (
// Equation(s):
// \clock_divider_1_hz|Equal0~4_combout  = (\clock_divider_1_hz|Equal0~3_combout  & (\clock_divider_1_hz|Equal0~0_combout  & (\clock_divider_1_hz|Equal0~1_combout  & \clock_divider_1_hz|Equal0~2_combout )))

	.dataa(\clock_divider_1_hz|Equal0~3_combout ),
	.datab(\clock_divider_1_hz|Equal0~0_combout ),
	.datac(\clock_divider_1_hz|Equal0~1_combout ),
	.datad(\clock_divider_1_hz|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_divider_1_hz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N7
cycloneii_lcell_ff \clock_divider_1_hz|internal_count[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|Add0~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|internal_count [3]));

// Location: LCCOMB_X34_Y4_N6
cycloneii_lcell_comb \clock_divider_1_hz|Equal1~0 (
// Equation(s):
// \clock_divider_1_hz|Equal1~0_combout  = (!\clock_divider_1_hz|internal_count [1] & (!\clock_divider_1_hz|internal_count [8] & \clock_divider_1_hz|internal_count [3]))

	.dataa(\clock_divider_1_hz|internal_count [1]),
	.datab(vcc),
	.datac(\clock_divider_1_hz|internal_count [8]),
	.datad(\clock_divider_1_hz|internal_count [3]),
	.cin(gnd),
	.combout(\clock_divider_1_hz|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|Equal1~0 .lut_mask = 16'h0500;
defparam \clock_divider_1_hz|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N16
cycloneii_lcell_comb \clock_divider_1_hz|clock_out~0 (
// Equation(s):
// \clock_divider_1_hz|clock_out~0_combout  = (\clock_divider_1_hz|clock_out~regout  & (((!\clock_divider_1_hz|Equal0~8_combout ) # (!\clock_divider_1_hz|Equal1~0_combout )) # (!\clock_divider_1_hz|Equal0~4_combout )))

	.dataa(\clock_divider_1_hz|clock_out~regout ),
	.datab(\clock_divider_1_hz|Equal0~4_combout ),
	.datac(\clock_divider_1_hz|Equal1~0_combout ),
	.datad(\clock_divider_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|clock_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|clock_out~0 .lut_mask = 16'h2AAA;
defparam \clock_divider_1_hz|clock_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N20
cycloneii_lcell_comb \clock_divider_1_hz|clock_out~1 (
// Equation(s):
// \clock_divider_1_hz|clock_out~1_combout  = (\clock_divider_1_hz|clock_out~0_combout ) # ((\clock_divider_1_hz|Equal0~9_combout  & (\clock_divider_1_hz|Equal0~4_combout  & \clock_divider_1_hz|Equal0~8_combout )))

	.dataa(\clock_divider_1_hz|Equal0~9_combout ),
	.datab(\clock_divider_1_hz|Equal0~4_combout ),
	.datac(\clock_divider_1_hz|clock_out~0_combout ),
	.datad(\clock_divider_1_hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_1_hz|clock_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_1_hz|clock_out~1 .lut_mask = 16'hF8F0;
defparam \clock_divider_1_hz|clock_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y3_N21
cycloneii_lcell_ff \clock_divider_1_hz|clock_out (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_1_hz|clock_out~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_1_hz|clock_out~regout ));

// Location: CLKCTRL_G15
cycloneii_clkctrl \clock_divider_1_hz|clock_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_divider_1_hz|clock_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divider_1_hz|clock_out~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divider_1_hz|clock_out~clkctrl .clock_type = "global clock";
defparam \clock_divider_1_hz|clock_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y35_N18
cycloneii_lcell_comb \ring_counter|out[2]~1 (
// Equation(s):
// \ring_counter|out[2]~1_combout  = !\ring_counter|out [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ring_counter|out [3]),
	.cin(gnd),
	.combout(\ring_counter|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ring_counter|out[2]~1 .lut_mask = 16'h00FF;
defparam \ring_counter|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y35_N19
cycloneii_lcell_ff \ring_counter|out[2] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\ring_counter|out[2]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ring_counter|out [2]));

// Location: LCCOMB_X5_Y35_N0
cycloneii_lcell_comb \ring_counter|out[1]~feeder (
// Equation(s):
// \ring_counter|out[1]~feeder_combout  = \ring_counter|out [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ring_counter|out [2]),
	.cin(gnd),
	.combout(\ring_counter|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ring_counter|out[1]~feeder .lut_mask = 16'hFF00;
defparam \ring_counter|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y35_N1
cycloneii_lcell_ff \ring_counter|out[1] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\ring_counter|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ring_counter|out [1]));

// Location: LCCOMB_X5_Y35_N2
cycloneii_lcell_comb \ring_counter|out[0]~feeder (
// Equation(s):
// \ring_counter|out[0]~feeder_combout  = \ring_counter|out [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ring_counter|out [1]),
	.cin(gnd),
	.combout(\ring_counter|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ring_counter|out[0]~feeder .lut_mask = 16'hFF00;
defparam \ring_counter|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y35_N3
cycloneii_lcell_ff \ring_counter|out[0] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\ring_counter|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ring_counter|out [0]));

// Location: LCCOMB_X5_Y35_N28
cycloneii_lcell_comb \ring_counter|out[3]~0 (
// Equation(s):
// \ring_counter|out[3]~0_combout  = !\ring_counter|out [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ring_counter|out [0]),
	.cin(gnd),
	.combout(\ring_counter|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ring_counter|out[3]~0 .lut_mask = 16'h00FF;
defparam \ring_counter|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y35_N29
cycloneii_lcell_ff \ring_counter|out[3] (
	.clk(\clock_divider_1_hz|clock_out~clkctrl_outclk ),
	.datain(\ring_counter|out[3]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ring_counter|out [3]));

// Location: LCCOMB_X4_Y35_N16
cycloneii_lcell_comb \FND_driver_min_tens|WideOr5~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr5~0_combout  = (\timer|out_10min_BCD [2] & ((\timer|out_10min_BCD [3]) # (\timer|out_10min_BCD [1] $ (\timer|out_10min_BCD [0])))) # (!\timer|out_10min_BCD [2] & (\timer|out_10min_BCD [1] & ((\timer|out_10min_BCD [3]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr5~0 .lut_mask = 16'hEE28;
defparam \FND_driver_min_tens|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N26
cycloneii_lcell_comb \FND_driver_min_tens|WideOr4~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr4~0_combout  = (\timer|out_10min_BCD [2] & (((\timer|out_10min_BCD [3])))) # (!\timer|out_10min_BCD [2] & (\timer|out_10min_BCD [1] & ((\timer|out_10min_BCD [3]) # (!\timer|out_10min_BCD [0]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr4~0 .lut_mask = 16'hEE04;
defparam \FND_driver_min_tens|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N0
cycloneii_lcell_comb \FND_driver_min_tens|WideOr3~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr3~0_combout  = (!\timer|out_10min_BCD [3] & ((\timer|out_10min_BCD [2] & (\timer|out_10min_BCD [1] $ (!\timer|out_10min_BCD [0]))) # (!\timer|out_10min_BCD [2] & (!\timer|out_10min_BCD [1] & \timer|out_10min_BCD [0]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr3~0 .lut_mask = 16'h0092;
defparam \FND_driver_min_tens|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N10
cycloneii_lcell_comb \FND_driver_min_tens|WideOr2~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr2~0_combout  = (\timer|out_10min_BCD [1] & (((\timer|out_10min_BCD [0] & !\timer|out_10min_BCD [3])))) # (!\timer|out_10min_BCD [1] & ((\timer|out_10min_BCD [2] & ((!\timer|out_10min_BCD [3]))) # (!\timer|out_10min_BCD [2] & 
// (\timer|out_10min_BCD [0]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr2~0 .lut_mask = 16'h10F2;
defparam \FND_driver_min_tens|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N24
cycloneii_lcell_comb \FND_driver_min_tens|WideOr1~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr1~0_combout  = (!\timer|out_10min_BCD [2] & (!\timer|out_10min_BCD [3] & ((\timer|out_10min_BCD [1]) # (\timer|out_10min_BCD [0]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr1~0 .lut_mask = 16'h0054;
defparam \FND_driver_min_tens|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N18
cycloneii_lcell_comb \FND_driver_min_tens|WideOr0~0 (
// Equation(s):
// \FND_driver_min_tens|WideOr0~0_combout  = (!\timer|out_10min_BCD [3] & ((\timer|out_10min_BCD [2] & (\timer|out_10min_BCD [1] & \timer|out_10min_BCD [0])) # (!\timer|out_10min_BCD [2] & (!\timer|out_10min_BCD [1]))))

	.dataa(\timer|out_10min_BCD [2]),
	.datab(\timer|out_10min_BCD [1]),
	.datac(\timer|out_10min_BCD [0]),
	.datad(\timer|out_10min_BCD [3]),
	.cin(gnd),
	.combout(\FND_driver_min_tens|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_tens|WideOr0~0 .lut_mask = 16'h0091;
defparam \FND_driver_min_tens|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N26
cycloneii_lcell_comb \FND_driver_min_ones|out_FND[0]~0 (
// Equation(s):
// \FND_driver_min_ones|out_FND[0]~0_combout  = (!\timer|out_1min_BCD [1] & (!\timer|out_1min_BCD [3] & (\timer|out_1min_BCD [2] $ (\timer|out_1min_BCD [0]))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|out_FND[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|out_FND[0]~0 .lut_mask = 16'h0104;
defparam \FND_driver_min_ones|out_FND[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N24
cycloneii_lcell_comb \FND_driver_min_ones|WideOr5~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr5~0_combout  = (\timer|out_1min_BCD [2] & ((\timer|out_1min_BCD [3]) # (\timer|out_1min_BCD [1] $ (\timer|out_1min_BCD [0])))) # (!\timer|out_1min_BCD [2] & (\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [3])))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr5~0 .lut_mask = 16'hE4E8;
defparam \FND_driver_min_ones|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N18
cycloneii_lcell_comb \FND_driver_min_ones|WideOr4~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr4~0_combout  = (\timer|out_1min_BCD [2] & (((\timer|out_1min_BCD [3])))) # (!\timer|out_1min_BCD [2] & (\timer|out_1min_BCD [1] & ((\timer|out_1min_BCD [3]) # (!\timer|out_1min_BCD [0]))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr4~0 .lut_mask = 16'hE0E2;
defparam \FND_driver_min_ones|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N12
cycloneii_lcell_comb \FND_driver_min_ones|WideOr3~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr3~0_combout  = (!\timer|out_1min_BCD [3] & ((\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [2] & \timer|out_1min_BCD [0])) # (!\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [2] $ (\timer|out_1min_BCD [0])))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr3~0 .lut_mask = 16'h0904;
defparam \FND_driver_min_ones|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N22
cycloneii_lcell_comb \FND_driver_min_ones|WideOr2~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr2~0_combout  = (\timer|out_1min_BCD [1] & (((!\timer|out_1min_BCD [3] & \timer|out_1min_BCD [0])))) # (!\timer|out_1min_BCD [1] & ((\timer|out_1min_BCD [2] & (!\timer|out_1min_BCD [3])) # (!\timer|out_1min_BCD [2] & 
// ((\timer|out_1min_BCD [0])))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr2~0 .lut_mask = 16'h1F04;
defparam \FND_driver_min_ones|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N8
cycloneii_lcell_comb \FND_driver_min_ones|WideOr1~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr1~0_combout  = (!\timer|out_1min_BCD [2] & (!\timer|out_1min_BCD [3] & ((\timer|out_1min_BCD [1]) # (\timer|out_1min_BCD [0]))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr1~0 .lut_mask = 16'h0302;
defparam \FND_driver_min_ones|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N2
cycloneii_lcell_comb \FND_driver_min_ones|WideOr0~0 (
// Equation(s):
// \FND_driver_min_ones|WideOr0~0_combout  = (!\timer|out_1min_BCD [3] & ((\timer|out_1min_BCD [1] & (\timer|out_1min_BCD [2] & \timer|out_1min_BCD [0])) # (!\timer|out_1min_BCD [1] & (!\timer|out_1min_BCD [2]))))

	.dataa(\timer|out_1min_BCD [1]),
	.datab(\timer|out_1min_BCD [2]),
	.datac(\timer|out_1min_BCD [3]),
	.datad(\timer|out_1min_BCD [0]),
	.cin(gnd),
	.combout(\FND_driver_min_ones|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_min_ones|WideOr0~0 .lut_mask = 16'h0901;
defparam \FND_driver_min_ones|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N8
cycloneii_lcell_comb \FND_driver_sec_tens|out_FND[0]~0 (
// Equation(s):
// \FND_driver_sec_tens|out_FND[0]~0_combout  = (!\timer|out_10sec_BCD [1] & (!\timer|out_10sec_BCD [3] & (\timer|out_10sec_BCD [0] $ (\timer|out_10sec_BCD [2]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|out_FND[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|out_FND[0]~0 .lut_mask = 16'h0102;
defparam \FND_driver_sec_tens|out_FND[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N22
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr5~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr5~0_combout  = (\timer|out_10sec_BCD [3] & (((\timer|out_10sec_BCD [1]) # (\timer|out_10sec_BCD [2])))) # (!\timer|out_10sec_BCD [3] & (\timer|out_10sec_BCD [2] & (\timer|out_10sec_BCD [0] $ (\timer|out_10sec_BCD [1]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr5~0 .lut_mask = 16'hF6C0;
defparam \FND_driver_sec_tens|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N24
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr4~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr4~0_combout  = (\timer|out_10sec_BCD [2] & (((\timer|out_10sec_BCD [3])))) # (!\timer|out_10sec_BCD [2] & (\timer|out_10sec_BCD [1] & ((\timer|out_10sec_BCD [3]) # (!\timer|out_10sec_BCD [0]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr4~0 .lut_mask = 16'hF0C4;
defparam \FND_driver_sec_tens|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N18
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr3~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr3~0_combout  = (!\timer|out_10sec_BCD [3] & ((\timer|out_10sec_BCD [0] & (\timer|out_10sec_BCD [1] $ (!\timer|out_10sec_BCD [2]))) # (!\timer|out_10sec_BCD [0] & (!\timer|out_10sec_BCD [1] & \timer|out_10sec_BCD [2]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr3~0 .lut_mask = 16'h0902;
defparam \FND_driver_sec_tens|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N12
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr2~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr2~0_combout  = (\timer|out_10sec_BCD [1] & (\timer|out_10sec_BCD [0] & (!\timer|out_10sec_BCD [3]))) # (!\timer|out_10sec_BCD [1] & ((\timer|out_10sec_BCD [2] & ((!\timer|out_10sec_BCD [3]))) # (!\timer|out_10sec_BCD [2] & 
// (\timer|out_10sec_BCD [0]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \FND_driver_sec_tens|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N6
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr1~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr1~0_combout  = (!\timer|out_10sec_BCD [3] & (!\timer|out_10sec_BCD [2] & ((\timer|out_10sec_BCD [0]) # (\timer|out_10sec_BCD [1]))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr1~0 .lut_mask = 16'h000E;
defparam \FND_driver_sec_tens|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N28
cycloneii_lcell_comb \FND_driver_sec_tens|WideOr0~0 (
// Equation(s):
// \FND_driver_sec_tens|WideOr0~0_combout  = (!\timer|out_10sec_BCD [3] & ((\timer|out_10sec_BCD [1] & (\timer|out_10sec_BCD [0] & \timer|out_10sec_BCD [2])) # (!\timer|out_10sec_BCD [1] & ((!\timer|out_10sec_BCD [2])))))

	.dataa(\timer|out_10sec_BCD [0]),
	.datab(\timer|out_10sec_BCD [1]),
	.datac(\timer|out_10sec_BCD [3]),
	.datad(\timer|out_10sec_BCD [2]),
	.cin(gnd),
	.combout(\FND_driver_sec_tens|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_tens|WideOr0~0 .lut_mask = 16'h0803;
defparam \FND_driver_sec_tens|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneii_lcell_comb \FND_driver_sec_ones|out_FND[0]~0 (
// Equation(s):
// \FND_driver_sec_ones|out_FND[0]~0_combout  = (!\timer|out_1sec_BCD [3] & (!\timer|out_1sec_BCD [1] & (\timer|out_1sec_BCD [2] $ (\timer|out_1sec_BCD [0]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|out_FND[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|out_FND[0]~0 .lut_mask = 16'h0012;
defparam \FND_driver_sec_ones|out_FND[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr5~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr5~0_combout  = (\timer|out_1sec_BCD [2] & ((\timer|out_1sec_BCD [3]) # (\timer|out_1sec_BCD [0] $ (\timer|out_1sec_BCD [1])))) # (!\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [3] & ((\timer|out_1sec_BCD [1]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr5~0 .lut_mask = 16'hCEA8;
defparam \FND_driver_sec_ones|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr4~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr4~0_combout  = (\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [3])) # (!\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [1] & ((\timer|out_1sec_BCD [3]) # (!\timer|out_1sec_BCD [0]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr4~0 .lut_mask = 16'hCD88;
defparam \FND_driver_sec_ones|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr3~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr3~0_combout  = (!\timer|out_1sec_BCD [3] & ((\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [0] $ (!\timer|out_1sec_BCD [1]))) # (!\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [0] & !\timer|out_1sec_BCD [1]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr3~0 .lut_mask = 16'h2012;
defparam \FND_driver_sec_ones|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr2~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr2~0_combout  = (\timer|out_1sec_BCD [1] & (((!\timer|out_1sec_BCD [3] & \timer|out_1sec_BCD [0])))) # (!\timer|out_1sec_BCD [1] & ((\timer|out_1sec_BCD [2] & (!\timer|out_1sec_BCD [3])) # (!\timer|out_1sec_BCD [2] & 
// ((\timer|out_1sec_BCD [0])))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr2~0 .lut_mask = 16'h3072;
defparam \FND_driver_sec_ones|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr1~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr1~0_combout  = (!\timer|out_1sec_BCD [2] & (!\timer|out_1sec_BCD [3] & ((\timer|out_1sec_BCD [0]) # (\timer|out_1sec_BCD [1]))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr1~0 .lut_mask = 16'h1110;
defparam \FND_driver_sec_ones|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneii_lcell_comb \FND_driver_sec_ones|WideOr0~0 (
// Equation(s):
// \FND_driver_sec_ones|WideOr0~0_combout  = (!\timer|out_1sec_BCD [3] & ((\timer|out_1sec_BCD [2] & (\timer|out_1sec_BCD [0] & \timer|out_1sec_BCD [1])) # (!\timer|out_1sec_BCD [2] & ((!\timer|out_1sec_BCD [1])))))

	.dataa(\timer|out_1sec_BCD [2]),
	.datab(\timer|out_1sec_BCD [3]),
	.datac(\timer|out_1sec_BCD [0]),
	.datad(\timer|out_1sec_BCD [1]),
	.cin(gnd),
	.combout(\FND_driver_sec_ones|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FND_driver_sec_ones|WideOr0~0 .lut_mask = 16'h2011;
defparam \FND_driver_sec_ones|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[0]~I (
	.datain(\FND_driver_min_tens|out_FND[0]~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[0]));
// synopsys translate_off
defparam \FND3[0]~I .input_async_reset = "none";
defparam \FND3[0]~I .input_power_up = "low";
defparam \FND3[0]~I .input_register_mode = "none";
defparam \FND3[0]~I .input_sync_reset = "none";
defparam \FND3[0]~I .oe_async_reset = "none";
defparam \FND3[0]~I .oe_power_up = "low";
defparam \FND3[0]~I .oe_register_mode = "none";
defparam \FND3[0]~I .oe_sync_reset = "none";
defparam \FND3[0]~I .operation_mode = "output";
defparam \FND3[0]~I .output_async_reset = "none";
defparam \FND3[0]~I .output_power_up = "low";
defparam \FND3[0]~I .output_register_mode = "none";
defparam \FND3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[1]~I (
	.datain(\FND_driver_min_tens|WideOr5~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[1]));
// synopsys translate_off
defparam \FND3[1]~I .input_async_reset = "none";
defparam \FND3[1]~I .input_power_up = "low";
defparam \FND3[1]~I .input_register_mode = "none";
defparam \FND3[1]~I .input_sync_reset = "none";
defparam \FND3[1]~I .oe_async_reset = "none";
defparam \FND3[1]~I .oe_power_up = "low";
defparam \FND3[1]~I .oe_register_mode = "none";
defparam \FND3[1]~I .oe_sync_reset = "none";
defparam \FND3[1]~I .operation_mode = "output";
defparam \FND3[1]~I .output_async_reset = "none";
defparam \FND3[1]~I .output_power_up = "low";
defparam \FND3[1]~I .output_register_mode = "none";
defparam \FND3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[2]~I (
	.datain(\FND_driver_min_tens|WideOr4~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[2]));
// synopsys translate_off
defparam \FND3[2]~I .input_async_reset = "none";
defparam \FND3[2]~I .input_power_up = "low";
defparam \FND3[2]~I .input_register_mode = "none";
defparam \FND3[2]~I .input_sync_reset = "none";
defparam \FND3[2]~I .oe_async_reset = "none";
defparam \FND3[2]~I .oe_power_up = "low";
defparam \FND3[2]~I .oe_register_mode = "none";
defparam \FND3[2]~I .oe_sync_reset = "none";
defparam \FND3[2]~I .operation_mode = "output";
defparam \FND3[2]~I .output_async_reset = "none";
defparam \FND3[2]~I .output_power_up = "low";
defparam \FND3[2]~I .output_register_mode = "none";
defparam \FND3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[3]~I (
	.datain(\FND_driver_min_tens|WideOr3~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[3]));
// synopsys translate_off
defparam \FND3[3]~I .input_async_reset = "none";
defparam \FND3[3]~I .input_power_up = "low";
defparam \FND3[3]~I .input_register_mode = "none";
defparam \FND3[3]~I .input_sync_reset = "none";
defparam \FND3[3]~I .oe_async_reset = "none";
defparam \FND3[3]~I .oe_power_up = "low";
defparam \FND3[3]~I .oe_register_mode = "none";
defparam \FND3[3]~I .oe_sync_reset = "none";
defparam \FND3[3]~I .operation_mode = "output";
defparam \FND3[3]~I .output_async_reset = "none";
defparam \FND3[3]~I .output_power_up = "low";
defparam \FND3[3]~I .output_register_mode = "none";
defparam \FND3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[4]~I (
	.datain(\FND_driver_min_tens|WideOr2~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[4]));
// synopsys translate_off
defparam \FND3[4]~I .input_async_reset = "none";
defparam \FND3[4]~I .input_power_up = "low";
defparam \FND3[4]~I .input_register_mode = "none";
defparam \FND3[4]~I .input_sync_reset = "none";
defparam \FND3[4]~I .oe_async_reset = "none";
defparam \FND3[4]~I .oe_power_up = "low";
defparam \FND3[4]~I .oe_register_mode = "none";
defparam \FND3[4]~I .oe_sync_reset = "none";
defparam \FND3[4]~I .operation_mode = "output";
defparam \FND3[4]~I .output_async_reset = "none";
defparam \FND3[4]~I .output_power_up = "low";
defparam \FND3[4]~I .output_register_mode = "none";
defparam \FND3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[5]~I (
	.datain(\FND_driver_min_tens|WideOr1~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[5]));
// synopsys translate_off
defparam \FND3[5]~I .input_async_reset = "none";
defparam \FND3[5]~I .input_power_up = "low";
defparam \FND3[5]~I .input_register_mode = "none";
defparam \FND3[5]~I .input_sync_reset = "none";
defparam \FND3[5]~I .oe_async_reset = "none";
defparam \FND3[5]~I .oe_power_up = "low";
defparam \FND3[5]~I .oe_register_mode = "none";
defparam \FND3[5]~I .oe_sync_reset = "none";
defparam \FND3[5]~I .operation_mode = "output";
defparam \FND3[5]~I .output_async_reset = "none";
defparam \FND3[5]~I .output_power_up = "low";
defparam \FND3[5]~I .output_register_mode = "none";
defparam \FND3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND3[6]~I (
	.datain(\FND_driver_min_tens|WideOr0~0_combout ),
	.oe(!\ring_counter|out [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND3[6]));
// synopsys translate_off
defparam \FND3[6]~I .input_async_reset = "none";
defparam \FND3[6]~I .input_power_up = "low";
defparam \FND3[6]~I .input_register_mode = "none";
defparam \FND3[6]~I .input_sync_reset = "none";
defparam \FND3[6]~I .oe_async_reset = "none";
defparam \FND3[6]~I .oe_power_up = "low";
defparam \FND3[6]~I .oe_register_mode = "none";
defparam \FND3[6]~I .oe_sync_reset = "none";
defparam \FND3[6]~I .operation_mode = "output";
defparam \FND3[6]~I .output_async_reset = "none";
defparam \FND3[6]~I .output_power_up = "low";
defparam \FND3[6]~I .output_register_mode = "none";
defparam \FND3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[0]~I (
	.datain(\FND_driver_min_ones|out_FND[0]~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[0]));
// synopsys translate_off
defparam \FND2[0]~I .input_async_reset = "none";
defparam \FND2[0]~I .input_power_up = "low";
defparam \FND2[0]~I .input_register_mode = "none";
defparam \FND2[0]~I .input_sync_reset = "none";
defparam \FND2[0]~I .oe_async_reset = "none";
defparam \FND2[0]~I .oe_power_up = "low";
defparam \FND2[0]~I .oe_register_mode = "none";
defparam \FND2[0]~I .oe_sync_reset = "none";
defparam \FND2[0]~I .operation_mode = "output";
defparam \FND2[0]~I .output_async_reset = "none";
defparam \FND2[0]~I .output_power_up = "low";
defparam \FND2[0]~I .output_register_mode = "none";
defparam \FND2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[1]~I (
	.datain(\FND_driver_min_ones|WideOr5~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[1]));
// synopsys translate_off
defparam \FND2[1]~I .input_async_reset = "none";
defparam \FND2[1]~I .input_power_up = "low";
defparam \FND2[1]~I .input_register_mode = "none";
defparam \FND2[1]~I .input_sync_reset = "none";
defparam \FND2[1]~I .oe_async_reset = "none";
defparam \FND2[1]~I .oe_power_up = "low";
defparam \FND2[1]~I .oe_register_mode = "none";
defparam \FND2[1]~I .oe_sync_reset = "none";
defparam \FND2[1]~I .operation_mode = "output";
defparam \FND2[1]~I .output_async_reset = "none";
defparam \FND2[1]~I .output_power_up = "low";
defparam \FND2[1]~I .output_register_mode = "none";
defparam \FND2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[2]~I (
	.datain(\FND_driver_min_ones|WideOr4~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[2]));
// synopsys translate_off
defparam \FND2[2]~I .input_async_reset = "none";
defparam \FND2[2]~I .input_power_up = "low";
defparam \FND2[2]~I .input_register_mode = "none";
defparam \FND2[2]~I .input_sync_reset = "none";
defparam \FND2[2]~I .oe_async_reset = "none";
defparam \FND2[2]~I .oe_power_up = "low";
defparam \FND2[2]~I .oe_register_mode = "none";
defparam \FND2[2]~I .oe_sync_reset = "none";
defparam \FND2[2]~I .operation_mode = "output";
defparam \FND2[2]~I .output_async_reset = "none";
defparam \FND2[2]~I .output_power_up = "low";
defparam \FND2[2]~I .output_register_mode = "none";
defparam \FND2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[3]~I (
	.datain(\FND_driver_min_ones|WideOr3~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[3]));
// synopsys translate_off
defparam \FND2[3]~I .input_async_reset = "none";
defparam \FND2[3]~I .input_power_up = "low";
defparam \FND2[3]~I .input_register_mode = "none";
defparam \FND2[3]~I .input_sync_reset = "none";
defparam \FND2[3]~I .oe_async_reset = "none";
defparam \FND2[3]~I .oe_power_up = "low";
defparam \FND2[3]~I .oe_register_mode = "none";
defparam \FND2[3]~I .oe_sync_reset = "none";
defparam \FND2[3]~I .operation_mode = "output";
defparam \FND2[3]~I .output_async_reset = "none";
defparam \FND2[3]~I .output_power_up = "low";
defparam \FND2[3]~I .output_register_mode = "none";
defparam \FND2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[4]~I (
	.datain(\FND_driver_min_ones|WideOr2~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[4]));
// synopsys translate_off
defparam \FND2[4]~I .input_async_reset = "none";
defparam \FND2[4]~I .input_power_up = "low";
defparam \FND2[4]~I .input_register_mode = "none";
defparam \FND2[4]~I .input_sync_reset = "none";
defparam \FND2[4]~I .oe_async_reset = "none";
defparam \FND2[4]~I .oe_power_up = "low";
defparam \FND2[4]~I .oe_register_mode = "none";
defparam \FND2[4]~I .oe_sync_reset = "none";
defparam \FND2[4]~I .operation_mode = "output";
defparam \FND2[4]~I .output_async_reset = "none";
defparam \FND2[4]~I .output_power_up = "low";
defparam \FND2[4]~I .output_register_mode = "none";
defparam \FND2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[5]~I (
	.datain(\FND_driver_min_ones|WideOr1~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[5]));
// synopsys translate_off
defparam \FND2[5]~I .input_async_reset = "none";
defparam \FND2[5]~I .input_power_up = "low";
defparam \FND2[5]~I .input_register_mode = "none";
defparam \FND2[5]~I .input_sync_reset = "none";
defparam \FND2[5]~I .oe_async_reset = "none";
defparam \FND2[5]~I .oe_power_up = "low";
defparam \FND2[5]~I .oe_register_mode = "none";
defparam \FND2[5]~I .oe_sync_reset = "none";
defparam \FND2[5]~I .operation_mode = "output";
defparam \FND2[5]~I .output_async_reset = "none";
defparam \FND2[5]~I .output_power_up = "low";
defparam \FND2[5]~I .output_register_mode = "none";
defparam \FND2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND2[6]~I (
	.datain(\FND_driver_min_ones|WideOr0~0_combout ),
	.oe(\ring_counter|out [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND2[6]));
// synopsys translate_off
defparam \FND2[6]~I .input_async_reset = "none";
defparam \FND2[6]~I .input_power_up = "low";
defparam \FND2[6]~I .input_register_mode = "none";
defparam \FND2[6]~I .input_sync_reset = "none";
defparam \FND2[6]~I .oe_async_reset = "none";
defparam \FND2[6]~I .oe_power_up = "low";
defparam \FND2[6]~I .oe_register_mode = "none";
defparam \FND2[6]~I .oe_sync_reset = "none";
defparam \FND2[6]~I .operation_mode = "output";
defparam \FND2[6]~I .output_async_reset = "none";
defparam \FND2[6]~I .output_power_up = "low";
defparam \FND2[6]~I .output_register_mode = "none";
defparam \FND2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[0]~I (
	.datain(\FND_driver_sec_tens|out_FND[0]~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[0]));
// synopsys translate_off
defparam \FND1[0]~I .input_async_reset = "none";
defparam \FND1[0]~I .input_power_up = "low";
defparam \FND1[0]~I .input_register_mode = "none";
defparam \FND1[0]~I .input_sync_reset = "none";
defparam \FND1[0]~I .oe_async_reset = "none";
defparam \FND1[0]~I .oe_power_up = "low";
defparam \FND1[0]~I .oe_register_mode = "none";
defparam \FND1[0]~I .oe_sync_reset = "none";
defparam \FND1[0]~I .operation_mode = "output";
defparam \FND1[0]~I .output_async_reset = "none";
defparam \FND1[0]~I .output_power_up = "low";
defparam \FND1[0]~I .output_register_mode = "none";
defparam \FND1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[1]~I (
	.datain(\FND_driver_sec_tens|WideOr5~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[1]));
// synopsys translate_off
defparam \FND1[1]~I .input_async_reset = "none";
defparam \FND1[1]~I .input_power_up = "low";
defparam \FND1[1]~I .input_register_mode = "none";
defparam \FND1[1]~I .input_sync_reset = "none";
defparam \FND1[1]~I .oe_async_reset = "none";
defparam \FND1[1]~I .oe_power_up = "low";
defparam \FND1[1]~I .oe_register_mode = "none";
defparam \FND1[1]~I .oe_sync_reset = "none";
defparam \FND1[1]~I .operation_mode = "output";
defparam \FND1[1]~I .output_async_reset = "none";
defparam \FND1[1]~I .output_power_up = "low";
defparam \FND1[1]~I .output_register_mode = "none";
defparam \FND1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[2]~I (
	.datain(\FND_driver_sec_tens|WideOr4~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[2]));
// synopsys translate_off
defparam \FND1[2]~I .input_async_reset = "none";
defparam \FND1[2]~I .input_power_up = "low";
defparam \FND1[2]~I .input_register_mode = "none";
defparam \FND1[2]~I .input_sync_reset = "none";
defparam \FND1[2]~I .oe_async_reset = "none";
defparam \FND1[2]~I .oe_power_up = "low";
defparam \FND1[2]~I .oe_register_mode = "none";
defparam \FND1[2]~I .oe_sync_reset = "none";
defparam \FND1[2]~I .operation_mode = "output";
defparam \FND1[2]~I .output_async_reset = "none";
defparam \FND1[2]~I .output_power_up = "low";
defparam \FND1[2]~I .output_register_mode = "none";
defparam \FND1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[3]~I (
	.datain(\FND_driver_sec_tens|WideOr3~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[3]));
// synopsys translate_off
defparam \FND1[3]~I .input_async_reset = "none";
defparam \FND1[3]~I .input_power_up = "low";
defparam \FND1[3]~I .input_register_mode = "none";
defparam \FND1[3]~I .input_sync_reset = "none";
defparam \FND1[3]~I .oe_async_reset = "none";
defparam \FND1[3]~I .oe_power_up = "low";
defparam \FND1[3]~I .oe_register_mode = "none";
defparam \FND1[3]~I .oe_sync_reset = "none";
defparam \FND1[3]~I .operation_mode = "output";
defparam \FND1[3]~I .output_async_reset = "none";
defparam \FND1[3]~I .output_power_up = "low";
defparam \FND1[3]~I .output_register_mode = "none";
defparam \FND1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[4]~I (
	.datain(\FND_driver_sec_tens|WideOr2~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[4]));
// synopsys translate_off
defparam \FND1[4]~I .input_async_reset = "none";
defparam \FND1[4]~I .input_power_up = "low";
defparam \FND1[4]~I .input_register_mode = "none";
defparam \FND1[4]~I .input_sync_reset = "none";
defparam \FND1[4]~I .oe_async_reset = "none";
defparam \FND1[4]~I .oe_power_up = "low";
defparam \FND1[4]~I .oe_register_mode = "none";
defparam \FND1[4]~I .oe_sync_reset = "none";
defparam \FND1[4]~I .operation_mode = "output";
defparam \FND1[4]~I .output_async_reset = "none";
defparam \FND1[4]~I .output_power_up = "low";
defparam \FND1[4]~I .output_register_mode = "none";
defparam \FND1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[5]~I (
	.datain(\FND_driver_sec_tens|WideOr1~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[5]));
// synopsys translate_off
defparam \FND1[5]~I .input_async_reset = "none";
defparam \FND1[5]~I .input_power_up = "low";
defparam \FND1[5]~I .input_register_mode = "none";
defparam \FND1[5]~I .input_sync_reset = "none";
defparam \FND1[5]~I .oe_async_reset = "none";
defparam \FND1[5]~I .oe_power_up = "low";
defparam \FND1[5]~I .oe_register_mode = "none";
defparam \FND1[5]~I .oe_sync_reset = "none";
defparam \FND1[5]~I .operation_mode = "output";
defparam \FND1[5]~I .output_async_reset = "none";
defparam \FND1[5]~I .output_power_up = "low";
defparam \FND1[5]~I .output_register_mode = "none";
defparam \FND1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND1[6]~I (
	.datain(\FND_driver_sec_tens|WideOr0~0_combout ),
	.oe(\ring_counter|out [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND1[6]));
// synopsys translate_off
defparam \FND1[6]~I .input_async_reset = "none";
defparam \FND1[6]~I .input_power_up = "low";
defparam \FND1[6]~I .input_register_mode = "none";
defparam \FND1[6]~I .input_sync_reset = "none";
defparam \FND1[6]~I .oe_async_reset = "none";
defparam \FND1[6]~I .oe_power_up = "low";
defparam \FND1[6]~I .oe_register_mode = "none";
defparam \FND1[6]~I .oe_sync_reset = "none";
defparam \FND1[6]~I .operation_mode = "output";
defparam \FND1[6]~I .output_async_reset = "none";
defparam \FND1[6]~I .output_power_up = "low";
defparam \FND1[6]~I .output_register_mode = "none";
defparam \FND1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[0]~I (
	.datain(\FND_driver_sec_ones|out_FND[0]~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[0]));
// synopsys translate_off
defparam \FND0[0]~I .input_async_reset = "none";
defparam \FND0[0]~I .input_power_up = "low";
defparam \FND0[0]~I .input_register_mode = "none";
defparam \FND0[0]~I .input_sync_reset = "none";
defparam \FND0[0]~I .oe_async_reset = "none";
defparam \FND0[0]~I .oe_power_up = "low";
defparam \FND0[0]~I .oe_register_mode = "none";
defparam \FND0[0]~I .oe_sync_reset = "none";
defparam \FND0[0]~I .operation_mode = "output";
defparam \FND0[0]~I .output_async_reset = "none";
defparam \FND0[0]~I .output_power_up = "low";
defparam \FND0[0]~I .output_register_mode = "none";
defparam \FND0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[1]~I (
	.datain(\FND_driver_sec_ones|WideOr5~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[1]));
// synopsys translate_off
defparam \FND0[1]~I .input_async_reset = "none";
defparam \FND0[1]~I .input_power_up = "low";
defparam \FND0[1]~I .input_register_mode = "none";
defparam \FND0[1]~I .input_sync_reset = "none";
defparam \FND0[1]~I .oe_async_reset = "none";
defparam \FND0[1]~I .oe_power_up = "low";
defparam \FND0[1]~I .oe_register_mode = "none";
defparam \FND0[1]~I .oe_sync_reset = "none";
defparam \FND0[1]~I .operation_mode = "output";
defparam \FND0[1]~I .output_async_reset = "none";
defparam \FND0[1]~I .output_power_up = "low";
defparam \FND0[1]~I .output_register_mode = "none";
defparam \FND0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[2]~I (
	.datain(\FND_driver_sec_ones|WideOr4~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[2]));
// synopsys translate_off
defparam \FND0[2]~I .input_async_reset = "none";
defparam \FND0[2]~I .input_power_up = "low";
defparam \FND0[2]~I .input_register_mode = "none";
defparam \FND0[2]~I .input_sync_reset = "none";
defparam \FND0[2]~I .oe_async_reset = "none";
defparam \FND0[2]~I .oe_power_up = "low";
defparam \FND0[2]~I .oe_register_mode = "none";
defparam \FND0[2]~I .oe_sync_reset = "none";
defparam \FND0[2]~I .operation_mode = "output";
defparam \FND0[2]~I .output_async_reset = "none";
defparam \FND0[2]~I .output_power_up = "low";
defparam \FND0[2]~I .output_register_mode = "none";
defparam \FND0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[3]~I (
	.datain(\FND_driver_sec_ones|WideOr3~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[3]));
// synopsys translate_off
defparam \FND0[3]~I .input_async_reset = "none";
defparam \FND0[3]~I .input_power_up = "low";
defparam \FND0[3]~I .input_register_mode = "none";
defparam \FND0[3]~I .input_sync_reset = "none";
defparam \FND0[3]~I .oe_async_reset = "none";
defparam \FND0[3]~I .oe_power_up = "low";
defparam \FND0[3]~I .oe_register_mode = "none";
defparam \FND0[3]~I .oe_sync_reset = "none";
defparam \FND0[3]~I .operation_mode = "output";
defparam \FND0[3]~I .output_async_reset = "none";
defparam \FND0[3]~I .output_power_up = "low";
defparam \FND0[3]~I .output_register_mode = "none";
defparam \FND0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[4]~I (
	.datain(\FND_driver_sec_ones|WideOr2~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[4]));
// synopsys translate_off
defparam \FND0[4]~I .input_async_reset = "none";
defparam \FND0[4]~I .input_power_up = "low";
defparam \FND0[4]~I .input_register_mode = "none";
defparam \FND0[4]~I .input_sync_reset = "none";
defparam \FND0[4]~I .oe_async_reset = "none";
defparam \FND0[4]~I .oe_power_up = "low";
defparam \FND0[4]~I .oe_register_mode = "none";
defparam \FND0[4]~I .oe_sync_reset = "none";
defparam \FND0[4]~I .operation_mode = "output";
defparam \FND0[4]~I .output_async_reset = "none";
defparam \FND0[4]~I .output_power_up = "low";
defparam \FND0[4]~I .output_register_mode = "none";
defparam \FND0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[5]~I (
	.datain(\FND_driver_sec_ones|WideOr1~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[5]));
// synopsys translate_off
defparam \FND0[5]~I .input_async_reset = "none";
defparam \FND0[5]~I .input_power_up = "low";
defparam \FND0[5]~I .input_register_mode = "none";
defparam \FND0[5]~I .input_sync_reset = "none";
defparam \FND0[5]~I .oe_async_reset = "none";
defparam \FND0[5]~I .oe_power_up = "low";
defparam \FND0[5]~I .oe_register_mode = "none";
defparam \FND0[5]~I .oe_sync_reset = "none";
defparam \FND0[5]~I .operation_mode = "output";
defparam \FND0[5]~I .output_async_reset = "none";
defparam \FND0[5]~I .output_power_up = "low";
defparam \FND0[5]~I .output_register_mode = "none";
defparam \FND0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FND0[6]~I (
	.datain(\FND_driver_sec_ones|WideOr0~0_combout ),
	.oe(\ring_counter|out [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FND0[6]));
// synopsys translate_off
defparam \FND0[6]~I .input_async_reset = "none";
defparam \FND0[6]~I .input_power_up = "low";
defparam \FND0[6]~I .input_register_mode = "none";
defparam \FND0[6]~I .input_sync_reset = "none";
defparam \FND0[6]~I .oe_async_reset = "none";
defparam \FND0[6]~I .oe_power_up = "low";
defparam \FND0[6]~I .oe_register_mode = "none";
defparam \FND0[6]~I .oe_sync_reset = "none";
defparam \FND0[6]~I .operation_mode = "output";
defparam \FND0[6]~I .output_async_reset = "none";
defparam \FND0[6]~I .output_power_up = "low";
defparam \FND0[6]~I .output_register_mode = "none";
defparam \FND0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_tens[0]~I (
	.datain(\timer|out_10min_BCD [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_tens[0]));
// synopsys translate_off
defparam \out_min_tens[0]~I .input_async_reset = "none";
defparam \out_min_tens[0]~I .input_power_up = "low";
defparam \out_min_tens[0]~I .input_register_mode = "none";
defparam \out_min_tens[0]~I .input_sync_reset = "none";
defparam \out_min_tens[0]~I .oe_async_reset = "none";
defparam \out_min_tens[0]~I .oe_power_up = "low";
defparam \out_min_tens[0]~I .oe_register_mode = "none";
defparam \out_min_tens[0]~I .oe_sync_reset = "none";
defparam \out_min_tens[0]~I .operation_mode = "output";
defparam \out_min_tens[0]~I .output_async_reset = "none";
defparam \out_min_tens[0]~I .output_power_up = "low";
defparam \out_min_tens[0]~I .output_register_mode = "none";
defparam \out_min_tens[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_tens[1]~I (
	.datain(\timer|out_10min_BCD [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_tens[1]));
// synopsys translate_off
defparam \out_min_tens[1]~I .input_async_reset = "none";
defparam \out_min_tens[1]~I .input_power_up = "low";
defparam \out_min_tens[1]~I .input_register_mode = "none";
defparam \out_min_tens[1]~I .input_sync_reset = "none";
defparam \out_min_tens[1]~I .oe_async_reset = "none";
defparam \out_min_tens[1]~I .oe_power_up = "low";
defparam \out_min_tens[1]~I .oe_register_mode = "none";
defparam \out_min_tens[1]~I .oe_sync_reset = "none";
defparam \out_min_tens[1]~I .operation_mode = "output";
defparam \out_min_tens[1]~I .output_async_reset = "none";
defparam \out_min_tens[1]~I .output_power_up = "low";
defparam \out_min_tens[1]~I .output_register_mode = "none";
defparam \out_min_tens[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_tens[2]~I (
	.datain(\timer|out_10min_BCD [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_tens[2]));
// synopsys translate_off
defparam \out_min_tens[2]~I .input_async_reset = "none";
defparam \out_min_tens[2]~I .input_power_up = "low";
defparam \out_min_tens[2]~I .input_register_mode = "none";
defparam \out_min_tens[2]~I .input_sync_reset = "none";
defparam \out_min_tens[2]~I .oe_async_reset = "none";
defparam \out_min_tens[2]~I .oe_power_up = "low";
defparam \out_min_tens[2]~I .oe_register_mode = "none";
defparam \out_min_tens[2]~I .oe_sync_reset = "none";
defparam \out_min_tens[2]~I .operation_mode = "output";
defparam \out_min_tens[2]~I .output_async_reset = "none";
defparam \out_min_tens[2]~I .output_power_up = "low";
defparam \out_min_tens[2]~I .output_register_mode = "none";
defparam \out_min_tens[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_tens[3]~I (
	.datain(\timer|out_10min_BCD [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_tens[3]));
// synopsys translate_off
defparam \out_min_tens[3]~I .input_async_reset = "none";
defparam \out_min_tens[3]~I .input_power_up = "low";
defparam \out_min_tens[3]~I .input_register_mode = "none";
defparam \out_min_tens[3]~I .input_sync_reset = "none";
defparam \out_min_tens[3]~I .oe_async_reset = "none";
defparam \out_min_tens[3]~I .oe_power_up = "low";
defparam \out_min_tens[3]~I .oe_register_mode = "none";
defparam \out_min_tens[3]~I .oe_sync_reset = "none";
defparam \out_min_tens[3]~I .operation_mode = "output";
defparam \out_min_tens[3]~I .output_async_reset = "none";
defparam \out_min_tens[3]~I .output_power_up = "low";
defparam \out_min_tens[3]~I .output_register_mode = "none";
defparam \out_min_tens[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_ones[0]~I (
	.datain(\timer|out_1min_BCD [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_ones[0]));
// synopsys translate_off
defparam \out_min_ones[0]~I .input_async_reset = "none";
defparam \out_min_ones[0]~I .input_power_up = "low";
defparam \out_min_ones[0]~I .input_register_mode = "none";
defparam \out_min_ones[0]~I .input_sync_reset = "none";
defparam \out_min_ones[0]~I .oe_async_reset = "none";
defparam \out_min_ones[0]~I .oe_power_up = "low";
defparam \out_min_ones[0]~I .oe_register_mode = "none";
defparam \out_min_ones[0]~I .oe_sync_reset = "none";
defparam \out_min_ones[0]~I .operation_mode = "output";
defparam \out_min_ones[0]~I .output_async_reset = "none";
defparam \out_min_ones[0]~I .output_power_up = "low";
defparam \out_min_ones[0]~I .output_register_mode = "none";
defparam \out_min_ones[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_ones[1]~I (
	.datain(\timer|out_1min_BCD [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_ones[1]));
// synopsys translate_off
defparam \out_min_ones[1]~I .input_async_reset = "none";
defparam \out_min_ones[1]~I .input_power_up = "low";
defparam \out_min_ones[1]~I .input_register_mode = "none";
defparam \out_min_ones[1]~I .input_sync_reset = "none";
defparam \out_min_ones[1]~I .oe_async_reset = "none";
defparam \out_min_ones[1]~I .oe_power_up = "low";
defparam \out_min_ones[1]~I .oe_register_mode = "none";
defparam \out_min_ones[1]~I .oe_sync_reset = "none";
defparam \out_min_ones[1]~I .operation_mode = "output";
defparam \out_min_ones[1]~I .output_async_reset = "none";
defparam \out_min_ones[1]~I .output_power_up = "low";
defparam \out_min_ones[1]~I .output_register_mode = "none";
defparam \out_min_ones[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_ones[2]~I (
	.datain(\timer|out_1min_BCD [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_ones[2]));
// synopsys translate_off
defparam \out_min_ones[2]~I .input_async_reset = "none";
defparam \out_min_ones[2]~I .input_power_up = "low";
defparam \out_min_ones[2]~I .input_register_mode = "none";
defparam \out_min_ones[2]~I .input_sync_reset = "none";
defparam \out_min_ones[2]~I .oe_async_reset = "none";
defparam \out_min_ones[2]~I .oe_power_up = "low";
defparam \out_min_ones[2]~I .oe_register_mode = "none";
defparam \out_min_ones[2]~I .oe_sync_reset = "none";
defparam \out_min_ones[2]~I .operation_mode = "output";
defparam \out_min_ones[2]~I .output_async_reset = "none";
defparam \out_min_ones[2]~I .output_power_up = "low";
defparam \out_min_ones[2]~I .output_register_mode = "none";
defparam \out_min_ones[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_min_ones[3]~I (
	.datain(\timer|out_1min_BCD [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_min_ones[3]));
// synopsys translate_off
defparam \out_min_ones[3]~I .input_async_reset = "none";
defparam \out_min_ones[3]~I .input_power_up = "low";
defparam \out_min_ones[3]~I .input_register_mode = "none";
defparam \out_min_ones[3]~I .input_sync_reset = "none";
defparam \out_min_ones[3]~I .oe_async_reset = "none";
defparam \out_min_ones[3]~I .oe_power_up = "low";
defparam \out_min_ones[3]~I .oe_register_mode = "none";
defparam \out_min_ones[3]~I .oe_sync_reset = "none";
defparam \out_min_ones[3]~I .operation_mode = "output";
defparam \out_min_ones[3]~I .output_async_reset = "none";
defparam \out_min_ones[3]~I .output_power_up = "low";
defparam \out_min_ones[3]~I .output_register_mode = "none";
defparam \out_min_ones[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_tens[0]~I (
	.datain(\timer|out_10sec_BCD [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_tens[0]));
// synopsys translate_off
defparam \out_sec_tens[0]~I .input_async_reset = "none";
defparam \out_sec_tens[0]~I .input_power_up = "low";
defparam \out_sec_tens[0]~I .input_register_mode = "none";
defparam \out_sec_tens[0]~I .input_sync_reset = "none";
defparam \out_sec_tens[0]~I .oe_async_reset = "none";
defparam \out_sec_tens[0]~I .oe_power_up = "low";
defparam \out_sec_tens[0]~I .oe_register_mode = "none";
defparam \out_sec_tens[0]~I .oe_sync_reset = "none";
defparam \out_sec_tens[0]~I .operation_mode = "output";
defparam \out_sec_tens[0]~I .output_async_reset = "none";
defparam \out_sec_tens[0]~I .output_power_up = "low";
defparam \out_sec_tens[0]~I .output_register_mode = "none";
defparam \out_sec_tens[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_tens[1]~I (
	.datain(\timer|out_10sec_BCD [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_tens[1]));
// synopsys translate_off
defparam \out_sec_tens[1]~I .input_async_reset = "none";
defparam \out_sec_tens[1]~I .input_power_up = "low";
defparam \out_sec_tens[1]~I .input_register_mode = "none";
defparam \out_sec_tens[1]~I .input_sync_reset = "none";
defparam \out_sec_tens[1]~I .oe_async_reset = "none";
defparam \out_sec_tens[1]~I .oe_power_up = "low";
defparam \out_sec_tens[1]~I .oe_register_mode = "none";
defparam \out_sec_tens[1]~I .oe_sync_reset = "none";
defparam \out_sec_tens[1]~I .operation_mode = "output";
defparam \out_sec_tens[1]~I .output_async_reset = "none";
defparam \out_sec_tens[1]~I .output_power_up = "low";
defparam \out_sec_tens[1]~I .output_register_mode = "none";
defparam \out_sec_tens[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_tens[2]~I (
	.datain(\timer|out_10sec_BCD [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_tens[2]));
// synopsys translate_off
defparam \out_sec_tens[2]~I .input_async_reset = "none";
defparam \out_sec_tens[2]~I .input_power_up = "low";
defparam \out_sec_tens[2]~I .input_register_mode = "none";
defparam \out_sec_tens[2]~I .input_sync_reset = "none";
defparam \out_sec_tens[2]~I .oe_async_reset = "none";
defparam \out_sec_tens[2]~I .oe_power_up = "low";
defparam \out_sec_tens[2]~I .oe_register_mode = "none";
defparam \out_sec_tens[2]~I .oe_sync_reset = "none";
defparam \out_sec_tens[2]~I .operation_mode = "output";
defparam \out_sec_tens[2]~I .output_async_reset = "none";
defparam \out_sec_tens[2]~I .output_power_up = "low";
defparam \out_sec_tens[2]~I .output_register_mode = "none";
defparam \out_sec_tens[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_tens[3]~I (
	.datain(\timer|out_10sec_BCD [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_tens[3]));
// synopsys translate_off
defparam \out_sec_tens[3]~I .input_async_reset = "none";
defparam \out_sec_tens[3]~I .input_power_up = "low";
defparam \out_sec_tens[3]~I .input_register_mode = "none";
defparam \out_sec_tens[3]~I .input_sync_reset = "none";
defparam \out_sec_tens[3]~I .oe_async_reset = "none";
defparam \out_sec_tens[3]~I .oe_power_up = "low";
defparam \out_sec_tens[3]~I .oe_register_mode = "none";
defparam \out_sec_tens[3]~I .oe_sync_reset = "none";
defparam \out_sec_tens[3]~I .operation_mode = "output";
defparam \out_sec_tens[3]~I .output_async_reset = "none";
defparam \out_sec_tens[3]~I .output_power_up = "low";
defparam \out_sec_tens[3]~I .output_register_mode = "none";
defparam \out_sec_tens[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_ones[0]~I (
	.datain(\timer|out_1sec_BCD [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_ones[0]));
// synopsys translate_off
defparam \out_sec_ones[0]~I .input_async_reset = "none";
defparam \out_sec_ones[0]~I .input_power_up = "low";
defparam \out_sec_ones[0]~I .input_register_mode = "none";
defparam \out_sec_ones[0]~I .input_sync_reset = "none";
defparam \out_sec_ones[0]~I .oe_async_reset = "none";
defparam \out_sec_ones[0]~I .oe_power_up = "low";
defparam \out_sec_ones[0]~I .oe_register_mode = "none";
defparam \out_sec_ones[0]~I .oe_sync_reset = "none";
defparam \out_sec_ones[0]~I .operation_mode = "output";
defparam \out_sec_ones[0]~I .output_async_reset = "none";
defparam \out_sec_ones[0]~I .output_power_up = "low";
defparam \out_sec_ones[0]~I .output_register_mode = "none";
defparam \out_sec_ones[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_ones[1]~I (
	.datain(\timer|out_1sec_BCD [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_ones[1]));
// synopsys translate_off
defparam \out_sec_ones[1]~I .input_async_reset = "none";
defparam \out_sec_ones[1]~I .input_power_up = "low";
defparam \out_sec_ones[1]~I .input_register_mode = "none";
defparam \out_sec_ones[1]~I .input_sync_reset = "none";
defparam \out_sec_ones[1]~I .oe_async_reset = "none";
defparam \out_sec_ones[1]~I .oe_power_up = "low";
defparam \out_sec_ones[1]~I .oe_register_mode = "none";
defparam \out_sec_ones[1]~I .oe_sync_reset = "none";
defparam \out_sec_ones[1]~I .operation_mode = "output";
defparam \out_sec_ones[1]~I .output_async_reset = "none";
defparam \out_sec_ones[1]~I .output_power_up = "low";
defparam \out_sec_ones[1]~I .output_register_mode = "none";
defparam \out_sec_ones[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_ones[2]~I (
	.datain(\timer|out_1sec_BCD [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_ones[2]));
// synopsys translate_off
defparam \out_sec_ones[2]~I .input_async_reset = "none";
defparam \out_sec_ones[2]~I .input_power_up = "low";
defparam \out_sec_ones[2]~I .input_register_mode = "none";
defparam \out_sec_ones[2]~I .input_sync_reset = "none";
defparam \out_sec_ones[2]~I .oe_async_reset = "none";
defparam \out_sec_ones[2]~I .oe_power_up = "low";
defparam \out_sec_ones[2]~I .oe_register_mode = "none";
defparam \out_sec_ones[2]~I .oe_sync_reset = "none";
defparam \out_sec_ones[2]~I .operation_mode = "output";
defparam \out_sec_ones[2]~I .output_async_reset = "none";
defparam \out_sec_ones[2]~I .output_power_up = "low";
defparam \out_sec_ones[2]~I .output_register_mode = "none";
defparam \out_sec_ones[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_sec_ones[3]~I (
	.datain(\timer|out_1sec_BCD [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_sec_ones[3]));
// synopsys translate_off
defparam \out_sec_ones[3]~I .input_async_reset = "none";
defparam \out_sec_ones[3]~I .input_power_up = "low";
defparam \out_sec_ones[3]~I .input_register_mode = "none";
defparam \out_sec_ones[3]~I .input_sync_reset = "none";
defparam \out_sec_ones[3]~I .oe_async_reset = "none";
defparam \out_sec_ones[3]~I .oe_power_up = "low";
defparam \out_sec_ones[3]~I .oe_register_mode = "none";
defparam \out_sec_ones[3]~I .oe_sync_reset = "none";
defparam \out_sec_ones[3]~I .operation_mode = "output";
defparam \out_sec_ones[3]~I .output_async_reset = "none";
defparam \out_sec_ones[3]~I .output_power_up = "low";
defparam \out_sec_ones[3]~I .output_register_mode = "none";
defparam \out_sec_ones[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
