
MOTOR_MANAGEMENT_V0_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000ea0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e2c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  00800100  00800100  00000ea0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ea0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ed0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000060  00000000  00000000  00000f10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000005c4  00000000  00000000  00000f70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000233  00000000  00000000  00001534  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000003d8  00000000  00000000  00001767  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000e8  00000000  00000000  00001b40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000244  00000000  00000000  00001c28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001a0  00000000  00000000  00001e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a1 30       	cpi	r26, 0x01	; 1
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 59 00 	call	0xb2	; 0xb2 <main>
  88:	0c 94 14 07 	jmp	0xe28	; 0xe28 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <twi_init>:
/**
* TWI Init
*
*/
void twi_init(void)
{
  90:	cf 93       	push	r28
  92:	df 93       	push	r29
  94:	cd b7       	in	r28, 0x3d	; 61
  96:	de b7       	in	r29, 0x3e	; 62
	//TWI Init
	TWAR = ( 0x0B << 1 );
  98:	8a eb       	ldi	r24, 0xBA	; 186
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	26 e1       	ldi	r18, 0x16	; 22
  9e:	fc 01       	movw	r30, r24
  a0:	20 83       	st	Z, r18
	//TWAR |= 0x01;
	TWCR = ( (1<<TWEN) | (1<<TWEA) );
  a2:	8c eb       	ldi	r24, 0xBC	; 188
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	24 e4       	ldi	r18, 0x44	; 68
  a8:	fc 01       	movw	r30, r24
  aa:	20 83       	st	Z, r18
}
  ac:	df 91       	pop	r29
  ae:	cf 91       	pop	r28
  b0:	08 95       	ret

000000b2 <main>:


int main(void)
{
  b2:	cf 93       	push	r28
  b4:	df 93       	push	r29
  b6:	cd b7       	in	r28, 0x3d	; 61
  b8:	de b7       	in	r29, 0x3e	; 62
  ba:	c2 54       	subi	r28, 0x42	; 66
  bc:	d1 09       	sbc	r29, r1
  be:	0f b6       	in	r0, 0x3f	; 63
  c0:	f8 94       	cli
  c2:	de bf       	out	0x3e, r29	; 62
  c4:	0f be       	out	0x3f, r0	; 63
  c6:	cd bf       	out	0x3d, r28	; 61
    init_servo_1();                                                 //Initalize our Servo1
  c8:	0e 94 41 03 	call	0x682	; 0x682 <init_servo_1>
    init_motor_1();                                                 //Initalize our Motor1
  cc:	0e 94 4c 04 	call	0x898	; 0x898 <init_motor_1>


	control_motor_1(128);
  d0:	80 e8       	ldi	r24, 0x80	; 128
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	0e 94 87 05 	call	0xb0e	; 0xb0e <control_motor_1>
	control_servo_1(128);
  d8:	80 e8       	ldi	r24, 0x80	; 128
  da:	0e 94 0a 04 	call	0x814	; 0x814 <control_servo_1>

    //transmit_uart_string("Motor Controller V0.1 Ready!!");
    //transmit_uart('\r');
    //transmit_uart('\n');    
	
	int motor_data_test = 128;
  de:	80 e8       	ldi	r24, 0x80	; 128
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	9c 83       	std	Y+4, r25	; 0x04
  e4:	8b 83       	std	Y+3, r24	; 0x03

	twi_init();
  e6:	0e 94 48 00 	call	0x90	; 0x90 <twi_init>
	
	int counter = 0;
  ea:	1a 82       	std	Y+2, r1	; 0x02
  ec:	19 82       	std	Y+1, r1	; 0x01
	char motor_data;

    while(1)
    {        
        
		switch(TWSR)        //TWDR    Unknown identifier    Error
  ee:	89 eb       	ldi	r24, 0xB9	; 185
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	fc 01       	movw	r30, r24
  f4:	80 81       	ld	r24, Z
  f6:	88 2f       	mov	r24, r24
  f8:	90 e0       	ldi	r25, 0x00	; 0
  fa:	80 38       	cpi	r24, 0x80	; 128
  fc:	91 05       	cpc	r25, r1
  fe:	09 f4       	brne	.+2      	; 0x102 <main+0x50>
 100:	3a c1       	rjmp	.+628    	; 0x376 <main+0x2c4>
 102:	80 3a       	cpi	r24, 0xA0	; 160
 104:	91 05       	cpc	r25, r1
 106:	09 f4       	brne	.+2      	; 0x10a <main+0x58>
 108:	3c c2       	rjmp	.+1144   	; 0x582 <main+0x4d0>
 10a:	80 36       	cpi	r24, 0x60	; 96
 10c:	91 05       	cpc	r25, r1
 10e:	09 f0       	breq	.+2      	; 0x112 <main+0x60>
			case 0xA0:            /* Received Stop or Repeated Start while still addressed */
			TWCR |= ( (1<<TWINT) );                            /* Switch to not Addressed */
			break;
			
			default:
			break;
 110:	42 c2       	rjmp	.+1156   	; 0x596 <main+0x4e4>
    {        
        
		switch(TWSR)        //TWDR    Unknown identifier    Error
		{
			case 0x60:
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 112:	8c eb       	ldi	r24, 0xBC	; 188
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	2c eb       	ldi	r18, 0xBC	; 188
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	f9 01       	movw	r30, r18
 11c:	20 81       	ld	r18, Z
 11e:	20 6c       	ori	r18, 0xC0	; 192
 120:	fc 01       	movw	r30, r24
 122:	20 83       	st	Z, r18
			
			while(counter < 5)
 124:	20 c1       	rjmp	.+576    	; 0x366 <main+0x2b4>
			{
				counter++;
 126:	89 81       	ldd	r24, Y+1	; 0x01
 128:	9a 81       	ldd	r25, Y+2	; 0x02
 12a:	01 96       	adiw	r24, 0x01	; 1
 12c:	9a 83       	std	Y+2, r25	; 0x02
 12e:	89 83       	std	Y+1, r24	; 0x01
				
				if(TWSR == 0x80)
 130:	89 eb       	ldi	r24, 0xB9	; 185
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	fc 01       	movw	r30, r24
 136:	80 81       	ld	r24, Z
 138:	80 38       	cpi	r24, 0x80	; 128
 13a:	09 f0       	breq	.+2      	; 0x13e <main+0x8c>
 13c:	a2 c0       	rjmp	.+324    	; 0x282 <main+0x1d0>
				{
					data_twi[0] = TWDR;
 13e:	8b eb       	ldi	r24, 0xBB	; 187
 140:	90 e0       	ldi	r25, 0x00	; 0
 142:	fc 01       	movw	r30, r24
 144:	80 81       	ld	r24, Z
 146:	28 2f       	mov	r18, r24
 148:	30 e0       	ldi	r19, 0x00	; 0
 14a:	ce 01       	movw	r24, r28
 14c:	cf 96       	adiw	r24, 0x3f	; 63
 14e:	fc 01       	movw	r30, r24
 150:	31 83       	std	Z+1, r19	; 0x01
 152:	20 83       	st	Z, r18
					TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 154:	8c eb       	ldi	r24, 0xBC	; 188
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	2c eb       	ldi	r18, 0xBC	; 188
 15a:	30 e0       	ldi	r19, 0x00	; 0
 15c:	f9 01       	movw	r30, r18
 15e:	20 81       	ld	r18, Z
 160:	20 6c       	ori	r18, 0xC0	; 192
 162:	fc 01       	movw	r30, r24
 164:	20 83       	st	Z, r18
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	a0 e8       	ldi	r26, 0x80	; 128
 16c:	bf e3       	ldi	r27, 0x3F	; 63
 16e:	8f 83       	std	Y+7, r24	; 0x07
 170:	98 87       	std	Y+8, r25	; 0x08
 172:	a9 87       	std	Y+9, r26	; 0x09
 174:	ba 87       	std	Y+10, r27	; 0x0a

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 176:	20 e0       	ldi	r18, 0x00	; 0
 178:	30 e0       	ldi	r19, 0x00	; 0
 17a:	4a ef       	ldi	r20, 0xFA	; 250
 17c:	54 e4       	ldi	r21, 0x44	; 68
 17e:	6f 81       	ldd	r22, Y+7	; 0x07
 180:	78 85       	ldd	r23, Y+8	; 0x08
 182:	89 85       	ldd	r24, Y+9	; 0x09
 184:	9a 85       	ldd	r25, Y+10	; 0x0a
 186:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 18a:	dc 01       	movw	r26, r24
 18c:	cb 01       	movw	r24, r22
 18e:	8b 87       	std	Y+11, r24	; 0x0b
 190:	9c 87       	std	Y+12, r25	; 0x0c
 192:	ad 87       	std	Y+13, r26	; 0x0d
 194:	be 87       	std	Y+14, r27	; 0x0e
	if (__tmp < 1.0)
 196:	20 e0       	ldi	r18, 0x00	; 0
 198:	30 e0       	ldi	r19, 0x00	; 0
 19a:	40 e8       	ldi	r20, 0x80	; 128
 19c:	5f e3       	ldi	r21, 0x3F	; 63
 19e:	6b 85       	ldd	r22, Y+11	; 0x0b
 1a0:	7c 85       	ldd	r23, Y+12	; 0x0c
 1a2:	8d 85       	ldd	r24, Y+13	; 0x0d
 1a4:	9e 85       	ldd	r25, Y+14	; 0x0e
 1a6:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 1aa:	88 23       	and	r24, r24
 1ac:	2c f4       	brge	.+10     	; 0x1b8 <main+0x106>
		__ticks = 1;
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	98 8b       	std	Y+16, r25	; 0x10
 1b4:	8f 87       	std	Y+15, r24	; 0x0f
 1b6:	3f c0       	rjmp	.+126    	; 0x236 <main+0x184>
	else if (__tmp > 65535)
 1b8:	20 e0       	ldi	r18, 0x00	; 0
 1ba:	3f ef       	ldi	r19, 0xFF	; 255
 1bc:	4f e7       	ldi	r20, 0x7F	; 127
 1be:	57 e4       	ldi	r21, 0x47	; 71
 1c0:	6b 85       	ldd	r22, Y+11	; 0x0b
 1c2:	7c 85       	ldd	r23, Y+12	; 0x0c
 1c4:	8d 85       	ldd	r24, Y+13	; 0x0d
 1c6:	9e 85       	ldd	r25, Y+14	; 0x0e
 1c8:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 1cc:	18 16       	cp	r1, r24
 1ce:	4c f5       	brge	.+82     	; 0x222 <main+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 1d0:	20 e0       	ldi	r18, 0x00	; 0
 1d2:	30 e0       	ldi	r19, 0x00	; 0
 1d4:	40 e2       	ldi	r20, 0x20	; 32
 1d6:	51 e4       	ldi	r21, 0x41	; 65
 1d8:	6f 81       	ldd	r22, Y+7	; 0x07
 1da:	78 85       	ldd	r23, Y+8	; 0x08
 1dc:	89 85       	ldd	r24, Y+9	; 0x09
 1de:	9a 85       	ldd	r25, Y+10	; 0x0a
 1e0:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 1e4:	dc 01       	movw	r26, r24
 1e6:	cb 01       	movw	r24, r22
 1e8:	bc 01       	movw	r22, r24
 1ea:	cd 01       	movw	r24, r26
 1ec:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 1f0:	dc 01       	movw	r26, r24
 1f2:	cb 01       	movw	r24, r22
 1f4:	98 8b       	std	Y+16, r25	; 0x10
 1f6:	8f 87       	std	Y+15, r24	; 0x0f
 1f8:	0f c0       	rjmp	.+30     	; 0x218 <main+0x166>
 1fa:	88 ec       	ldi	r24, 0xC8	; 200
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	9a 8b       	std	Y+18, r25	; 0x12
 200:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 202:	89 89       	ldd	r24, Y+17	; 0x11
 204:	9a 89       	ldd	r25, Y+18	; 0x12
 206:	01 97       	sbiw	r24, 0x01	; 1
 208:	f1 f7       	brne	.-4      	; 0x206 <main+0x154>
 20a:	9a 8b       	std	Y+18, r25	; 0x12
 20c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 20e:	8f 85       	ldd	r24, Y+15	; 0x0f
 210:	98 89       	ldd	r25, Y+16	; 0x10
 212:	01 97       	sbiw	r24, 0x01	; 1
 214:	98 8b       	std	Y+16, r25	; 0x10
 216:	8f 87       	std	Y+15, r24	; 0x0f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 218:	8f 85       	ldd	r24, Y+15	; 0x0f
 21a:	98 89       	ldd	r25, Y+16	; 0x10
 21c:	89 2b       	or	r24, r25
 21e:	69 f7       	brne	.-38     	; 0x1fa <main+0x148>
 220:	14 c0       	rjmp	.+40     	; 0x24a <main+0x198>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 222:	6b 85       	ldd	r22, Y+11	; 0x0b
 224:	7c 85       	ldd	r23, Y+12	; 0x0c
 226:	8d 85       	ldd	r24, Y+13	; 0x0d
 228:	9e 85       	ldd	r25, Y+14	; 0x0e
 22a:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 22e:	dc 01       	movw	r26, r24
 230:	cb 01       	movw	r24, r22
 232:	98 8b       	std	Y+16, r25	; 0x10
 234:	8f 87       	std	Y+15, r24	; 0x0f
 236:	8f 85       	ldd	r24, Y+15	; 0x0f
 238:	98 89       	ldd	r25, Y+16	; 0x10
 23a:	9c 8b       	std	Y+20, r25	; 0x14
 23c:	8b 8b       	std	Y+19, r24	; 0x13
 23e:	8b 89       	ldd	r24, Y+19	; 0x13
 240:	9c 89       	ldd	r25, Y+20	; 0x14
 242:	01 97       	sbiw	r24, 0x01	; 1
 244:	f1 f7       	brne	.-4      	; 0x242 <main+0x190>
 246:	9c 8b       	std	Y+20, r25	; 0x14
 248:	8b 8b       	std	Y+19, r24	; 0x13
					_delay_ms(1);
					if(TWSR == 0x80)
 24a:	89 eb       	ldi	r24, 0xB9	; 185
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	fc 01       	movw	r30, r24
 250:	80 81       	ld	r24, Z
 252:	80 38       	cpi	r24, 0x80	; 128
 254:	a9 f4       	brne	.+42     	; 0x280 <main+0x1ce>
					{
						data_twi[1] = TWDR;
 256:	8b eb       	ldi	r24, 0xBB	; 187
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	fc 01       	movw	r30, r24
 25c:	80 81       	ld	r24, Z
 25e:	28 2f       	mov	r18, r24
 260:	30 e0       	ldi	r19, 0x00	; 0
 262:	ce 01       	movw	r24, r28
 264:	cf 96       	adiw	r24, 0x3f	; 63
 266:	fc 01       	movw	r30, r24
 268:	33 83       	std	Z+3, r19	; 0x03
 26a:	22 83       	std	Z+2, r18	; 0x02
						TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 26c:	8c eb       	ldi	r24, 0xBC	; 188
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	2c eb       	ldi	r18, 0xBC	; 188
 272:	30 e0       	ldi	r19, 0x00	; 0
 274:	f9 01       	movw	r30, r18
 276:	20 81       	ld	r18, Z
 278:	20 6c       	ori	r18, 0xC0	; 192
 27a:	fc 01       	movw	r30, r24
 27c:	20 83       	st	Z, r18
						break;
 27e:	78 c0       	rjmp	.+240    	; 0x370 <main+0x2be>
					}
					break;
 280:	77 c0       	rjmp	.+238    	; 0x370 <main+0x2be>
 282:	80 e0       	ldi	r24, 0x00	; 0
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	a0 e8       	ldi	r26, 0x80	; 128
 288:	bf e3       	ldi	r27, 0x3F	; 63
 28a:	8d 8b       	std	Y+21, r24	; 0x15
 28c:	9e 8b       	std	Y+22, r25	; 0x16
 28e:	af 8b       	std	Y+23, r26	; 0x17
 290:	b8 8f       	std	Y+24, r27	; 0x18

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 292:	20 e0       	ldi	r18, 0x00	; 0
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	4a ef       	ldi	r20, 0xFA	; 250
 298:	54 e4       	ldi	r21, 0x44	; 68
 29a:	6d 89       	ldd	r22, Y+21	; 0x15
 29c:	7e 89       	ldd	r23, Y+22	; 0x16
 29e:	8f 89       	ldd	r24, Y+23	; 0x17
 2a0:	98 8d       	ldd	r25, Y+24	; 0x18
 2a2:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 2a6:	dc 01       	movw	r26, r24
 2a8:	cb 01       	movw	r24, r22
 2aa:	89 8f       	std	Y+25, r24	; 0x19
 2ac:	9a 8f       	std	Y+26, r25	; 0x1a
 2ae:	ab 8f       	std	Y+27, r26	; 0x1b
 2b0:	bc 8f       	std	Y+28, r27	; 0x1c
	if (__tmp < 1.0)
 2b2:	20 e0       	ldi	r18, 0x00	; 0
 2b4:	30 e0       	ldi	r19, 0x00	; 0
 2b6:	40 e8       	ldi	r20, 0x80	; 128
 2b8:	5f e3       	ldi	r21, 0x3F	; 63
 2ba:	69 8d       	ldd	r22, Y+25	; 0x19
 2bc:	7a 8d       	ldd	r23, Y+26	; 0x1a
 2be:	8b 8d       	ldd	r24, Y+27	; 0x1b
 2c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
 2c2:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 2c6:	88 23       	and	r24, r24
 2c8:	2c f4       	brge	.+10     	; 0x2d4 <main+0x222>
		__ticks = 1;
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	9e 8f       	std	Y+30, r25	; 0x1e
 2d0:	8d 8f       	std	Y+29, r24	; 0x1d
 2d2:	3f c0       	rjmp	.+126    	; 0x352 <main+0x2a0>
	else if (__tmp > 65535)
 2d4:	20 e0       	ldi	r18, 0x00	; 0
 2d6:	3f ef       	ldi	r19, 0xFF	; 255
 2d8:	4f e7       	ldi	r20, 0x7F	; 127
 2da:	57 e4       	ldi	r21, 0x47	; 71
 2dc:	69 8d       	ldd	r22, Y+25	; 0x19
 2de:	7a 8d       	ldd	r23, Y+26	; 0x1a
 2e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
 2e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
 2e4:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 2e8:	18 16       	cp	r1, r24
 2ea:	4c f5       	brge	.+82     	; 0x33e <main+0x28c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 2ec:	20 e0       	ldi	r18, 0x00	; 0
 2ee:	30 e0       	ldi	r19, 0x00	; 0
 2f0:	40 e2       	ldi	r20, 0x20	; 32
 2f2:	51 e4       	ldi	r21, 0x41	; 65
 2f4:	6d 89       	ldd	r22, Y+21	; 0x15
 2f6:	7e 89       	ldd	r23, Y+22	; 0x16
 2f8:	8f 89       	ldd	r24, Y+23	; 0x17
 2fa:	98 8d       	ldd	r25, Y+24	; 0x18
 2fc:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 300:	dc 01       	movw	r26, r24
 302:	cb 01       	movw	r24, r22
 304:	bc 01       	movw	r22, r24
 306:	cd 01       	movw	r24, r26
 308:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 30c:	dc 01       	movw	r26, r24
 30e:	cb 01       	movw	r24, r22
 310:	9e 8f       	std	Y+30, r25	; 0x1e
 312:	8d 8f       	std	Y+29, r24	; 0x1d
 314:	0f c0       	rjmp	.+30     	; 0x334 <main+0x282>
 316:	88 ec       	ldi	r24, 0xC8	; 200
 318:	90 e0       	ldi	r25, 0x00	; 0
 31a:	98 a3       	std	Y+32, r25	; 0x20
 31c:	8f 8f       	std	Y+31, r24	; 0x1f
 31e:	8f 8d       	ldd	r24, Y+31	; 0x1f
 320:	98 a1       	ldd	r25, Y+32	; 0x20
 322:	01 97       	sbiw	r24, 0x01	; 1
 324:	f1 f7       	brne	.-4      	; 0x322 <main+0x270>
 326:	98 a3       	std	Y+32, r25	; 0x20
 328:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 32a:	8d 8d       	ldd	r24, Y+29	; 0x1d
 32c:	9e 8d       	ldd	r25, Y+30	; 0x1e
 32e:	01 97       	sbiw	r24, 0x01	; 1
 330:	9e 8f       	std	Y+30, r25	; 0x1e
 332:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 334:	8d 8d       	ldd	r24, Y+29	; 0x1d
 336:	9e 8d       	ldd	r25, Y+30	; 0x1e
 338:	89 2b       	or	r24, r25
 33a:	69 f7       	brne	.-38     	; 0x316 <main+0x264>
 33c:	14 c0       	rjmp	.+40     	; 0x366 <main+0x2b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 33e:	69 8d       	ldd	r22, Y+25	; 0x19
 340:	7a 8d       	ldd	r23, Y+26	; 0x1a
 342:	8b 8d       	ldd	r24, Y+27	; 0x1b
 344:	9c 8d       	ldd	r25, Y+28	; 0x1c
 346:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 34a:	dc 01       	movw	r26, r24
 34c:	cb 01       	movw	r24, r22
 34e:	9e 8f       	std	Y+30, r25	; 0x1e
 350:	8d 8f       	std	Y+29, r24	; 0x1d
 352:	8d 8d       	ldd	r24, Y+29	; 0x1d
 354:	9e 8d       	ldd	r25, Y+30	; 0x1e
 356:	9a a3       	std	Y+34, r25	; 0x22
 358:	89 a3       	std	Y+33, r24	; 0x21
 35a:	89 a1       	ldd	r24, Y+33	; 0x21
 35c:	9a a1       	ldd	r25, Y+34	; 0x22
 35e:	01 97       	sbiw	r24, 0x01	; 1
 360:	f1 f7       	brne	.-4      	; 0x35e <main+0x2ac>
 362:	9a a3       	std	Y+34, r25	; 0x22
 364:	89 a3       	std	Y+33, r24	; 0x21
		switch(TWSR)        //TWDR    Unknown identifier    Error
		{
			case 0x60:
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
			
			while(counter < 5)
 366:	89 81       	ldd	r24, Y+1	; 0x01
 368:	9a 81       	ldd	r25, Y+2	; 0x02
 36a:	05 97       	sbiw	r24, 0x05	; 5
 36c:	0c f4       	brge	.+2      	; 0x370 <main+0x2be>
 36e:	db ce       	rjmp	.-586    	; 0x126 <main+0x74>
					break;
				}
				_delay_ms(1);
			}
			counter = counter;
			counter = 0;
 370:	1a 82       	std	Y+2, r1	; 0x02
 372:	19 82       	std	Y+1, r1	; 0x01
			
			break;
 374:	10 c1       	rjmp	.+544    	; 0x596 <main+0x4e4>
			
			case 0x80:
			data = TWDR;
 376:	8b eb       	ldi	r24, 0xBB	; 187
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	fc 01       	movw	r30, r24
 37c:	80 81       	ld	r24, Z
 37e:	80 93 00 01 	sts	0x0100, r24

			
			
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 382:	8c eb       	ldi	r24, 0xBC	; 188
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	2c eb       	ldi	r18, 0xBC	; 188
 388:	30 e0       	ldi	r19, 0x00	; 0
 38a:	f9 01       	movw	r30, r18
 38c:	20 81       	ld	r18, Z
 38e:	20 6c       	ori	r18, 0xC0	; 192
 390:	fc 01       	movw	r30, r24
 392:	20 83       	st	Z, r18
			
			PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 394:	88 e2       	ldi	r24, 0x28	; 40
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	28 e2       	ldi	r18, 0x28	; 40
 39a:	30 e0       	ldi	r19, 0x00	; 0
 39c:	f9 01       	movw	r30, r18
 39e:	20 81       	ld	r18, Z
 3a0:	27 60       	ori	r18, 0x07	; 7
 3a2:	fc 01       	movw	r30, r24
 3a4:	20 83       	st	Z, r18
 3a6:	80 e0       	ldi	r24, 0x00	; 0
 3a8:	90 e0       	ldi	r25, 0x00	; 0
 3aa:	a8 e4       	ldi	r26, 0x48	; 72
 3ac:	b2 e4       	ldi	r27, 0x42	; 66
 3ae:	8b a3       	std	Y+35, r24	; 0x23
 3b0:	9c a3       	std	Y+36, r25	; 0x24
 3b2:	ad a3       	std	Y+37, r26	; 0x25
 3b4:	be a3       	std	Y+38, r27	; 0x26

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 3b6:	20 e0       	ldi	r18, 0x00	; 0
 3b8:	30 e0       	ldi	r19, 0x00	; 0
 3ba:	4a ef       	ldi	r20, 0xFA	; 250
 3bc:	54 e4       	ldi	r21, 0x44	; 68
 3be:	6b a1       	ldd	r22, Y+35	; 0x23
 3c0:	7c a1       	ldd	r23, Y+36	; 0x24
 3c2:	8d a1       	ldd	r24, Y+37	; 0x25
 3c4:	9e a1       	ldd	r25, Y+38	; 0x26
 3c6:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 3ca:	dc 01       	movw	r26, r24
 3cc:	cb 01       	movw	r24, r22
 3ce:	8f a3       	std	Y+39, r24	; 0x27
 3d0:	98 a7       	std	Y+40, r25	; 0x28
 3d2:	a9 a7       	std	Y+41, r26	; 0x29
 3d4:	ba a7       	std	Y+42, r27	; 0x2a
	if (__tmp < 1.0)
 3d6:	20 e0       	ldi	r18, 0x00	; 0
 3d8:	30 e0       	ldi	r19, 0x00	; 0
 3da:	40 e8       	ldi	r20, 0x80	; 128
 3dc:	5f e3       	ldi	r21, 0x3F	; 63
 3de:	6f a1       	ldd	r22, Y+39	; 0x27
 3e0:	78 a5       	ldd	r23, Y+40	; 0x28
 3e2:	89 a5       	ldd	r24, Y+41	; 0x29
 3e4:	9a a5       	ldd	r25, Y+42	; 0x2a
 3e6:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 3ea:	88 23       	and	r24, r24
 3ec:	2c f4       	brge	.+10     	; 0x3f8 <main+0x346>
		__ticks = 1;
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	90 e0       	ldi	r25, 0x00	; 0
 3f2:	9c a7       	std	Y+44, r25	; 0x2c
 3f4:	8b a7       	std	Y+43, r24	; 0x2b
 3f6:	3f c0       	rjmp	.+126    	; 0x476 <main+0x3c4>
	else if (__tmp > 65535)
 3f8:	20 e0       	ldi	r18, 0x00	; 0
 3fa:	3f ef       	ldi	r19, 0xFF	; 255
 3fc:	4f e7       	ldi	r20, 0x7F	; 127
 3fe:	57 e4       	ldi	r21, 0x47	; 71
 400:	6f a1       	ldd	r22, Y+39	; 0x27
 402:	78 a5       	ldd	r23, Y+40	; 0x28
 404:	89 a5       	ldd	r24, Y+41	; 0x29
 406:	9a a5       	ldd	r25, Y+42	; 0x2a
 408:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 40c:	18 16       	cp	r1, r24
 40e:	4c f5       	brge	.+82     	; 0x462 <main+0x3b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 410:	20 e0       	ldi	r18, 0x00	; 0
 412:	30 e0       	ldi	r19, 0x00	; 0
 414:	40 e2       	ldi	r20, 0x20	; 32
 416:	51 e4       	ldi	r21, 0x41	; 65
 418:	6b a1       	ldd	r22, Y+35	; 0x23
 41a:	7c a1       	ldd	r23, Y+36	; 0x24
 41c:	8d a1       	ldd	r24, Y+37	; 0x25
 41e:	9e a1       	ldd	r25, Y+38	; 0x26
 420:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 424:	dc 01       	movw	r26, r24
 426:	cb 01       	movw	r24, r22
 428:	bc 01       	movw	r22, r24
 42a:	cd 01       	movw	r24, r26
 42c:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 430:	dc 01       	movw	r26, r24
 432:	cb 01       	movw	r24, r22
 434:	9c a7       	std	Y+44, r25	; 0x2c
 436:	8b a7       	std	Y+43, r24	; 0x2b
 438:	0f c0       	rjmp	.+30     	; 0x458 <main+0x3a6>
 43a:	88 ec       	ldi	r24, 0xC8	; 200
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	9e a7       	std	Y+46, r25	; 0x2e
 440:	8d a7       	std	Y+45, r24	; 0x2d
 442:	8d a5       	ldd	r24, Y+45	; 0x2d
 444:	9e a5       	ldd	r25, Y+46	; 0x2e
 446:	01 97       	sbiw	r24, 0x01	; 1
 448:	f1 f7       	brne	.-4      	; 0x446 <main+0x394>
 44a:	9e a7       	std	Y+46, r25	; 0x2e
 44c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 44e:	8b a5       	ldd	r24, Y+43	; 0x2b
 450:	9c a5       	ldd	r25, Y+44	; 0x2c
 452:	01 97       	sbiw	r24, 0x01	; 1
 454:	9c a7       	std	Y+44, r25	; 0x2c
 456:	8b a7       	std	Y+43, r24	; 0x2b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 458:	8b a5       	ldd	r24, Y+43	; 0x2b
 45a:	9c a5       	ldd	r25, Y+44	; 0x2c
 45c:	89 2b       	or	r24, r25
 45e:	69 f7       	brne	.-38     	; 0x43a <main+0x388>
 460:	14 c0       	rjmp	.+40     	; 0x48a <main+0x3d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 462:	6f a1       	ldd	r22, Y+39	; 0x27
 464:	78 a5       	ldd	r23, Y+40	; 0x28
 466:	89 a5       	ldd	r24, Y+41	; 0x29
 468:	9a a5       	ldd	r25, Y+42	; 0x2a
 46a:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 46e:	dc 01       	movw	r26, r24
 470:	cb 01       	movw	r24, r22
 472:	9c a7       	std	Y+44, r25	; 0x2c
 474:	8b a7       	std	Y+43, r24	; 0x2b
 476:	8b a5       	ldd	r24, Y+43	; 0x2b
 478:	9c a5       	ldd	r25, Y+44	; 0x2c
 47a:	98 ab       	std	Y+48, r25	; 0x30
 47c:	8f a7       	std	Y+47, r24	; 0x2f
 47e:	8f a5       	ldd	r24, Y+47	; 0x2f
 480:	98 a9       	ldd	r25, Y+48	; 0x30
 482:	01 97       	sbiw	r24, 0x01	; 1
 484:	f1 f7       	brne	.-4      	; 0x482 <main+0x3d0>
 486:	98 ab       	std	Y+48, r25	; 0x30
 488:	8f a7       	std	Y+47, r24	; 0x2f
			_delay_ms(50);
			
			PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 48a:	88 e2       	ldi	r24, 0x28	; 40
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	28 e2       	ldi	r18, 0x28	; 40
 490:	30 e0       	ldi	r19, 0x00	; 0
 492:	f9 01       	movw	r30, r18
 494:	20 81       	ld	r18, Z
 496:	28 7f       	andi	r18, 0xF8	; 248
 498:	fc 01       	movw	r30, r24
 49a:	20 83       	st	Z, r18
 49c:	80 e0       	ldi	r24, 0x00	; 0
 49e:	90 e0       	ldi	r25, 0x00	; 0
 4a0:	a8 e4       	ldi	r26, 0x48	; 72
 4a2:	b2 e4       	ldi	r27, 0x42	; 66
 4a4:	89 ab       	std	Y+49, r24	; 0x31
 4a6:	9a ab       	std	Y+50, r25	; 0x32
 4a8:	ab ab       	std	Y+51, r26	; 0x33
 4aa:	bc ab       	std	Y+52, r27	; 0x34

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 4ac:	20 e0       	ldi	r18, 0x00	; 0
 4ae:	30 e0       	ldi	r19, 0x00	; 0
 4b0:	4a ef       	ldi	r20, 0xFA	; 250
 4b2:	54 e4       	ldi	r21, 0x44	; 68
 4b4:	69 a9       	ldd	r22, Y+49	; 0x31
 4b6:	7a a9       	ldd	r23, Y+50	; 0x32
 4b8:	8b a9       	ldd	r24, Y+51	; 0x33
 4ba:	9c a9       	ldd	r25, Y+52	; 0x34
 4bc:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 4c0:	dc 01       	movw	r26, r24
 4c2:	cb 01       	movw	r24, r22
 4c4:	8d ab       	std	Y+53, r24	; 0x35
 4c6:	9e ab       	std	Y+54, r25	; 0x36
 4c8:	af ab       	std	Y+55, r26	; 0x37
 4ca:	b8 af       	std	Y+56, r27	; 0x38
	if (__tmp < 1.0)
 4cc:	20 e0       	ldi	r18, 0x00	; 0
 4ce:	30 e0       	ldi	r19, 0x00	; 0
 4d0:	40 e8       	ldi	r20, 0x80	; 128
 4d2:	5f e3       	ldi	r21, 0x3F	; 63
 4d4:	6d a9       	ldd	r22, Y+53	; 0x35
 4d6:	7e a9       	ldd	r23, Y+54	; 0x36
 4d8:	8f a9       	ldd	r24, Y+55	; 0x37
 4da:	98 ad       	ldd	r25, Y+56	; 0x38
 4dc:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 4e0:	88 23       	and	r24, r24
 4e2:	2c f4       	brge	.+10     	; 0x4ee <main+0x43c>
		__ticks = 1;
 4e4:	81 e0       	ldi	r24, 0x01	; 1
 4e6:	90 e0       	ldi	r25, 0x00	; 0
 4e8:	9a af       	std	Y+58, r25	; 0x3a
 4ea:	89 af       	std	Y+57, r24	; 0x39
 4ec:	3f c0       	rjmp	.+126    	; 0x56c <main+0x4ba>
	else if (__tmp > 65535)
 4ee:	20 e0       	ldi	r18, 0x00	; 0
 4f0:	3f ef       	ldi	r19, 0xFF	; 255
 4f2:	4f e7       	ldi	r20, 0x7F	; 127
 4f4:	57 e4       	ldi	r21, 0x47	; 71
 4f6:	6d a9       	ldd	r22, Y+53	; 0x35
 4f8:	7e a9       	ldd	r23, Y+54	; 0x36
 4fa:	8f a9       	ldd	r24, Y+55	; 0x37
 4fc:	98 ad       	ldd	r25, Y+56	; 0x38
 4fe:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 502:	18 16       	cp	r1, r24
 504:	4c f5       	brge	.+82     	; 0x558 <main+0x4a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 506:	20 e0       	ldi	r18, 0x00	; 0
 508:	30 e0       	ldi	r19, 0x00	; 0
 50a:	40 e2       	ldi	r20, 0x20	; 32
 50c:	51 e4       	ldi	r21, 0x41	; 65
 50e:	69 a9       	ldd	r22, Y+49	; 0x31
 510:	7a a9       	ldd	r23, Y+50	; 0x32
 512:	8b a9       	ldd	r24, Y+51	; 0x33
 514:	9c a9       	ldd	r25, Y+52	; 0x34
 516:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 51a:	dc 01       	movw	r26, r24
 51c:	cb 01       	movw	r24, r22
 51e:	bc 01       	movw	r22, r24
 520:	cd 01       	movw	r24, r26
 522:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 526:	dc 01       	movw	r26, r24
 528:	cb 01       	movw	r24, r22
 52a:	9a af       	std	Y+58, r25	; 0x3a
 52c:	89 af       	std	Y+57, r24	; 0x39
 52e:	0f c0       	rjmp	.+30     	; 0x54e <main+0x49c>
 530:	88 ec       	ldi	r24, 0xC8	; 200
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	9c af       	std	Y+60, r25	; 0x3c
 536:	8b af       	std	Y+59, r24	; 0x3b
 538:	8b ad       	ldd	r24, Y+59	; 0x3b
 53a:	9c ad       	ldd	r25, Y+60	; 0x3c
 53c:	01 97       	sbiw	r24, 0x01	; 1
 53e:	f1 f7       	brne	.-4      	; 0x53c <main+0x48a>
 540:	9c af       	std	Y+60, r25	; 0x3c
 542:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 544:	89 ad       	ldd	r24, Y+57	; 0x39
 546:	9a ad       	ldd	r25, Y+58	; 0x3a
 548:	01 97       	sbiw	r24, 0x01	; 1
 54a:	9a af       	std	Y+58, r25	; 0x3a
 54c:	89 af       	std	Y+57, r24	; 0x39
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 54e:	89 ad       	ldd	r24, Y+57	; 0x39
 550:	9a ad       	ldd	r25, Y+58	; 0x3a
 552:	89 2b       	or	r24, r25
 554:	69 f7       	brne	.-38     	; 0x530 <main+0x47e>
			_delay_ms(50);
			break;
 556:	1f c0       	rjmp	.+62     	; 0x596 <main+0x4e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 558:	6d a9       	ldd	r22, Y+53	; 0x35
 55a:	7e a9       	ldd	r23, Y+54	; 0x36
 55c:	8f a9       	ldd	r24, Y+55	; 0x37
 55e:	98 ad       	ldd	r25, Y+56	; 0x38
 560:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 564:	dc 01       	movw	r26, r24
 566:	cb 01       	movw	r24, r22
 568:	9a af       	std	Y+58, r25	; 0x3a
 56a:	89 af       	std	Y+57, r24	; 0x39
 56c:	89 ad       	ldd	r24, Y+57	; 0x39
 56e:	9a ad       	ldd	r25, Y+58	; 0x3a
 570:	9e af       	std	Y+62, r25	; 0x3e
 572:	8d af       	std	Y+61, r24	; 0x3d
 574:	8d ad       	ldd	r24, Y+61	; 0x3d
 576:	9e ad       	ldd	r25, Y+62	; 0x3e
 578:	01 97       	sbiw	r24, 0x01	; 1
 57a:	f1 f7       	brne	.-4      	; 0x578 <main+0x4c6>
 57c:	9e af       	std	Y+62, r25	; 0x3e
 57e:	8d af       	std	Y+61, r24	; 0x3d
 580:	0a c0       	rjmp	.+20     	; 0x596 <main+0x4e4>
			
			case 0xA0:            /* Received Stop or Repeated Start while still addressed */
			TWCR |= ( (1<<TWINT) );                            /* Switch to not Addressed */
 582:	8c eb       	ldi	r24, 0xBC	; 188
 584:	90 e0       	ldi	r25, 0x00	; 0
 586:	2c eb       	ldi	r18, 0xBC	; 188
 588:	30 e0       	ldi	r19, 0x00	; 0
 58a:	f9 01       	movw	r30, r18
 58c:	20 81       	ld	r18, Z
 58e:	20 68       	ori	r18, 0x80	; 128
 590:	fc 01       	movw	r30, r24
 592:	20 83       	st	Z, r18
			break;
 594:	00 00       	nop
			default:
			break;
		}
		
		//If servo data
		if(data_twi[0] == 0x55)	
 596:	ce 01       	movw	r24, r28
 598:	cf 96       	adiw	r24, 0x3f	; 63
 59a:	fc 01       	movw	r30, r24
 59c:	80 81       	ld	r24, Z
 59e:	91 81       	ldd	r25, Z+1	; 0x01
 5a0:	85 35       	cpi	r24, 0x55	; 85
 5a2:	91 05       	cpc	r25, r1
 5a4:	19 f5       	brne	.+70     	; 0x5ec <main+0x53a>
		{
			control_servo_1(data_twi[1]);
 5a6:	ce 01       	movw	r24, r28
 5a8:	cf 96       	adiw	r24, 0x3f	; 63
 5aa:	fc 01       	movw	r30, r24
 5ac:	82 81       	ldd	r24, Z+2	; 0x02
 5ae:	93 81       	ldd	r25, Z+3	; 0x03
 5b0:	0e 94 0a 04 	call	0x814	; 0x814 <control_servo_1>
			
			servo_data = data_twi[1];
 5b4:	ce 01       	movw	r24, r28
 5b6:	cf 96       	adiw	r24, 0x3f	; 63
 5b8:	fc 01       	movw	r30, r24
 5ba:	82 81       	ldd	r24, Z+2	; 0x02
 5bc:	93 81       	ldd	r25, Z+3	; 0x03
 5be:	8d 83       	std	Y+5, r24	; 0x05
			
			if(servo_data == 0xff)
 5c0:	8d 81       	ldd	r24, Y+5	; 0x05
 5c2:	8f 3f       	cpi	r24, 0xFF	; 255
 5c4:	51 f4       	brne	.+20     	; 0x5da <main+0x528>
			{		
				PORTC |= ( (1<<DDC0) );
 5c6:	88 e2       	ldi	r24, 0x28	; 40
 5c8:	90 e0       	ldi	r25, 0x00	; 0
 5ca:	28 e2       	ldi	r18, 0x28	; 40
 5cc:	30 e0       	ldi	r19, 0x00	; 0
 5ce:	f9 01       	movw	r30, r18
 5d0:	20 81       	ld	r18, Z
 5d2:	21 60       	ori	r18, 0x01	; 1
 5d4:	fc 01       	movw	r30, r24
 5d6:	20 83       	st	Z, r18
 5d8:	09 c0       	rjmp	.+18     	; 0x5ec <main+0x53a>
			}
			else
			{
				PORTC &= ~( (1<<DDC0) );
 5da:	88 e2       	ldi	r24, 0x28	; 40
 5dc:	90 e0       	ldi	r25, 0x00	; 0
 5de:	28 e2       	ldi	r18, 0x28	; 40
 5e0:	30 e0       	ldi	r19, 0x00	; 0
 5e2:	f9 01       	movw	r30, r18
 5e4:	20 81       	ld	r18, Z
 5e6:	2e 7f       	andi	r18, 0xFE	; 254
 5e8:	fc 01       	movw	r30, r24
 5ea:	20 83       	st	Z, r18
			}
		}	

		//If motor data
		if(data_twi[0] == 0x66)
 5ec:	ce 01       	movw	r24, r28
 5ee:	cf 96       	adiw	r24, 0x3f	; 63
 5f0:	fc 01       	movw	r30, r24
 5f2:	80 81       	ld	r24, Z
 5f4:	91 81       	ldd	r25, Z+1	; 0x01
 5f6:	86 36       	cpi	r24, 0x66	; 102
 5f8:	91 05       	cpc	r25, r1
 5fa:	09 f0       	breq	.+2      	; 0x5fe <main+0x54c>
 5fc:	41 c0       	rjmp	.+130    	; 0x680 <main+0x5ce>
		{
			
			if(data_twi[1] > 200)
 5fe:	ce 01       	movw	r24, r28
 600:	cf 96       	adiw	r24, 0x3f	; 63
 602:	fc 01       	movw	r30, r24
 604:	82 81       	ldd	r24, Z+2	; 0x02
 606:	93 81       	ldd	r25, Z+3	; 0x03
 608:	89 3c       	cpi	r24, 0xC9	; 201
 60a:	91 05       	cpc	r25, r1
 60c:	3c f0       	brlt	.+14     	; 0x61c <main+0x56a>
			{
				data_twi[1] = 200;
 60e:	ce 01       	movw	r24, r28
 610:	cf 96       	adiw	r24, 0x3f	; 63
 612:	28 ec       	ldi	r18, 0xC8	; 200
 614:	30 e0       	ldi	r19, 0x00	; 0
 616:	fc 01       	movw	r30, r24
 618:	33 83       	std	Z+3, r19	; 0x03
 61a:	22 83       	std	Z+2, r18	; 0x02
			}
			if(data_twi[1] < 80)
 61c:	ce 01       	movw	r24, r28
 61e:	cf 96       	adiw	r24, 0x3f	; 63
 620:	fc 01       	movw	r30, r24
 622:	82 81       	ldd	r24, Z+2	; 0x02
 624:	93 81       	ldd	r25, Z+3	; 0x03
 626:	80 35       	cpi	r24, 0x50	; 80
 628:	91 05       	cpc	r25, r1
 62a:	3c f4       	brge	.+14     	; 0x63a <main+0x588>
			{
				data_twi[1] = 80;
 62c:	ce 01       	movw	r24, r28
 62e:	cf 96       	adiw	r24, 0x3f	; 63
 630:	20 e5       	ldi	r18, 0x50	; 80
 632:	30 e0       	ldi	r19, 0x00	; 0
 634:	fc 01       	movw	r30, r24
 636:	33 83       	std	Z+3, r19	; 0x03
 638:	22 83       	std	Z+2, r18	; 0x02
			}
			
			control_motor_1(data_twi[1]);
 63a:	ce 01       	movw	r24, r28
 63c:	cf 96       	adiw	r24, 0x3f	; 63
 63e:	fc 01       	movw	r30, r24
 640:	82 81       	ldd	r24, Z+2	; 0x02
 642:	93 81       	ldd	r25, Z+3	; 0x03
 644:	0e 94 87 05 	call	0xb0e	; 0xb0e <control_motor_1>

			//control_motor_1(motor_data_test);			
			
			motor_data = data_twi[1];
 648:	ce 01       	movw	r24, r28
 64a:	cf 96       	adiw	r24, 0x3f	; 63
 64c:	fc 01       	movw	r30, r24
 64e:	82 81       	ldd	r24, Z+2	; 0x02
 650:	93 81       	ldd	r25, Z+3	; 0x03
 652:	8e 83       	std	Y+6, r24	; 0x06
			
			if(motor_data == 0xff)
 654:	8e 81       	ldd	r24, Y+6	; 0x06
 656:	8f 3f       	cpi	r24, 0xFF	; 255
 658:	51 f4       	brne	.+20     	; 0x66e <main+0x5bc>
			{
				PORTC |= ( (1<<DDC1) );
 65a:	88 e2       	ldi	r24, 0x28	; 40
 65c:	90 e0       	ldi	r25, 0x00	; 0
 65e:	28 e2       	ldi	r18, 0x28	; 40
 660:	30 e0       	ldi	r19, 0x00	; 0
 662:	f9 01       	movw	r30, r18
 664:	20 81       	ld	r18, Z
 666:	22 60       	ori	r18, 0x02	; 2
 668:	fc 01       	movw	r30, r24
 66a:	20 83       	st	Z, r18
 66c:	09 c0       	rjmp	.+18     	; 0x680 <main+0x5ce>
			}
			else
			{
				PORTC &= ~( (1<<DDC1));
 66e:	88 e2       	ldi	r24, 0x28	; 40
 670:	90 e0       	ldi	r25, 0x00	; 0
 672:	28 e2       	ldi	r18, 0x28	; 40
 674:	30 e0       	ldi	r19, 0x00	; 0
 676:	f9 01       	movw	r30, r18
 678:	20 81       	ld	r18, Z
 67a:	2d 7f       	andi	r18, 0xFD	; 253
 67c:	fc 01       	movw	r30, r24
 67e:	20 83       	st	Z, r18
        }

        _delay_ms(1000);
        
        */
    }
 680:	36 cd       	rjmp	.-1428   	; 0xee <main+0x3c>

00000682 <init_servo_1>:

#include <avr/io.h>                                                 //Include AVR Library to get the nice Bit definitions
#include "util/delay.h"                                             //Delay Function

void init_servo_1( void )
{
 682:	cf 93       	push	r28
 684:	df 93       	push	r29
 686:	cd b7       	in	r28, 0x3d	; 61
 688:	de b7       	in	r29, 0x3e	; 62
 68a:	2e 97       	sbiw	r28, 0x0e	; 14
 68c:	0f b6       	in	r0, 0x3f	; 63
 68e:	f8 94       	cli
 690:	de bf       	out	0x3e, r29	; 62
 692:	0f be       	out	0x3f, r0	; 63
 694:	cd bf       	out	0x3d, r28	; 61
    DDRB |= (1<<DDB1);                                              //Set PB1 (OC1A) to output
 696:	84 e2       	ldi	r24, 0x24	; 36
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	24 e2       	ldi	r18, 0x24	; 36
 69c:	30 e0       	ldi	r19, 0x00	; 0
 69e:	f9 01       	movw	r30, r18
 6a0:	20 81       	ld	r18, Z
 6a2:	22 60       	ori	r18, 0x02	; 2
 6a4:	fc 01       	movw	r30, r24
 6a6:	20 83       	st	Z, r18
    DDRC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                  //SET PC0-PC2 (Debug LED's) to output
 6a8:	87 e2       	ldi	r24, 0x27	; 39
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	27 e2       	ldi	r18, 0x27	; 39
 6ae:	30 e0       	ldi	r19, 0x00	; 0
 6b0:	f9 01       	movw	r30, r18
 6b2:	20 81       	ld	r18, Z
 6b4:	27 60       	ori	r18, 0x07	; 7
 6b6:	fc 01       	movw	r30, r24
 6b8:	20 83       	st	Z, r18
    
    TCCR1A |= ( (1<<COM1A1) |  (1<<WGM11) );                        //Set Compare to Fast PWM with match to clear and bottom to set    
 6ba:	80 e8       	ldi	r24, 0x80	; 128
 6bc:	90 e0       	ldi	r25, 0x00	; 0
 6be:	20 e8       	ldi	r18, 0x80	; 128
 6c0:	30 e0       	ldi	r19, 0x00	; 0
 6c2:	f9 01       	movw	r30, r18
 6c4:	20 81       	ld	r18, Z
 6c6:	22 68       	ori	r18, 0x82	; 130
 6c8:	fc 01       	movw	r30, r24
 6ca:	20 83       	st	Z, r18
    TCCR1B |= ( (1<<WGM12) | (1<<WGM13) | (1<<CS11) );              //Set Clock Dividor to 1024    
 6cc:	81 e8       	ldi	r24, 0x81	; 129
 6ce:	90 e0       	ldi	r25, 0x00	; 0
 6d0:	21 e8       	ldi	r18, 0x81	; 129
 6d2:	30 e0       	ldi	r19, 0x00	; 0
 6d4:	f9 01       	movw	r30, r18
 6d6:	20 81       	ld	r18, Z
 6d8:	2a 61       	ori	r18, 0x1A	; 26
 6da:	fc 01       	movw	r30, r24
 6dc:	20 83       	st	Z, r18

    OCR1A = 0x08FF;
 6de:	88 e8       	ldi	r24, 0x88	; 136
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	2f ef       	ldi	r18, 0xFF	; 255
 6e4:	38 e0       	ldi	r19, 0x08	; 8
 6e6:	fc 01       	movw	r30, r24
 6e8:	31 83       	std	Z+1, r19	; 0x01
 6ea:	20 83       	st	Z, r18

    ICR1 = 0x5000;													//Top of Counter
 6ec:	86 e8       	ldi	r24, 0x86	; 134
 6ee:	90 e0       	ldi	r25, 0x00	; 0
 6f0:	20 e0       	ldi	r18, 0x00	; 0
 6f2:	30 e5       	ldi	r19, 0x50	; 80
 6f4:	fc 01       	movw	r30, r24
 6f6:	31 83       	std	Z+1, r19	; 0x01
 6f8:	20 83       	st	Z, r18

    PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                 //Signalize successfull bootup with all LED's
 6fa:	88 e2       	ldi	r24, 0x28	; 40
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	28 e2       	ldi	r18, 0x28	; 40
 700:	30 e0       	ldi	r19, 0x00	; 0
 702:	f9 01       	movw	r30, r18
 704:	20 81       	ld	r18, Z
 706:	27 60       	ori	r18, 0x07	; 7
 708:	fc 01       	movw	r30, r24
 70a:	20 83       	st	Z, r18
 70c:	80 e0       	ldi	r24, 0x00	; 0
 70e:	90 e0       	ldi	r25, 0x00	; 0
 710:	a8 e4       	ldi	r26, 0x48	; 72
 712:	b2 e4       	ldi	r27, 0x42	; 66
 714:	89 83       	std	Y+1, r24	; 0x01
 716:	9a 83       	std	Y+2, r25	; 0x02
 718:	ab 83       	std	Y+3, r26	; 0x03
 71a:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 71c:	20 e0       	ldi	r18, 0x00	; 0
 71e:	30 e0       	ldi	r19, 0x00	; 0
 720:	4a ef       	ldi	r20, 0xFA	; 250
 722:	54 e4       	ldi	r21, 0x44	; 68
 724:	69 81       	ldd	r22, Y+1	; 0x01
 726:	7a 81       	ldd	r23, Y+2	; 0x02
 728:	8b 81       	ldd	r24, Y+3	; 0x03
 72a:	9c 81       	ldd	r25, Y+4	; 0x04
 72c:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 730:	dc 01       	movw	r26, r24
 732:	cb 01       	movw	r24, r22
 734:	8d 83       	std	Y+5, r24	; 0x05
 736:	9e 83       	std	Y+6, r25	; 0x06
 738:	af 83       	std	Y+7, r26	; 0x07
 73a:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
 73c:	20 e0       	ldi	r18, 0x00	; 0
 73e:	30 e0       	ldi	r19, 0x00	; 0
 740:	40 e8       	ldi	r20, 0x80	; 128
 742:	5f e3       	ldi	r21, 0x3F	; 63
 744:	6d 81       	ldd	r22, Y+5	; 0x05
 746:	7e 81       	ldd	r23, Y+6	; 0x06
 748:	8f 81       	ldd	r24, Y+7	; 0x07
 74a:	98 85       	ldd	r25, Y+8	; 0x08
 74c:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 750:	88 23       	and	r24, r24
 752:	2c f4       	brge	.+10     	; 0x75e <init_servo_1+0xdc>
		__ticks = 1;
 754:	81 e0       	ldi	r24, 0x01	; 1
 756:	90 e0       	ldi	r25, 0x00	; 0
 758:	9a 87       	std	Y+10, r25	; 0x0a
 75a:	89 87       	std	Y+9, r24	; 0x09
 75c:	3f c0       	rjmp	.+126    	; 0x7dc <init_servo_1+0x15a>
	else if (__tmp > 65535)
 75e:	20 e0       	ldi	r18, 0x00	; 0
 760:	3f ef       	ldi	r19, 0xFF	; 255
 762:	4f e7       	ldi	r20, 0x7F	; 127
 764:	57 e4       	ldi	r21, 0x47	; 71
 766:	6d 81       	ldd	r22, Y+5	; 0x05
 768:	7e 81       	ldd	r23, Y+6	; 0x06
 76a:	8f 81       	ldd	r24, Y+7	; 0x07
 76c:	98 85       	ldd	r25, Y+8	; 0x08
 76e:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 772:	18 16       	cp	r1, r24
 774:	4c f5       	brge	.+82     	; 0x7c8 <init_servo_1+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 776:	20 e0       	ldi	r18, 0x00	; 0
 778:	30 e0       	ldi	r19, 0x00	; 0
 77a:	40 e2       	ldi	r20, 0x20	; 32
 77c:	51 e4       	ldi	r21, 0x41	; 65
 77e:	69 81       	ldd	r22, Y+1	; 0x01
 780:	7a 81       	ldd	r23, Y+2	; 0x02
 782:	8b 81       	ldd	r24, Y+3	; 0x03
 784:	9c 81       	ldd	r25, Y+4	; 0x04
 786:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 78a:	dc 01       	movw	r26, r24
 78c:	cb 01       	movw	r24, r22
 78e:	bc 01       	movw	r22, r24
 790:	cd 01       	movw	r24, r26
 792:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 796:	dc 01       	movw	r26, r24
 798:	cb 01       	movw	r24, r22
 79a:	9a 87       	std	Y+10, r25	; 0x0a
 79c:	89 87       	std	Y+9, r24	; 0x09
 79e:	0f c0       	rjmp	.+30     	; 0x7be <init_servo_1+0x13c>
 7a0:	88 ec       	ldi	r24, 0xC8	; 200
 7a2:	90 e0       	ldi	r25, 0x00	; 0
 7a4:	9c 87       	std	Y+12, r25	; 0x0c
 7a6:	8b 87       	std	Y+11, r24	; 0x0b
 7a8:	8b 85       	ldd	r24, Y+11	; 0x0b
 7aa:	9c 85       	ldd	r25, Y+12	; 0x0c
 7ac:	01 97       	sbiw	r24, 0x01	; 1
 7ae:	f1 f7       	brne	.-4      	; 0x7ac <init_servo_1+0x12a>
 7b0:	9c 87       	std	Y+12, r25	; 0x0c
 7b2:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 7b4:	89 85       	ldd	r24, Y+9	; 0x09
 7b6:	9a 85       	ldd	r25, Y+10	; 0x0a
 7b8:	01 97       	sbiw	r24, 0x01	; 1
 7ba:	9a 87       	std	Y+10, r25	; 0x0a
 7bc:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 7be:	89 85       	ldd	r24, Y+9	; 0x09
 7c0:	9a 85       	ldd	r25, Y+10	; 0x0a
 7c2:	89 2b       	or	r24, r25
 7c4:	69 f7       	brne	.-38     	; 0x7a0 <init_servo_1+0x11e>
 7c6:	14 c0       	rjmp	.+40     	; 0x7f0 <init_servo_1+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 7c8:	6d 81       	ldd	r22, Y+5	; 0x05
 7ca:	7e 81       	ldd	r23, Y+6	; 0x06
 7cc:	8f 81       	ldd	r24, Y+7	; 0x07
 7ce:	98 85       	ldd	r25, Y+8	; 0x08
 7d0:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 7d4:	dc 01       	movw	r26, r24
 7d6:	cb 01       	movw	r24, r22
 7d8:	9a 87       	std	Y+10, r25	; 0x0a
 7da:	89 87       	std	Y+9, r24	; 0x09
 7dc:	89 85       	ldd	r24, Y+9	; 0x09
 7de:	9a 85       	ldd	r25, Y+10	; 0x0a
 7e0:	9e 87       	std	Y+14, r25	; 0x0e
 7e2:	8d 87       	std	Y+13, r24	; 0x0d
 7e4:	8d 85       	ldd	r24, Y+13	; 0x0d
 7e6:	9e 85       	ldd	r25, Y+14	; 0x0e
 7e8:	01 97       	sbiw	r24, 0x01	; 1
 7ea:	f1 f7       	brne	.-4      	; 0x7e8 <init_servo_1+0x166>
 7ec:	9e 87       	std	Y+14, r25	; 0x0e
 7ee:	8d 87       	std	Y+13, r24	; 0x0d
    _delay_ms(50);
    PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 7f0:	88 e2       	ldi	r24, 0x28	; 40
 7f2:	90 e0       	ldi	r25, 0x00	; 0
 7f4:	28 e2       	ldi	r18, 0x28	; 40
 7f6:	30 e0       	ldi	r19, 0x00	; 0
 7f8:	f9 01       	movw	r30, r18
 7fa:	20 81       	ld	r18, Z
 7fc:	28 7f       	andi	r18, 0xF8	; 248
 7fe:	fc 01       	movw	r30, r24
 800:	20 83       	st	Z, r18
}
 802:	2e 96       	adiw	r28, 0x0e	; 14
 804:	0f b6       	in	r0, 0x3f	; 63
 806:	f8 94       	cli
 808:	de bf       	out	0x3e, r29	; 62
 80a:	0f be       	out	0x3f, r0	; 63
 80c:	cd bf       	out	0x3d, r28	; 61
 80e:	df 91       	pop	r29
 810:	cf 91       	pop	r28
 812:	08 95       	ret

00000814 <control_servo_1>:

void control_servo_1( char grad )
{
 814:	cf 93       	push	r28
 816:	df 93       	push	r29
 818:	00 d0       	rcall	.+0      	; 0x81a <control_servo_1+0x6>
 81a:	00 d0       	rcall	.+0      	; 0x81c <control_servo_1+0x8>
 81c:	1f 92       	push	r1
 81e:	cd b7       	in	r28, 0x3d	; 61
 820:	de b7       	in	r29, 0x3e	; 62
 822:	8b 83       	std	Y+3, r24	; 0x03
    int CAL = 0;
 824:	1a 82       	std	Y+2, r1	; 0x02
 826:	19 82       	std	Y+1, r1	; 0x01

    PORTC |= (1<<DDC1);                                             //Set orange LED to show that there is something happening
 828:	88 e2       	ldi	r24, 0x28	; 40
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	28 e2       	ldi	r18, 0x28	; 40
 82e:	30 e0       	ldi	r19, 0x00	; 0
 830:	f9 01       	movw	r30, r18
 832:	20 81       	ld	r18, Z
 834:	22 60       	ori	r18, 0x02	; 2
 836:	fc 01       	movw	r30, r24
 838:	20 83       	st	Z, r18

    CAL = 0x08FF - 0x01FF;                                          //Calibration Value. If you have Issues with this Parameter please consult Bmarty for a solution
 83a:	80 e0       	ldi	r24, 0x00	; 0
 83c:	97 e0       	ldi	r25, 0x07	; 7
 83e:	9a 83       	std	Y+2, r25	; 0x02
 840:	89 83       	std	Y+1, r24	; 0x01

    OCR1A = ((CAL/180)*grad) + 0x01FF;                              //Calculate the Value for the Timer based on the given °                                  
 842:	28 e8       	ldi	r18, 0x88	; 136
 844:	30 e0       	ldi	r19, 0x00	; 0
 846:	89 81       	ldd	r24, Y+1	; 0x01
 848:	9a 81       	ldd	r25, Y+2	; 0x02
 84a:	44 eb       	ldi	r20, 0xB4	; 180
 84c:	50 e0       	ldi	r21, 0x00	; 0
 84e:	ba 01       	movw	r22, r20
 850:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__divmodhi4>
 854:	cb 01       	movw	r24, r22
 856:	bc 01       	movw	r22, r24
 858:	8b 81       	ldd	r24, Y+3	; 0x03
 85a:	48 2f       	mov	r20, r24
 85c:	50 e0       	ldi	r21, 0x00	; 0
 85e:	64 9f       	mul	r22, r20
 860:	c0 01       	movw	r24, r0
 862:	65 9f       	mul	r22, r21
 864:	90 0d       	add	r25, r0
 866:	74 9f       	mul	r23, r20
 868:	90 0d       	add	r25, r0
 86a:	11 24       	eor	r1, r1
 86c:	81 50       	subi	r24, 0x01	; 1
 86e:	9e 4f       	sbci	r25, 0xFE	; 254
 870:	f9 01       	movw	r30, r18
 872:	91 83       	std	Z+1, r25	; 0x01
 874:	80 83       	st	Z, r24

    PORTC &= ~(1<<DDC1);                                            //Turn off LED
 876:	88 e2       	ldi	r24, 0x28	; 40
 878:	90 e0       	ldi	r25, 0x00	; 0
 87a:	28 e2       	ldi	r18, 0x28	; 40
 87c:	30 e0       	ldi	r19, 0x00	; 0
 87e:	f9 01       	movw	r30, r18
 880:	20 81       	ld	r18, Z
 882:	2d 7f       	andi	r18, 0xFD	; 253
 884:	fc 01       	movw	r30, r24
 886:	20 83       	st	Z, r18
}
 888:	0f 90       	pop	r0
 88a:	0f 90       	pop	r0
 88c:	0f 90       	pop	r0
 88e:	0f 90       	pop	r0
 890:	0f 90       	pop	r0
 892:	df 91       	pop	r29
 894:	cf 91       	pop	r28
 896:	08 95       	ret

00000898 <init_motor_1>:

void init_motor_1( void )
{
 898:	cf 93       	push	r28
 89a:	df 93       	push	r29
 89c:	cd b7       	in	r28, 0x3d	; 61
 89e:	de b7       	in	r29, 0x3e	; 62
 8a0:	6c 97       	sbiw	r28, 0x1c	; 28
 8a2:	0f b6       	in	r0, 0x3f	; 63
 8a4:	f8 94       	cli
 8a6:	de bf       	out	0x3e, r29	; 62
 8a8:	0f be       	out	0x3f, r0	; 63
 8aa:	cd bf       	out	0x3d, r28	; 61
    DDRB |= (1<<DDB2);                                              //Set PB2 (OC1B) to output
 8ac:	84 e2       	ldi	r24, 0x24	; 36
 8ae:	90 e0       	ldi	r25, 0x00	; 0
 8b0:	24 e2       	ldi	r18, 0x24	; 36
 8b2:	30 e0       	ldi	r19, 0x00	; 0
 8b4:	f9 01       	movw	r30, r18
 8b6:	20 81       	ld	r18, Z
 8b8:	24 60       	ori	r18, 0x04	; 4
 8ba:	fc 01       	movw	r30, r24
 8bc:	20 83       	st	Z, r18
    DDRC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                  //SET PC0-PC2 (Debug LED's) to output
 8be:	87 e2       	ldi	r24, 0x27	; 39
 8c0:	90 e0       	ldi	r25, 0x00	; 0
 8c2:	27 e2       	ldi	r18, 0x27	; 39
 8c4:	30 e0       	ldi	r19, 0x00	; 0
 8c6:	f9 01       	movw	r30, r18
 8c8:	20 81       	ld	r18, Z
 8ca:	27 60       	ori	r18, 0x07	; 7
 8cc:	fc 01       	movw	r30, r24
 8ce:	20 83       	st	Z, r18
    
    TCCR1A |= ( (1<<COM1B1) |  (1<<WGM11) );                        //Set Compare to Fast PWM with match to clear and bottom to set    
 8d0:	80 e8       	ldi	r24, 0x80	; 128
 8d2:	90 e0       	ldi	r25, 0x00	; 0
 8d4:	20 e8       	ldi	r18, 0x80	; 128
 8d6:	30 e0       	ldi	r19, 0x00	; 0
 8d8:	f9 01       	movw	r30, r18
 8da:	20 81       	ld	r18, Z
 8dc:	22 62       	ori	r18, 0x22	; 34
 8de:	fc 01       	movw	r30, r24
 8e0:	20 83       	st	Z, r18
    TCCR1B |= ( (1<<WGM12) | (1<<WGM13) | (1<<CS11) );              //Set Clock Dividor to 1024    
 8e2:	81 e8       	ldi	r24, 0x81	; 129
 8e4:	90 e0       	ldi	r25, 0x00	; 0
 8e6:	21 e8       	ldi	r18, 0x81	; 129
 8e8:	30 e0       	ldi	r19, 0x00	; 0
 8ea:	f9 01       	movw	r30, r18
 8ec:	20 81       	ld	r18, Z
 8ee:	2a 61       	ori	r18, 0x1A	; 26
 8f0:	fc 01       	movw	r30, r24
 8f2:	20 83       	st	Z, r18

    OCR1B = 0x08FF;
 8f4:	8a e8       	ldi	r24, 0x8A	; 138
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	2f ef       	ldi	r18, 0xFF	; 255
 8fa:	38 e0       	ldi	r19, 0x08	; 8
 8fc:	fc 01       	movw	r30, r24
 8fe:	31 83       	std	Z+1, r19	; 0x01
 900:	20 83       	st	Z, r18

    ICR1 = 0x5000;													//Top of Counter
 902:	86 e8       	ldi	r24, 0x86	; 134
 904:	90 e0       	ldi	r25, 0x00	; 0
 906:	20 e0       	ldi	r18, 0x00	; 0
 908:	30 e5       	ldi	r19, 0x50	; 80
 90a:	fc 01       	movw	r30, r24
 90c:	31 83       	std	Z+1, r19	; 0x01
 90e:	20 83       	st	Z, r18

    PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                 //Signalize successfull bootup with all LED's
 910:	88 e2       	ldi	r24, 0x28	; 40
 912:	90 e0       	ldi	r25, 0x00	; 0
 914:	28 e2       	ldi	r18, 0x28	; 40
 916:	30 e0       	ldi	r19, 0x00	; 0
 918:	f9 01       	movw	r30, r18
 91a:	20 81       	ld	r18, Z
 91c:	27 60       	ori	r18, 0x07	; 7
 91e:	fc 01       	movw	r30, r24
 920:	20 83       	st	Z, r18
 922:	80 e0       	ldi	r24, 0x00	; 0
 924:	90 e0       	ldi	r25, 0x00	; 0
 926:	a6 e9       	ldi	r26, 0x96	; 150
 928:	b3 e4       	ldi	r27, 0x43	; 67
 92a:	89 83       	std	Y+1, r24	; 0x01
 92c:	9a 83       	std	Y+2, r25	; 0x02
 92e:	ab 83       	std	Y+3, r26	; 0x03
 930:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 932:	20 e0       	ldi	r18, 0x00	; 0
 934:	30 e0       	ldi	r19, 0x00	; 0
 936:	4a ef       	ldi	r20, 0xFA	; 250
 938:	54 e4       	ldi	r21, 0x44	; 68
 93a:	69 81       	ldd	r22, Y+1	; 0x01
 93c:	7a 81       	ldd	r23, Y+2	; 0x02
 93e:	8b 81       	ldd	r24, Y+3	; 0x03
 940:	9c 81       	ldd	r25, Y+4	; 0x04
 942:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 946:	dc 01       	movw	r26, r24
 948:	cb 01       	movw	r24, r22
 94a:	8d 83       	std	Y+5, r24	; 0x05
 94c:	9e 83       	std	Y+6, r25	; 0x06
 94e:	af 83       	std	Y+7, r26	; 0x07
 950:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
 952:	20 e0       	ldi	r18, 0x00	; 0
 954:	30 e0       	ldi	r19, 0x00	; 0
 956:	40 e8       	ldi	r20, 0x80	; 128
 958:	5f e3       	ldi	r21, 0x3F	; 63
 95a:	6d 81       	ldd	r22, Y+5	; 0x05
 95c:	7e 81       	ldd	r23, Y+6	; 0x06
 95e:	8f 81       	ldd	r24, Y+7	; 0x07
 960:	98 85       	ldd	r25, Y+8	; 0x08
 962:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 966:	88 23       	and	r24, r24
 968:	2c f4       	brge	.+10     	; 0x974 <__stack+0x75>
		__ticks = 1;
 96a:	81 e0       	ldi	r24, 0x01	; 1
 96c:	90 e0       	ldi	r25, 0x00	; 0
 96e:	9a 87       	std	Y+10, r25	; 0x0a
 970:	89 87       	std	Y+9, r24	; 0x09
 972:	3f c0       	rjmp	.+126    	; 0x9f2 <__stack+0xf3>
	else if (__tmp > 65535)
 974:	20 e0       	ldi	r18, 0x00	; 0
 976:	3f ef       	ldi	r19, 0xFF	; 255
 978:	4f e7       	ldi	r20, 0x7F	; 127
 97a:	57 e4       	ldi	r21, 0x47	; 71
 97c:	6d 81       	ldd	r22, Y+5	; 0x05
 97e:	7e 81       	ldd	r23, Y+6	; 0x06
 980:	8f 81       	ldd	r24, Y+7	; 0x07
 982:	98 85       	ldd	r25, Y+8	; 0x08
 984:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 988:	18 16       	cp	r1, r24
 98a:	4c f5       	brge	.+82     	; 0x9de <__stack+0xdf>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 98c:	20 e0       	ldi	r18, 0x00	; 0
 98e:	30 e0       	ldi	r19, 0x00	; 0
 990:	40 e2       	ldi	r20, 0x20	; 32
 992:	51 e4       	ldi	r21, 0x41	; 65
 994:	69 81       	ldd	r22, Y+1	; 0x01
 996:	7a 81       	ldd	r23, Y+2	; 0x02
 998:	8b 81       	ldd	r24, Y+3	; 0x03
 99a:	9c 81       	ldd	r25, Y+4	; 0x04
 99c:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 9a0:	dc 01       	movw	r26, r24
 9a2:	cb 01       	movw	r24, r22
 9a4:	bc 01       	movw	r22, r24
 9a6:	cd 01       	movw	r24, r26
 9a8:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 9ac:	dc 01       	movw	r26, r24
 9ae:	cb 01       	movw	r24, r22
 9b0:	9a 87       	std	Y+10, r25	; 0x0a
 9b2:	89 87       	std	Y+9, r24	; 0x09
 9b4:	0f c0       	rjmp	.+30     	; 0x9d4 <__stack+0xd5>
 9b6:	88 ec       	ldi	r24, 0xC8	; 200
 9b8:	90 e0       	ldi	r25, 0x00	; 0
 9ba:	9c 87       	std	Y+12, r25	; 0x0c
 9bc:	8b 87       	std	Y+11, r24	; 0x0b
 9be:	8b 85       	ldd	r24, Y+11	; 0x0b
 9c0:	9c 85       	ldd	r25, Y+12	; 0x0c
 9c2:	01 97       	sbiw	r24, 0x01	; 1
 9c4:	f1 f7       	brne	.-4      	; 0x9c2 <__stack+0xc3>
 9c6:	9c 87       	std	Y+12, r25	; 0x0c
 9c8:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 9ca:	89 85       	ldd	r24, Y+9	; 0x09
 9cc:	9a 85       	ldd	r25, Y+10	; 0x0a
 9ce:	01 97       	sbiw	r24, 0x01	; 1
 9d0:	9a 87       	std	Y+10, r25	; 0x0a
 9d2:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 9d4:	89 85       	ldd	r24, Y+9	; 0x09
 9d6:	9a 85       	ldd	r25, Y+10	; 0x0a
 9d8:	89 2b       	or	r24, r25
 9da:	69 f7       	brne	.-38     	; 0x9b6 <__stack+0xb7>
 9dc:	14 c0       	rjmp	.+40     	; 0xa06 <__stack+0x107>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 9de:	6d 81       	ldd	r22, Y+5	; 0x05
 9e0:	7e 81       	ldd	r23, Y+6	; 0x06
 9e2:	8f 81       	ldd	r24, Y+7	; 0x07
 9e4:	98 85       	ldd	r25, Y+8	; 0x08
 9e6:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 9ea:	dc 01       	movw	r26, r24
 9ec:	cb 01       	movw	r24, r22
 9ee:	9a 87       	std	Y+10, r25	; 0x0a
 9f0:	89 87       	std	Y+9, r24	; 0x09
 9f2:	89 85       	ldd	r24, Y+9	; 0x09
 9f4:	9a 85       	ldd	r25, Y+10	; 0x0a
 9f6:	9e 87       	std	Y+14, r25	; 0x0e
 9f8:	8d 87       	std	Y+13, r24	; 0x0d
 9fa:	8d 85       	ldd	r24, Y+13	; 0x0d
 9fc:	9e 85       	ldd	r25, Y+14	; 0x0e
 9fe:	01 97       	sbiw	r24, 0x01	; 1
 a00:	f1 f7       	brne	.-4      	; 0x9fe <__stack+0xff>
 a02:	9e 87       	std	Y+14, r25	; 0x0e
 a04:	8d 87       	std	Y+13, r24	; 0x0d
    _delay_ms(300);
    PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 a06:	88 e2       	ldi	r24, 0x28	; 40
 a08:	90 e0       	ldi	r25, 0x00	; 0
 a0a:	28 e2       	ldi	r18, 0x28	; 40
 a0c:	30 e0       	ldi	r19, 0x00	; 0
 a0e:	f9 01       	movw	r30, r18
 a10:	20 81       	ld	r18, Z
 a12:	28 7f       	andi	r18, 0xF8	; 248
 a14:	fc 01       	movw	r30, r24
 a16:	20 83       	st	Z, r18
 a18:	80 e0       	ldi	r24, 0x00	; 0
 a1a:	90 e0       	ldi	r25, 0x00	; 0
 a1c:	a6 e9       	ldi	r26, 0x96	; 150
 a1e:	b3 e4       	ldi	r27, 0x43	; 67
 a20:	8f 87       	std	Y+15, r24	; 0x0f
 a22:	98 8b       	std	Y+16, r25	; 0x10
 a24:	a9 8b       	std	Y+17, r26	; 0x11
 a26:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 a28:	20 e0       	ldi	r18, 0x00	; 0
 a2a:	30 e0       	ldi	r19, 0x00	; 0
 a2c:	4a ef       	ldi	r20, 0xFA	; 250
 a2e:	54 e4       	ldi	r21, 0x44	; 68
 a30:	6f 85       	ldd	r22, Y+15	; 0x0f
 a32:	78 89       	ldd	r23, Y+16	; 0x10
 a34:	89 89       	ldd	r24, Y+17	; 0x11
 a36:	9a 89       	ldd	r25, Y+18	; 0x12
 a38:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 a3c:	dc 01       	movw	r26, r24
 a3e:	cb 01       	movw	r24, r22
 a40:	8b 8b       	std	Y+19, r24	; 0x13
 a42:	9c 8b       	std	Y+20, r25	; 0x14
 a44:	ad 8b       	std	Y+21, r26	; 0x15
 a46:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
 a48:	20 e0       	ldi	r18, 0x00	; 0
 a4a:	30 e0       	ldi	r19, 0x00	; 0
 a4c:	40 e8       	ldi	r20, 0x80	; 128
 a4e:	5f e3       	ldi	r21, 0x3F	; 63
 a50:	6b 89       	ldd	r22, Y+19	; 0x13
 a52:	7c 89       	ldd	r23, Y+20	; 0x14
 a54:	8d 89       	ldd	r24, Y+21	; 0x15
 a56:	9e 89       	ldd	r25, Y+22	; 0x16
 a58:	0e 94 d1 05 	call	0xba2	; 0xba2 <__cmpsf2>
 a5c:	88 23       	and	r24, r24
 a5e:	2c f4       	brge	.+10     	; 0xa6a <__stack+0x16b>
		__ticks = 1;
 a60:	81 e0       	ldi	r24, 0x01	; 1
 a62:	90 e0       	ldi	r25, 0x00	; 0
 a64:	98 8f       	std	Y+24, r25	; 0x18
 a66:	8f 8b       	std	Y+23, r24	; 0x17
 a68:	3f c0       	rjmp	.+126    	; 0xae8 <__stack+0x1e9>
	else if (__tmp > 65535)
 a6a:	20 e0       	ldi	r18, 0x00	; 0
 a6c:	3f ef       	ldi	r19, 0xFF	; 255
 a6e:	4f e7       	ldi	r20, 0x7F	; 127
 a70:	57 e4       	ldi	r21, 0x47	; 71
 a72:	6b 89       	ldd	r22, Y+19	; 0x13
 a74:	7c 89       	ldd	r23, Y+20	; 0x14
 a76:	8d 89       	ldd	r24, Y+21	; 0x15
 a78:	9e 89       	ldd	r25, Y+22	; 0x16
 a7a:	0e 94 52 06 	call	0xca4	; 0xca4 <__gesf2>
 a7e:	18 16       	cp	r1, r24
 a80:	4c f5       	brge	.+82     	; 0xad4 <__stack+0x1d5>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 a82:	20 e0       	ldi	r18, 0x00	; 0
 a84:	30 e0       	ldi	r19, 0x00	; 0
 a86:	40 e2       	ldi	r20, 0x20	; 32
 a88:	51 e4       	ldi	r21, 0x41	; 65
 a8a:	6f 85       	ldd	r22, Y+15	; 0x0f
 a8c:	78 89       	ldd	r23, Y+16	; 0x10
 a8e:	89 89       	ldd	r24, Y+17	; 0x11
 a90:	9a 89       	ldd	r25, Y+18	; 0x12
 a92:	0e 94 57 06 	call	0xcae	; 0xcae <__mulsf3>
 a96:	dc 01       	movw	r26, r24
 a98:	cb 01       	movw	r24, r22
 a9a:	bc 01       	movw	r22, r24
 a9c:	cd 01       	movw	r24, r26
 a9e:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 aa2:	dc 01       	movw	r26, r24
 aa4:	cb 01       	movw	r24, r22
 aa6:	98 8f       	std	Y+24, r25	; 0x18
 aa8:	8f 8b       	std	Y+23, r24	; 0x17
 aaa:	0f c0       	rjmp	.+30     	; 0xaca <__stack+0x1cb>
 aac:	88 ec       	ldi	r24, 0xC8	; 200
 aae:	90 e0       	ldi	r25, 0x00	; 0
 ab0:	9a 8f       	std	Y+26, r25	; 0x1a
 ab2:	89 8f       	std	Y+25, r24	; 0x19
 ab4:	89 8d       	ldd	r24, Y+25	; 0x19
 ab6:	9a 8d       	ldd	r25, Y+26	; 0x1a
 ab8:	01 97       	sbiw	r24, 0x01	; 1
 aba:	f1 f7       	brne	.-4      	; 0xab8 <__stack+0x1b9>
 abc:	9a 8f       	std	Y+26, r25	; 0x1a
 abe:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 ac0:	8f 89       	ldd	r24, Y+23	; 0x17
 ac2:	98 8d       	ldd	r25, Y+24	; 0x18
 ac4:	01 97       	sbiw	r24, 0x01	; 1
 ac6:	98 8f       	std	Y+24, r25	; 0x18
 ac8:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 aca:	8f 89       	ldd	r24, Y+23	; 0x17
 acc:	98 8d       	ldd	r25, Y+24	; 0x18
 ace:	89 2b       	or	r24, r25
 ad0:	69 f7       	brne	.-38     	; 0xaac <__stack+0x1ad>
 ad2:	14 c0       	rjmp	.+40     	; 0xafc <__stack+0x1fd>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 ad4:	6b 89       	ldd	r22, Y+19	; 0x13
 ad6:	7c 89       	ldd	r23, Y+20	; 0x14
 ad8:	8d 89       	ldd	r24, Y+21	; 0x15
 ada:	9e 89       	ldd	r25, Y+22	; 0x16
 adc:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 ae0:	dc 01       	movw	r26, r24
 ae2:	cb 01       	movw	r24, r22
 ae4:	98 8f       	std	Y+24, r25	; 0x18
 ae6:	8f 8b       	std	Y+23, r24	; 0x17
 ae8:	8f 89       	ldd	r24, Y+23	; 0x17
 aea:	98 8d       	ldd	r25, Y+24	; 0x18
 aec:	9c 8f       	std	Y+28, r25	; 0x1c
 aee:	8b 8f       	std	Y+27, r24	; 0x1b
 af0:	8b 8d       	ldd	r24, Y+27	; 0x1b
 af2:	9c 8d       	ldd	r25, Y+28	; 0x1c
 af4:	01 97       	sbiw	r24, 0x01	; 1
 af6:	f1 f7       	brne	.-4      	; 0xaf4 <__stack+0x1f5>
 af8:	9c 8f       	std	Y+28, r25	; 0x1c
 afa:	8b 8f       	std	Y+27, r24	; 0x1b
    _delay_ms(300);
}
 afc:	6c 96       	adiw	r28, 0x1c	; 28
 afe:	0f b6       	in	r0, 0x3f	; 63
 b00:	f8 94       	cli
 b02:	de bf       	out	0x3e, r29	; 62
 b04:	0f be       	out	0x3f, r0	; 63
 b06:	cd bf       	out	0x3d, r28	; 61
 b08:	df 91       	pop	r29
 b0a:	cf 91       	pop	r28
 b0c:	08 95       	ret

00000b0e <control_motor_1>:

void control_motor_1( int power )
{
 b0e:	cf 93       	push	r28
 b10:	df 93       	push	r29
 b12:	cd b7       	in	r28, 0x3d	; 61
 b14:	de b7       	in	r29, 0x3e	; 62
 b16:	2a 97       	sbiw	r28, 0x0a	; 10
 b18:	0f b6       	in	r0, 0x3f	; 63
 b1a:	f8 94       	cli
 b1c:	de bf       	out	0x3e, r29	; 62
 b1e:	0f be       	out	0x3f, r0	; 63
 b20:	cd bf       	out	0x3d, r28	; 61
 b22:	98 87       	std	Y+8, r25	; 0x08
 b24:	8f 83       	std	Y+7, r24	; 0x07
    int CAL = 0;
 b26:	1a 82       	std	Y+2, r1	; 0x02
 b28:	19 82       	std	Y+1, r1	; 0x01
	double temp = 0;
 b2a:	1b 82       	std	Y+3, r1	; 0x03
 b2c:	1c 82       	std	Y+4, r1	; 0x04
 b2e:	1d 82       	std	Y+5, r1	; 0x05
 b30:	1e 82       	std	Y+6, r1	; 0x06

    PORTC |= (1<<DDC1);                                             //Set orange LED to show that there is something happening
 b32:	88 e2       	ldi	r24, 0x28	; 40
 b34:	90 e0       	ldi	r25, 0x00	; 0
 b36:	28 e2       	ldi	r18, 0x28	; 40
 b38:	30 e0       	ldi	r19, 0x00	; 0
 b3a:	f9 01       	movw	r30, r18
 b3c:	20 81       	ld	r18, Z
 b3e:	22 60       	ori	r18, 0x02	; 2
 b40:	fc 01       	movw	r30, r24
 b42:	20 83       	st	Z, r18

    CAL = 0x08FF + 100 - 0x01FF;                                          //Calibration Value. If you have Issues with this Parameter please consult Bmarty for a solution
 b44:	84 e6       	ldi	r24, 0x64	; 100
 b46:	97 e0       	ldi	r25, 0x07	; 7
 b48:	9a 83       	std	Y+2, r25	; 0x02
 b4a:	89 83       	std	Y+1, r24	; 0x01
    //temp = power + 100;
	//temp = temp * 1024/2;
	//temp = temp/100;
	//temp = temp + 1024;
	
	OCR1B = ((CAL/190)*power) + 0x01FF - 350;
 b4c:	2a e8       	ldi	r18, 0x8A	; 138
 b4e:	30 e0       	ldi	r19, 0x00	; 0
 b50:	89 81       	ldd	r24, Y+1	; 0x01
 b52:	9a 81       	ldd	r25, Y+2	; 0x02
 b54:	4e eb       	ldi	r20, 0xBE	; 190
 b56:	50 e0       	ldi	r21, 0x00	; 0
 b58:	ba 01       	movw	r22, r20
 b5a:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__divmodhi4>
 b5e:	cb 01       	movw	r24, r22
 b60:	bc 01       	movw	r22, r24
 b62:	4f 81       	ldd	r20, Y+7	; 0x07
 b64:	58 85       	ldd	r21, Y+8	; 0x08
 b66:	64 9f       	mul	r22, r20
 b68:	c0 01       	movw	r24, r0
 b6a:	65 9f       	mul	r22, r21
 b6c:	90 0d       	add	r25, r0
 b6e:	74 9f       	mul	r23, r20
 b70:	90 0d       	add	r25, r0
 b72:	11 24       	eor	r1, r1
 b74:	8f 55       	subi	r24, 0x5F	; 95
 b76:	9f 4f       	sbci	r25, 0xFF	; 255
 b78:	f9 01       	movw	r30, r18
 b7a:	91 83       	std	Z+1, r25	; 0x01
 b7c:	80 83       	st	Z, r24
	//OCR1B = temp;
	
	PORTC &= ~(1<<DDC1);                                            //Turn off LED
 b7e:	88 e2       	ldi	r24, 0x28	; 40
 b80:	90 e0       	ldi	r25, 0x00	; 0
 b82:	28 e2       	ldi	r18, 0x28	; 40
 b84:	30 e0       	ldi	r19, 0x00	; 0
 b86:	f9 01       	movw	r30, r18
 b88:	20 81       	ld	r18, Z
 b8a:	2d 7f       	andi	r18, 0xFD	; 253
 b8c:	fc 01       	movw	r30, r24
 b8e:	20 83       	st	Z, r18
 b90:	2a 96       	adiw	r28, 0x0a	; 10
 b92:	0f b6       	in	r0, 0x3f	; 63
 b94:	f8 94       	cli
 b96:	de bf       	out	0x3e, r29	; 62
 b98:	0f be       	out	0x3f, r0	; 63
 b9a:	cd bf       	out	0x3d, r28	; 61
 b9c:	df 91       	pop	r29
 b9e:	cf 91       	pop	r28
 ba0:	08 95       	ret

00000ba2 <__cmpsf2>:
 ba2:	0e 94 05 06 	call	0xc0a	; 0xc0a <__fp_cmp>
 ba6:	08 f4       	brcc	.+2      	; 0xbaa <__cmpsf2+0x8>
 ba8:	81 e0       	ldi	r24, 0x01	; 1
 baa:	08 95       	ret

00000bac <__fixunssfsi>:
 bac:	0e 94 31 06 	call	0xc62	; 0xc62 <__fp_splitA>
 bb0:	88 f0       	brcs	.+34     	; 0xbd4 <__fixunssfsi+0x28>
 bb2:	9f 57       	subi	r25, 0x7F	; 127
 bb4:	98 f0       	brcs	.+38     	; 0xbdc <__fixunssfsi+0x30>
 bb6:	b9 2f       	mov	r27, r25
 bb8:	99 27       	eor	r25, r25
 bba:	b7 51       	subi	r27, 0x17	; 23
 bbc:	b0 f0       	brcs	.+44     	; 0xbea <__fixunssfsi+0x3e>
 bbe:	e1 f0       	breq	.+56     	; 0xbf8 <__fixunssfsi+0x4c>
 bc0:	66 0f       	add	r22, r22
 bc2:	77 1f       	adc	r23, r23
 bc4:	88 1f       	adc	r24, r24
 bc6:	99 1f       	adc	r25, r25
 bc8:	1a f0       	brmi	.+6      	; 0xbd0 <__fixunssfsi+0x24>
 bca:	ba 95       	dec	r27
 bcc:	c9 f7       	brne	.-14     	; 0xbc0 <__fixunssfsi+0x14>
 bce:	14 c0       	rjmp	.+40     	; 0xbf8 <__fixunssfsi+0x4c>
 bd0:	b1 30       	cpi	r27, 0x01	; 1
 bd2:	91 f0       	breq	.+36     	; 0xbf8 <__fixunssfsi+0x4c>
 bd4:	0e 94 4b 06 	call	0xc96	; 0xc96 <__fp_zero>
 bd8:	b1 e0       	ldi	r27, 0x01	; 1
 bda:	08 95       	ret
 bdc:	0c 94 4b 06 	jmp	0xc96	; 0xc96 <__fp_zero>
 be0:	67 2f       	mov	r22, r23
 be2:	78 2f       	mov	r23, r24
 be4:	88 27       	eor	r24, r24
 be6:	b8 5f       	subi	r27, 0xF8	; 248
 be8:	39 f0       	breq	.+14     	; 0xbf8 <__fixunssfsi+0x4c>
 bea:	b9 3f       	cpi	r27, 0xF9	; 249
 bec:	cc f3       	brlt	.-14     	; 0xbe0 <__fixunssfsi+0x34>
 bee:	86 95       	lsr	r24
 bf0:	77 95       	ror	r23
 bf2:	67 95       	ror	r22
 bf4:	b3 95       	inc	r27
 bf6:	d9 f7       	brne	.-10     	; 0xbee <__fixunssfsi+0x42>
 bf8:	3e f4       	brtc	.+14     	; 0xc08 <__fixunssfsi+0x5c>
 bfa:	90 95       	com	r25
 bfc:	80 95       	com	r24
 bfe:	70 95       	com	r23
 c00:	61 95       	neg	r22
 c02:	7f 4f       	sbci	r23, 0xFF	; 255
 c04:	8f 4f       	sbci	r24, 0xFF	; 255
 c06:	9f 4f       	sbci	r25, 0xFF	; 255
 c08:	08 95       	ret

00000c0a <__fp_cmp>:
 c0a:	99 0f       	add	r25, r25
 c0c:	00 08       	sbc	r0, r0
 c0e:	55 0f       	add	r21, r21
 c10:	aa 0b       	sbc	r26, r26
 c12:	e0 e8       	ldi	r30, 0x80	; 128
 c14:	fe ef       	ldi	r31, 0xFE	; 254
 c16:	16 16       	cp	r1, r22
 c18:	17 06       	cpc	r1, r23
 c1a:	e8 07       	cpc	r30, r24
 c1c:	f9 07       	cpc	r31, r25
 c1e:	c0 f0       	brcs	.+48     	; 0xc50 <__fp_cmp+0x46>
 c20:	12 16       	cp	r1, r18
 c22:	13 06       	cpc	r1, r19
 c24:	e4 07       	cpc	r30, r20
 c26:	f5 07       	cpc	r31, r21
 c28:	98 f0       	brcs	.+38     	; 0xc50 <__fp_cmp+0x46>
 c2a:	62 1b       	sub	r22, r18
 c2c:	73 0b       	sbc	r23, r19
 c2e:	84 0b       	sbc	r24, r20
 c30:	95 0b       	sbc	r25, r21
 c32:	39 f4       	brne	.+14     	; 0xc42 <__fp_cmp+0x38>
 c34:	0a 26       	eor	r0, r26
 c36:	61 f0       	breq	.+24     	; 0xc50 <__fp_cmp+0x46>
 c38:	23 2b       	or	r18, r19
 c3a:	24 2b       	or	r18, r20
 c3c:	25 2b       	or	r18, r21
 c3e:	21 f4       	brne	.+8      	; 0xc48 <__fp_cmp+0x3e>
 c40:	08 95       	ret
 c42:	0a 26       	eor	r0, r26
 c44:	09 f4       	brne	.+2      	; 0xc48 <__fp_cmp+0x3e>
 c46:	a1 40       	sbci	r26, 0x01	; 1
 c48:	a6 95       	lsr	r26
 c4a:	8f ef       	ldi	r24, 0xFF	; 255
 c4c:	81 1d       	adc	r24, r1
 c4e:	81 1d       	adc	r24, r1
 c50:	08 95       	ret

00000c52 <__fp_split3>:
 c52:	57 fd       	sbrc	r21, 7
 c54:	90 58       	subi	r25, 0x80	; 128
 c56:	44 0f       	add	r20, r20
 c58:	55 1f       	adc	r21, r21
 c5a:	59 f0       	breq	.+22     	; 0xc72 <__fp_splitA+0x10>
 c5c:	5f 3f       	cpi	r21, 0xFF	; 255
 c5e:	71 f0       	breq	.+28     	; 0xc7c <__fp_splitA+0x1a>
 c60:	47 95       	ror	r20

00000c62 <__fp_splitA>:
 c62:	88 0f       	add	r24, r24
 c64:	97 fb       	bst	r25, 7
 c66:	99 1f       	adc	r25, r25
 c68:	61 f0       	breq	.+24     	; 0xc82 <__fp_splitA+0x20>
 c6a:	9f 3f       	cpi	r25, 0xFF	; 255
 c6c:	79 f0       	breq	.+30     	; 0xc8c <__fp_splitA+0x2a>
 c6e:	87 95       	ror	r24
 c70:	08 95       	ret
 c72:	12 16       	cp	r1, r18
 c74:	13 06       	cpc	r1, r19
 c76:	14 06       	cpc	r1, r20
 c78:	55 1f       	adc	r21, r21
 c7a:	f2 cf       	rjmp	.-28     	; 0xc60 <__fp_split3+0xe>
 c7c:	46 95       	lsr	r20
 c7e:	f1 df       	rcall	.-30     	; 0xc62 <__fp_splitA>
 c80:	08 c0       	rjmp	.+16     	; 0xc92 <__fp_splitA+0x30>
 c82:	16 16       	cp	r1, r22
 c84:	17 06       	cpc	r1, r23
 c86:	18 06       	cpc	r1, r24
 c88:	99 1f       	adc	r25, r25
 c8a:	f1 cf       	rjmp	.-30     	; 0xc6e <__fp_splitA+0xc>
 c8c:	86 95       	lsr	r24
 c8e:	71 05       	cpc	r23, r1
 c90:	61 05       	cpc	r22, r1
 c92:	08 94       	sec
 c94:	08 95       	ret

00000c96 <__fp_zero>:
 c96:	e8 94       	clt

00000c98 <__fp_szero>:
 c98:	bb 27       	eor	r27, r27
 c9a:	66 27       	eor	r22, r22
 c9c:	77 27       	eor	r23, r23
 c9e:	cb 01       	movw	r24, r22
 ca0:	97 f9       	bld	r25, 7
 ca2:	08 95       	ret

00000ca4 <__gesf2>:
 ca4:	0e 94 05 06 	call	0xc0a	; 0xc0a <__fp_cmp>
 ca8:	08 f4       	brcc	.+2      	; 0xcac <__gesf2+0x8>
 caa:	8f ef       	ldi	r24, 0xFF	; 255
 cac:	08 95       	ret

00000cae <__mulsf3>:
 cae:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__mulsf3x>
 cb2:	0c 94 db 06 	jmp	0xdb6	; 0xdb6 <__fp_round>
 cb6:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__fp_pscA>
 cba:	38 f0       	brcs	.+14     	; 0xcca <__mulsf3+0x1c>
 cbc:	0e 94 d4 06 	call	0xda8	; 0xda8 <__fp_pscB>
 cc0:	20 f0       	brcs	.+8      	; 0xcca <__mulsf3+0x1c>
 cc2:	95 23       	and	r25, r21
 cc4:	11 f0       	breq	.+4      	; 0xcca <__mulsf3+0x1c>
 cc6:	0c 94 c4 06 	jmp	0xd88	; 0xd88 <__fp_inf>
 cca:	0c 94 ca 06 	jmp	0xd94	; 0xd94 <__fp_nan>
 cce:	11 24       	eor	r1, r1
 cd0:	0c 94 4c 06 	jmp	0xc98	; 0xc98 <__fp_szero>

00000cd4 <__mulsf3x>:
 cd4:	0e 94 29 06 	call	0xc52	; 0xc52 <__fp_split3>
 cd8:	70 f3       	brcs	.-36     	; 0xcb6 <__mulsf3+0x8>

00000cda <__mulsf3_pse>:
 cda:	95 9f       	mul	r25, r21
 cdc:	c1 f3       	breq	.-16     	; 0xcce <__mulsf3+0x20>
 cde:	95 0f       	add	r25, r21
 ce0:	50 e0       	ldi	r21, 0x00	; 0
 ce2:	55 1f       	adc	r21, r21
 ce4:	62 9f       	mul	r22, r18
 ce6:	f0 01       	movw	r30, r0
 ce8:	72 9f       	mul	r23, r18
 cea:	bb 27       	eor	r27, r27
 cec:	f0 0d       	add	r31, r0
 cee:	b1 1d       	adc	r27, r1
 cf0:	63 9f       	mul	r22, r19
 cf2:	aa 27       	eor	r26, r26
 cf4:	f0 0d       	add	r31, r0
 cf6:	b1 1d       	adc	r27, r1
 cf8:	aa 1f       	adc	r26, r26
 cfa:	64 9f       	mul	r22, r20
 cfc:	66 27       	eor	r22, r22
 cfe:	b0 0d       	add	r27, r0
 d00:	a1 1d       	adc	r26, r1
 d02:	66 1f       	adc	r22, r22
 d04:	82 9f       	mul	r24, r18
 d06:	22 27       	eor	r18, r18
 d08:	b0 0d       	add	r27, r0
 d0a:	a1 1d       	adc	r26, r1
 d0c:	62 1f       	adc	r22, r18
 d0e:	73 9f       	mul	r23, r19
 d10:	b0 0d       	add	r27, r0
 d12:	a1 1d       	adc	r26, r1
 d14:	62 1f       	adc	r22, r18
 d16:	83 9f       	mul	r24, r19
 d18:	a0 0d       	add	r26, r0
 d1a:	61 1d       	adc	r22, r1
 d1c:	22 1f       	adc	r18, r18
 d1e:	74 9f       	mul	r23, r20
 d20:	33 27       	eor	r19, r19
 d22:	a0 0d       	add	r26, r0
 d24:	61 1d       	adc	r22, r1
 d26:	23 1f       	adc	r18, r19
 d28:	84 9f       	mul	r24, r20
 d2a:	60 0d       	add	r22, r0
 d2c:	21 1d       	adc	r18, r1
 d2e:	82 2f       	mov	r24, r18
 d30:	76 2f       	mov	r23, r22
 d32:	6a 2f       	mov	r22, r26
 d34:	11 24       	eor	r1, r1
 d36:	9f 57       	subi	r25, 0x7F	; 127
 d38:	50 40       	sbci	r21, 0x00	; 0
 d3a:	9a f0       	brmi	.+38     	; 0xd62 <__mulsf3_pse+0x88>
 d3c:	f1 f0       	breq	.+60     	; 0xd7a <__mulsf3_pse+0xa0>
 d3e:	88 23       	and	r24, r24
 d40:	4a f0       	brmi	.+18     	; 0xd54 <__mulsf3_pse+0x7a>
 d42:	ee 0f       	add	r30, r30
 d44:	ff 1f       	adc	r31, r31
 d46:	bb 1f       	adc	r27, r27
 d48:	66 1f       	adc	r22, r22
 d4a:	77 1f       	adc	r23, r23
 d4c:	88 1f       	adc	r24, r24
 d4e:	91 50       	subi	r25, 0x01	; 1
 d50:	50 40       	sbci	r21, 0x00	; 0
 d52:	a9 f7       	brne	.-22     	; 0xd3e <__mulsf3_pse+0x64>
 d54:	9e 3f       	cpi	r25, 0xFE	; 254
 d56:	51 05       	cpc	r21, r1
 d58:	80 f0       	brcs	.+32     	; 0xd7a <__mulsf3_pse+0xa0>
 d5a:	0c 94 c4 06 	jmp	0xd88	; 0xd88 <__fp_inf>
 d5e:	0c 94 4c 06 	jmp	0xc98	; 0xc98 <__fp_szero>
 d62:	5f 3f       	cpi	r21, 0xFF	; 255
 d64:	e4 f3       	brlt	.-8      	; 0xd5e <__mulsf3_pse+0x84>
 d66:	98 3e       	cpi	r25, 0xE8	; 232
 d68:	d4 f3       	brlt	.-12     	; 0xd5e <__mulsf3_pse+0x84>
 d6a:	86 95       	lsr	r24
 d6c:	77 95       	ror	r23
 d6e:	67 95       	ror	r22
 d70:	b7 95       	ror	r27
 d72:	f7 95       	ror	r31
 d74:	e7 95       	ror	r30
 d76:	9f 5f       	subi	r25, 0xFF	; 255
 d78:	c1 f7       	brne	.-16     	; 0xd6a <__mulsf3_pse+0x90>
 d7a:	fe 2b       	or	r31, r30
 d7c:	88 0f       	add	r24, r24
 d7e:	91 1d       	adc	r25, r1
 d80:	96 95       	lsr	r25
 d82:	87 95       	ror	r24
 d84:	97 f9       	bld	r25, 7
 d86:	08 95       	ret

00000d88 <__fp_inf>:
 d88:	97 f9       	bld	r25, 7
 d8a:	9f 67       	ori	r25, 0x7F	; 127
 d8c:	80 e8       	ldi	r24, 0x80	; 128
 d8e:	70 e0       	ldi	r23, 0x00	; 0
 d90:	60 e0       	ldi	r22, 0x00	; 0
 d92:	08 95       	ret

00000d94 <__fp_nan>:
 d94:	9f ef       	ldi	r25, 0xFF	; 255
 d96:	80 ec       	ldi	r24, 0xC0	; 192
 d98:	08 95       	ret

00000d9a <__fp_pscA>:
 d9a:	00 24       	eor	r0, r0
 d9c:	0a 94       	dec	r0
 d9e:	16 16       	cp	r1, r22
 da0:	17 06       	cpc	r1, r23
 da2:	18 06       	cpc	r1, r24
 da4:	09 06       	cpc	r0, r25
 da6:	08 95       	ret

00000da8 <__fp_pscB>:
 da8:	00 24       	eor	r0, r0
 daa:	0a 94       	dec	r0
 dac:	12 16       	cp	r1, r18
 dae:	13 06       	cpc	r1, r19
 db0:	14 06       	cpc	r1, r20
 db2:	05 06       	cpc	r0, r21
 db4:	08 95       	ret

00000db6 <__fp_round>:
 db6:	09 2e       	mov	r0, r25
 db8:	03 94       	inc	r0
 dba:	00 0c       	add	r0, r0
 dbc:	11 f4       	brne	.+4      	; 0xdc2 <__fp_round+0xc>
 dbe:	88 23       	and	r24, r24
 dc0:	52 f0       	brmi	.+20     	; 0xdd6 <__fp_round+0x20>
 dc2:	bb 0f       	add	r27, r27
 dc4:	40 f4       	brcc	.+16     	; 0xdd6 <__fp_round+0x20>
 dc6:	bf 2b       	or	r27, r31
 dc8:	11 f4       	brne	.+4      	; 0xdce <__fp_round+0x18>
 dca:	60 ff       	sbrs	r22, 0
 dcc:	04 c0       	rjmp	.+8      	; 0xdd6 <__fp_round+0x20>
 dce:	6f 5f       	subi	r22, 0xFF	; 255
 dd0:	7f 4f       	sbci	r23, 0xFF	; 255
 dd2:	8f 4f       	sbci	r24, 0xFF	; 255
 dd4:	9f 4f       	sbci	r25, 0xFF	; 255
 dd6:	08 95       	ret

00000dd8 <__divmodhi4>:
 dd8:	97 fb       	bst	r25, 7
 dda:	07 2e       	mov	r0, r23
 ddc:	16 f4       	brtc	.+4      	; 0xde2 <__divmodhi4+0xa>
 dde:	00 94       	com	r0
 de0:	07 d0       	rcall	.+14     	; 0xdf0 <__divmodhi4_neg1>
 de2:	77 fd       	sbrc	r23, 7
 de4:	09 d0       	rcall	.+18     	; 0xdf8 <__divmodhi4_neg2>
 de6:	0e 94 00 07 	call	0xe00	; 0xe00 <__udivmodhi4>
 dea:	07 fc       	sbrc	r0, 7
 dec:	05 d0       	rcall	.+10     	; 0xdf8 <__divmodhi4_neg2>
 dee:	3e f4       	brtc	.+14     	; 0xdfe <__divmodhi4_exit>

00000df0 <__divmodhi4_neg1>:
 df0:	90 95       	com	r25
 df2:	81 95       	neg	r24
 df4:	9f 4f       	sbci	r25, 0xFF	; 255
 df6:	08 95       	ret

00000df8 <__divmodhi4_neg2>:
 df8:	70 95       	com	r23
 dfa:	61 95       	neg	r22
 dfc:	7f 4f       	sbci	r23, 0xFF	; 255

00000dfe <__divmodhi4_exit>:
 dfe:	08 95       	ret

00000e00 <__udivmodhi4>:
 e00:	aa 1b       	sub	r26, r26
 e02:	bb 1b       	sub	r27, r27
 e04:	51 e1       	ldi	r21, 0x11	; 17
 e06:	07 c0       	rjmp	.+14     	; 0xe16 <__udivmodhi4_ep>

00000e08 <__udivmodhi4_loop>:
 e08:	aa 1f       	adc	r26, r26
 e0a:	bb 1f       	adc	r27, r27
 e0c:	a6 17       	cp	r26, r22
 e0e:	b7 07       	cpc	r27, r23
 e10:	10 f0       	brcs	.+4      	; 0xe16 <__udivmodhi4_ep>
 e12:	a6 1b       	sub	r26, r22
 e14:	b7 0b       	sbc	r27, r23

00000e16 <__udivmodhi4_ep>:
 e16:	88 1f       	adc	r24, r24
 e18:	99 1f       	adc	r25, r25
 e1a:	5a 95       	dec	r21
 e1c:	a9 f7       	brne	.-22     	; 0xe08 <__udivmodhi4_loop>
 e1e:	80 95       	com	r24
 e20:	90 95       	com	r25
 e22:	bc 01       	movw	r22, r24
 e24:	cd 01       	movw	r24, r26
 e26:	08 95       	ret

00000e28 <_exit>:
 e28:	f8 94       	cli

00000e2a <__stop_program>:
 e2a:	ff cf       	rjmp	.-2      	; 0xe2a <__stop_program>
