###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn88.it.auth.gr)
#  Generated on:      Wed Nov 26 01:08:06 2025
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Removal Check with Pin mem_inst/DAC_out_reg[16][6]/C 
Endpoint:   mem_inst/DAC_out_reg[16][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.527
  Arrival Time                  0.567
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.564    0.525  
      mem_inst/DAC_out_reg[16][6]  RN ^     DFRRQHDX1  0.003  0.567    0.527  
      -------------------------------------------------------------------------
Path 2: MET Removal Check with Pin mem_inst/registers_reg[22][2]/C 
Endpoint:   mem_inst/registers_reg[22][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.527
  Arrival Time                  0.567
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                       Arc      Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                              rst_n ^  -          -      0.564    0.524  
      mem_inst/registers_reg[22][2]  RN ^     DFRRQHDX1  0.003  0.567    0.527  
      ---------------------------------------------------------------------------
Path 3: MET Removal Check with Pin mem_inst/DAC_out_reg[26][1]/C 
Endpoint:   mem_inst/DAC_out_reg[26][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.504
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.533
  Arrival Time                  0.574
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.564    0.523  
      mem_inst/DAC_out_reg[26][1]  RN ^     DFRRQHDX1  0.010  0.574    0.533  
      -------------------------------------------------------------------------
Path 4: MET Removal Check with Pin mem_inst/DAC_out_reg[16][7]/C 
Endpoint:   mem_inst/DAC_out_reg[16][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.524
  Arrival Time                  0.567
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.564    0.522  
      mem_inst/DAC_out_reg[16][7]  RN ^     DFRRQHDX1  0.003  0.567    0.524  
      -------------------------------------------------------------------------
Path 5: MET Removal Check with Pin mem_inst/DAC_out_reg[19][1]/C 
Endpoint:   mem_inst/DAC_out_reg[19][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.520
  Arrival Time                  0.566
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.564    0.518  
      mem_inst/DAC_out_reg[19][1]  RN ^     DFRRQHDX1  0.002  0.566    0.520  
      -------------------------------------------------------------------------
Path 6: MET Removal Check with Pin mem_inst/DAC_out_reg[19][7]/C 
Endpoint:   mem_inst/DAC_out_reg[19][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.051
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.520
  Arrival Time                  0.567
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.564    0.518  
      mem_inst/DAC_out_reg[19][7]  RN ^     DFRRQHDX1  0.002  0.567    0.520  
      -------------------------------------------------------------------------
Path 7: MET Removal Check with Pin i2c_inst/sda_out_reg297/C 
Endpoint:   i2c_inst/sda_out_reg297/SN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                      (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.503
+ Removal                       0.379
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.961
  Arrival Time                  1.903
  Slack Time                    0.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------
      Instance                 Arc         Cell       Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                        rst_n ^     -          -      0.564    -0.377  
      FE_OFC6_rst_n            A ^ -> Q ^  BUHDX1     1.329  1.893    0.952  
      i2c_inst/sda_out_reg297  SN ^        DFRSQHDX1  0.010  1.903    0.961  
      ------------------------------------------------------------------------
Path 8: MET Removal Check with Pin mem_inst/registers_reg[27][4]/C 
Endpoint:   mem_inst/registers_reg[27][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.626
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.569  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.490  
      mem_inst/registers_reg[27][4]  RN ^        DFRRQHDX1  0.002  1.626    0.492  
      ------------------------------------------------------------------------------
Path 9: MET Removal Check with Pin mem_inst/DAC_out_reg[7][2]/C 
Endpoint:   mem_inst/DAC_out_reg[7][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.494
  Arrival Time                  1.628
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.569  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.490  
      mem_inst/DAC_out_reg[7][2]  RN ^        DFRRQHDX1  0.004  1.628    0.494  
      ---------------------------------------------------------------------------
Path 10: MET Removal Check with Pin mem_inst/registers_reg[13][5]/C 
Endpoint:   mem_inst/registers_reg[13][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.494
  Arrival Time                  1.628
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.570  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.490  
      mem_inst/registers_reg[13][5]  RN ^        DFRRQHDX1  0.004  1.628    0.494  
      ------------------------------------------------------------------------------
Path 11: MET Removal Check with Pin mem_inst/registers_reg[13][4]/C 
Endpoint:   mem_inst/registers_reg[13][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.627
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.570  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/registers_reg[13][4]  RN ^        DFRRQHDX1  0.003  1.627    0.492  
      ------------------------------------------------------------------------------
Path 12: MET Removal Check with Pin mem_inst/registers_reg[14][2]/C 
Endpoint:   mem_inst/registers_reg[14][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.627
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.570  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/registers_reg[14][2]  RN ^        DFRRQHDX1  0.003  1.627    0.492  
      ------------------------------------------------------------------------------
Path 13: MET Removal Check with Pin mem_inst/DAC_out_reg[21][7]/C 
Endpoint:   mem_inst/DAC_out_reg[21][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.627
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.564    -0.570  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/DAC_out_reg[21][7]  RN ^        DFRRQHDX1  0.003  1.627    0.493  
      ----------------------------------------------------------------------------
Path 14: MET Removal Check with Pin mem_inst/DAC_out_reg[7][4]/C 
Endpoint:   mem_inst/DAC_out_reg[7][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.626
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.571  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/DAC_out_reg[7][4]  RN ^        DFRRQHDX1  0.002  1.626    0.491  
      ---------------------------------------------------------------------------
Path 15: MET Removal Check with Pin mem_inst/registers_reg[14][6]/C 
Endpoint:   mem_inst/registers_reg[14][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.627
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.571  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/registers_reg[14][6]  RN ^        DFRRQHDX1  0.003  1.627    0.492  
      ------------------------------------------------------------------------------
Path 16: MET Removal Check with Pin mem_inst/registers_reg[13][6]/C 
Endpoint:   mem_inst/registers_reg[13][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.626
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.571  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.489  
      mem_inst/registers_reg[13][6]  RN ^        DFRRQHDX1  0.002  1.626    0.491  
      ------------------------------------------------------------------------------
Path 17: MET Removal Check with Pin mem_inst/DAC_out_reg[8][2]/C 
Endpoint:   mem_inst/DAC_out_reg[8][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.629
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.488  
      mem_inst/DAC_out_reg[8][2]  RN ^        DFRRQHDX1  0.005  1.629    0.492  
      ---------------------------------------------------------------------------
Path 18: MET Removal Check with Pin mem_inst/registers_reg[14][1]/C 
Endpoint:   mem_inst/registers_reg[14][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.488  
      mem_inst/registers_reg[14][1]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      ------------------------------------------------------------------------------
Path 19: MET Removal Check with Pin mem_inst/DAC_out_reg[8][5]/C 
Endpoint:   mem_inst/DAC_out_reg[8][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.488  
      mem_inst/DAC_out_reg[8][5]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      ---------------------------------------------------------------------------
Path 20: MET Removal Check with Pin mem_inst/DAC_out_reg[8][4]/C 
Endpoint:   mem_inst/DAC_out_reg[8][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[8][4]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      ---------------------------------------------------------------------------
Path 21: MET Removal Check with Pin mem_inst/registers_reg[14][0]/C 
Endpoint:   mem_inst/registers_reg[14][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.492
  Arrival Time                  1.629
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/registers_reg[14][0]  RN ^        DFRRQHDX1  0.005  1.629    0.492  
      ------------------------------------------------------------------------------
Path 22: MET Removal Check with Pin mem_inst/DAC_out_reg[8][7]/C 
Endpoint:   mem_inst/DAC_out_reg[8][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[8][7]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      ---------------------------------------------------------------------------
Path 23: MET Removal Check with Pin mem_inst/DAC_out_reg[8][6]/C 
Endpoint:   mem_inst/DAC_out_reg[8][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.629
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[8][6]  RN ^        DFRRQHDX1  0.005  1.629    0.493  
      ---------------------------------------------------------------------------
Path 24: MET Removal Check with Pin mem_inst/registers_reg[14][7]/C 
Endpoint:   mem_inst/registers_reg[14][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.629
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/registers_reg[14][7]  RN ^        DFRRQHDX1  0.005  1.629    0.493  
      ------------------------------------------------------------------------------
Path 25: MET Removal Check with Pin mem_inst/registers_reg[14][4]/C 
Endpoint:   mem_inst/registers_reg[14][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.629
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.572  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/registers_reg[14][4]  RN ^        DFRRQHDX1  0.005  1.629    0.493  
      ------------------------------------------------------------------------------
Path 26: MET Removal Check with Pin mem_inst/registers_reg[14][5]/C 
Endpoint:   mem_inst/registers_reg[14][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/registers_reg[14][5]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      ------------------------------------------------------------------------------
Path 27: MET Removal Check with Pin mem_inst/DAC_out_reg[7][6]/C 
Endpoint:   mem_inst/DAC_out_reg[7][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.628
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[7][6]  RN ^        DFRRQHDX1  0.004  1.628    0.491  
      ---------------------------------------------------------------------------
Path 28: MET Removal Check with Pin mem_inst/registers_reg[13][7]/C 
Endpoint:   mem_inst/registers_reg[13][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.628
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/registers_reg[13][7]  RN ^        DFRRQHDX1  0.004  1.628    0.491  
      ------------------------------------------------------------------------------
Path 29: MET Removal Check with Pin mem_inst/DAC_out_reg[7][7]/C 
Endpoint:   mem_inst/DAC_out_reg[7][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.629
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[7][7]  RN ^        DFRRQHDX1  0.005  1.629    0.491  
      ---------------------------------------------------------------------------
Path 30: MET Removal Check with Pin mem_inst/DAC_out_reg[0][5]/C 
Endpoint:   mem_inst/DAC_out_reg[0][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.631
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.487  
      mem_inst/DAC_out_reg[0][5]  RN ^        DFRRQHDX1  0.007  1.631    0.493  
      ---------------------------------------------------------------------------
Path 31: MET Removal Check with Pin mem_inst/registers_reg[6][5]/C 
Endpoint:   mem_inst/registers_reg[6][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.631
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.060  1.624    0.486  
      mem_inst/registers_reg[6][5]  RN ^        DFRRQHDX1  0.007  1.631    0.493  
      -----------------------------------------------------------------------------
Path 32: MET Removal Check with Pin mem_inst/DAC_out_reg[21][2]/C 
Endpoint:   mem_inst/DAC_out_reg[21][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.489
  Arrival Time                  1.626
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     1.060  1.624    0.486  
      mem_inst/DAC_out_reg[21][2]  RN ^        DFRRQHDX1  0.002  1.626    0.489  
      ----------------------------------------------------------------------------
Path 33: MET Removal Check with Pin mem_inst/registers_reg[6][1]/C 
Endpoint:   mem_inst/registers_reg[6][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.493
  Arrival Time                  1.630
  Slack Time                    1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.564    -0.573  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.060  1.624    0.486  
      mem_inst/registers_reg[6][1]  RN ^        DFRRQHDX1  0.006  1.630    0.493  
      -----------------------------------------------------------------------------
Path 34: MET Removal Check with Pin mem_inst/registers_reg[13][2]/C 
Endpoint:   mem_inst/registers_reg[13][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.488
  Arrival Time                  1.625
  Slack Time                    1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.574  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.486  
      mem_inst/registers_reg[13][2]  RN ^        DFRRQHDX1  0.002  1.625    0.488  
      ------------------------------------------------------------------------------
Path 35: MET Removal Check with Pin mem_inst/DAC_out_reg[21][6]/C 
Endpoint:   mem_inst/DAC_out_reg[21][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.489
  Arrival Time                  1.627
  Slack Time                    1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.564    -0.574  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     1.060  1.624    0.485  
      mem_inst/DAC_out_reg[21][6]  RN ^        DFRRQHDX1  0.003  1.627    0.489  
      ----------------------------------------------------------------------------
Path 36: MET Removal Check with Pin mem_inst/registers_reg[27][6]/C 
Endpoint:   mem_inst/registers_reg[27][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.486
  Arrival Time                  1.626
  Slack Time                    1.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.576  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.484  
      mem_inst/registers_reg[27][6]  RN ^        DFRRQHDX1  0.002  1.626    0.486  
      ------------------------------------------------------------------------------
Path 37: MET Removal Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Removal                      -0.079
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.491
  Arrival Time                  1.631
  Slack Time                    1.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.564    -0.576  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.060  1.624    0.484  
      mem_inst/registers_reg[5][5]  RN ^        DFRRQHDX1  0.007  1.631    0.491  
      -----------------------------------------------------------------------------
Path 38: MET Removal Check with Pin mem_inst/registers_reg[27][2]/C 
Endpoint:   mem_inst/registers_reg[27][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.486
  Arrival Time                  1.626
  Slack Time                    1.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.576  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.484  
      mem_inst/registers_reg[27][2]  RN ^        DFRRQHDX1  0.002  1.626    0.486  
      ------------------------------------------------------------------------------
Path 39: MET Removal Check with Pin mem_inst/registers_reg[27][7]/C 
Endpoint:   mem_inst/registers_reg[27][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Removal                      -0.080
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.486
  Arrival Time                  1.627
  Slack Time                    1.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.576  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.060  1.624    0.483  
      mem_inst/registers_reg[27][7]  RN ^        DFRRQHDX1  0.003  1.627    0.486  
      ------------------------------------------------------------------------------
Path 40: MET Removal Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.079
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.489
  Arrival Time                  1.631
  Slack Time                    1.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.564    -0.577  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.060  1.624    0.482  
      mem_inst/registers_reg[5][1]  RN ^        DFRRQHDX1  0.007  1.631    0.489  
      -----------------------------------------------------------------------------
Path 41: MET Removal Check with Pin mem_inst/DAC_out_reg[0][0]/C 
Endpoint:   mem_inst/DAC_out_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Removal                      -0.079
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.487
  Arrival Time                  1.631
  Slack Time                    1.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.580  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.479  
      mem_inst/DAC_out_reg[0][0]  RN ^        DFRRQHDX1  0.007  1.631    0.487  
      ---------------------------------------------------------------------------
Path 42: MET Removal Check with Pin mem_inst/DAC_out_reg[0][1]/C 
Endpoint:   mem_inst/DAC_out_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
+ Removal                      -0.079
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.484
  Arrival Time                  1.631
  Slack Time                    1.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.564    -0.582  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     1.060  1.624    0.477  
      mem_inst/DAC_out_reg[0][1]  RN ^        DFRRQHDX1  0.007  1.631    0.484  
      ---------------------------------------------------------------------------
Path 43: MET Removal Check with Pin mem_inst/registers_reg[34][1]/C 
Endpoint:   mem_inst/registers_reg[34][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.500
  Arrival Time                  1.648
  Slack Time                    1.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.584  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     1.081  1.646    0.497  
      mem_inst/registers_reg[34][1]  RN ^        DFRRQHDX1  0.002  1.648    0.500  
      ------------------------------------------------------------------------------
Path 44: MET Removal Check with Pin mem_inst/Data_out_reg[6]/C 
Endpoint:   mem_inst/Data_out_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.500
  Arrival Time                  1.650
  Slack Time                    1.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.564    -0.586  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     1.081  1.646    0.496  
      mem_inst/Data_out_reg[6]  RN ^        DFRRQHDX1  0.004  1.650    0.500  
      -------------------------------------------------------------------------
Path 45: MET Removal Check with Pin mem_inst/registers_reg[33][0]/C 
Endpoint:   mem_inst/registers_reg[33][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.500
  Arrival Time                  1.650
  Slack Time                    1.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.586  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     1.081  1.646    0.495  
      mem_inst/registers_reg[33][0]  RN ^        DFRRQHDX1  0.004  1.650    0.500  
      ------------------------------------------------------------------------------
Path 46: MET Removal Check with Pin mem_inst/Data_out_reg[1]/C 
Endpoint:   mem_inst/Data_out_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.497
  Arrival Time                  1.648
  Slack Time                    1.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.564    -0.587  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     1.081  1.646    0.495  
      mem_inst/Data_out_reg[1]  RN ^        DFRRQHDX1  0.002  1.648    0.497  
      -------------------------------------------------------------------------
Path 47: MET Removal Check with Pin mem_inst/registers_reg[36][5]/C 
Endpoint:   mem_inst/registers_reg[36][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.497
  Arrival Time                  1.648
  Slack Time                    1.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.587  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     1.081  1.646    0.495  
      mem_inst/registers_reg[36][5]  RN ^        DFRRQHDX1  0.002  1.648    0.497  
      ------------------------------------------------------------------------------
Path 48: MET Removal Check with Pin mem_inst/DAC_out_reg[28][0]/C 
Endpoint:   mem_inst/DAC_out_reg[28][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.497
  Arrival Time                  1.648
  Slack Time                    1.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.564    -0.587  
      mem_inst/FE_OFC7_rst_n       A ^ -> Q ^  BUHDX2     1.081  1.646    0.495  
      mem_inst/DAC_out_reg[28][0]  RN ^        DFRRQHDX1  0.002  1.648    0.497  
      ----------------------------------------------------------------------------
Path 49: MET Removal Check with Pin mem_inst/registers_reg[34][7]/C 
Endpoint:   mem_inst/registers_reg[34][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.501
  Arrival Time                  1.653
  Slack Time                    1.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.564    -0.588  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     1.081  1.646    0.494  
      mem_inst/registers_reg[34][7]  RN ^        DFRRQHDX1  0.007  1.653    0.501  
      ------------------------------------------------------------------------------
Path 50: MET Removal Check with Pin mem_inst/Data_out_reg[0]/C 
Endpoint:   mem_inst/Data_out_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.077
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.497
  Arrival Time                  1.649
  Slack Time                    1.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.564
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.564    -0.588  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     1.081  1.646    0.493  
      mem_inst/Data_out_reg[0]  RN ^        DFRRQHDX1  0.004  1.649    0.497  
      -------------------------------------------------------------------------
Path 1: MET Hold Check with Pin i2c_inst/scl_sync_reg[0]/C 
Endpoint:   i2c_inst/scl_sync_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: SCL                        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.559
  Arrival Time                  0.600
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         SCL ^       -          -      0.505    0.463  
      i2c_inst/FE_PHC12_SCL     A ^ -> Q ^  BUHDX1     0.095  0.600    0.559  
      i2c_inst/scl_sync_reg[0]  D ^         DFRRQHDX1  0.000  0.600    0.559  
      -------------------------------------------------------------------------
Path 2: MET Hold Check with Pin mem_inst/registers_reg[3][4]/C 
Endpoint:   mem_inst/registers_reg[3][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.554
  Arrival Time                  0.664
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][4] ^  -          -      0.507    0.396  
      mem_inst/g24602__1617         E ^ -> Q ^      AO222HDX0  0.157  0.664    0.554  
      mem_inst/registers_reg[3][4]  D ^             DFRRQHDX1  0.000  0.664    0.554  
      ---------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.557
  Arrival Time                  0.669
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][0] ^  -          -      0.508    0.396  
      mem_inst/g24595__5107         E ^ -> Q ^      AO222HDX0  0.161  0.669    0.557  
      mem_inst/registers_reg[3][0]  D ^             DFRRQHDX1  0.000  0.669    0.557  
      ---------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin mem_inst/registers_reg[4][6]/C 
Endpoint:   mem_inst/registers_reg[4][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.666
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][6] ^  -          -      0.506    0.393  
      mem_inst/g24406__5115         E ^ -> Q ^      AO222HDX0  0.160  0.666    0.553  
      mem_inst/registers_reg[4][6]  D ^             DFRRQHDX1  0.000  0.666    0.553  
      ---------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin mem_inst/registers_reg[4][5]/C 
Endpoint:   mem_inst/registers_reg[4][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.676
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][5] ^  -          -      0.509    0.386  
      mem_inst/g24405__1881         E ^ -> Q ^      AO222HDX0  0.167  0.676    0.553  
      mem_inst/registers_reg[4][5]  D ^             DFRRQHDX1  0.000  0.676    0.553  
      ---------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin mem_inst/registers_reg[3][1]/C 
Endpoint:   mem_inst/registers_reg[3][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.552
  Arrival Time                  0.675
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][1] ^  -          -      0.508    0.385  
      mem_inst/g24596__6260         E ^ -> Q ^      AO222HDX0  0.168  0.675    0.552  
      mem_inst/registers_reg[3][1]  D ^             DFRRQHDX1  0.000  0.675    0.552  
      ---------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin mem_inst/registers_reg[4][7]/C 
Endpoint:   mem_inst/registers_reg[4][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.552
  Arrival Time                  0.676
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][7] ^  -          -      0.508    0.385  
      mem_inst/g24407__7482         E ^ -> Q ^      AO222HDX0  0.168  0.676    0.552  
      mem_inst/registers_reg[4][7]  D ^             DFRRQHDX1  0.000  0.676    0.552  
      ---------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin mem_inst/registers_reg[4][3]/C 
Endpoint:   mem_inst/registers_reg[4][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.557
  Arrival Time                  0.680
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][3] ^  -          -      0.507    0.383  
      mem_inst/g24403__7098         E ^ -> Q ^      AO222HDX0  0.174  0.680    0.557  
      mem_inst/registers_reg[4][3]  D ^             DFRRQHDX1  0.000  0.680    0.557  
      ---------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin mem_inst/registers_reg[5][7]/C 
Endpoint:   mem_inst/registers_reg[5][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.555
  Arrival Time                  0.679
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][7] ^  -          -      0.507    0.384  
      mem_inst/g24415__7410         E ^ -> Q ^      AO222HDX0  0.171  0.679    0.555  
      mem_inst/registers_reg[5][7]  D ^             DFRRQHDX1  0.000  0.679    0.555  
      ---------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.550
  Arrival Time                  0.675
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][5] ^  -          -      0.509    0.383  
      mem_inst/g24413__2346         E ^ -> Q ^      AO222HDX0  0.167  0.675    0.550  
      mem_inst/registers_reg[5][5]  D ^             DFRRQHDX1  0.000  0.675    0.550  
      ---------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin mem_inst/registers_reg[5][2]/C 
Endpoint:   mem_inst/registers_reg[5][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.548
  Arrival Time                  0.676
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][2] ^  -          -      0.507    0.379  
      mem_inst/g24410__9315         E ^ -> Q ^      AO222HDX0  0.168  0.676    0.548  
      mem_inst/registers_reg[5][2]  D ^             DFRRQHDX1  0.000  0.676    0.548  
      ---------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin mem_inst/registers_reg[4][0]/C 
Endpoint:   mem_inst/registers_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.496
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.556
  Arrival Time                  0.685
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][0] ^  -          -      0.508    0.379  
      mem_inst/g24400__1705         E ^ -> Q ^      AO222HDX0  0.177  0.685    0.556  
      mem_inst/registers_reg[4][0]  D ^             DFRRQHDX1  0.000  0.685    0.556  
      ---------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin mem_inst/registers_reg[4][1]/C 
Endpoint:   mem_inst/registers_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.554
  Arrival Time                  0.683
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][1] ^  -          -      0.509    0.379  
      mem_inst/g24402__8246         E ^ -> Q ^      AO222HDX0  0.174  0.683    0.554  
      mem_inst/registers_reg[4][1]  D ^             DFRRQHDX1  0.000  0.683    0.554  
      ---------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.547
  Arrival Time                  0.678
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][7] ^  -          -      0.509    0.378  
      mem_inst/g24601__3680         E ^ -> Q ^      AO222HDX0  0.169  0.678    0.547  
      mem_inst/registers_reg[3][7]  D ^             DFRRQHDX1  0.000  0.678    0.547  
      ---------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin mem_inst/registers_reg[4][2]/C 
Endpoint:   mem_inst/registers_reg[4][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.684
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][2] ^  -          -      0.508    0.377  
      mem_inst/g24401__5122         E ^ -> Q ^      AO222HDX0  0.176  0.684    0.553  
      mem_inst/registers_reg[4][2]  D ^             DFRRQHDX1  0.000  0.684    0.553  
      ---------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin mem_inst/registers_reg[3][2]/C 
Endpoint:   mem_inst/registers_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.685
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][2] ^  -          -      0.506    0.374  
      mem_inst/g24597__4319         E ^ -> Q ^      AO222HDX0  0.179  0.685    0.553  
      mem_inst/registers_reg[3][2]  D ^             DFRRQHDX1  0.000  0.685    0.553  
      ---------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.685
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][5] ^  -          -      0.506    0.374  
      mem_inst/g24599__5526         E ^ -> Q ^      AO222HDX0  0.179  0.685    0.553  
      mem_inst/registers_reg[3][5]  D ^             DFRRQHDX1  0.000  0.685    0.553  
      ---------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.548
  Arrival Time                  0.683
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][1] ^  -          -      0.508    0.374  
      mem_inst/g24409__6161         E ^ -> Q ^      AO222HDX0  0.174  0.683    0.548  
      mem_inst/registers_reg[5][1]  D ^             DFRRQHDX1  0.000  0.683    0.548  
      ---------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin mem_inst/registers_reg[5][0]/C 
Endpoint:   mem_inst/registers_reg[5][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.547
  Arrival Time                  0.682
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][0] ^  -          -      0.508    0.372  
      mem_inst/g24408__4733         E ^ -> Q ^      AO222HDX0  0.175  0.682    0.547  
      mem_inst/registers_reg[5][0]  D ^             DFRRQHDX1  0.000  0.682    0.547  
      ---------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.557
  Arrival Time                  0.695
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][3] ^  -          -      0.507    0.369  
      mem_inst/g24598__8428         E ^ -> Q ^      AO222HDX0  0.188  0.695    0.557  
      mem_inst/registers_reg[3][3]  D ^             DFRRQHDX1  0.000  0.695    0.557  
      ---------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin mem_inst/registers_reg[3][6]/C 
Endpoint:   mem_inst/registers_reg[3][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.547
  Arrival Time                  0.686
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][6] ^  -          -      0.506    0.367  
      mem_inst/g24600__6783         E ^ -> Q ^      AO222HDX0  0.180  0.686    0.547  
      mem_inst/registers_reg[3][6]  D ^             DFRRQHDX1  0.000  0.686    0.547  
      ---------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin mem_inst/registers_reg[5][6]/C 
Endpoint:   mem_inst/registers_reg[5][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.694
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][6] ^  -          -      0.507    0.366  
      mem_inst/g24414__1666         E ^ -> Q ^      AO222HDX0  0.187  0.694    0.553  
      mem_inst/registers_reg[5][6]  D ^             DFRRQHDX1  0.000  0.694    0.553  
      ---------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin mem_inst/registers_reg[5][4]/C 
Endpoint:   mem_inst/registers_reg[5][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.695
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][4] ^  -          -      0.507    0.365  
      mem_inst/g24412__2883         E ^ -> Q ^      AO222HDX0  0.188  0.695    0.553  
      mem_inst/registers_reg[5][4]  D ^             DFRRQHDX1  0.000  0.695    0.553  
      ---------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.548
  Arrival Time                  0.691
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][3] ^  -          -      0.507    0.364  
      mem_inst/g24411__9945         E ^ -> Q ^      AO222HDX0  0.183  0.691    0.548  
      mem_inst/registers_reg[5][3]  D ^             DFRRQHDX1  0.000  0.691    0.548  
      ---------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin mem_inst/registers_reg[4][4]/C 
Endpoint:   mem_inst/registers_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.555
  Arrival Time                  0.707
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][4] ^  -          -      0.507    0.355  
      mem_inst/g24404__6131         E ^ -> Q ^      AO222HDX0  0.200  0.707    0.555  
      mem_inst/registers_reg[4][4]  D ^             DFRRQHDX1  0.000  0.707    0.555  
      ---------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin i2c_inst/sda_sync_reg[0]/C 
Endpoint:   i2c_inst/sda_sync_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: SDA                        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Hold                         -0.083
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.483
  Arrival Time                  0.740
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         SDA v        -          -      0.525    0.268  
      i2c_inst/g3673__1666      AN v -> Q v  NO2I1HDX1  0.215  0.740    0.482  
      i2c_inst/sda_sync_reg[0]  D v          DFRRQHDX1  0.001  0.740    0.483  
      --------------------------------------------------------------------------
Path 27: MET Hold Check with Pin i2c_inst/scl_sync_reg[1]/C 
Endpoint:   i2c_inst/scl_sync_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.553
  Arrival Time                  0.902
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[0]  C ^         -          -      0.487    0.138  
      i2c_inst/scl_sync_reg[0]  C ^ -> Q ^  DFRRQHDX1  0.415  0.902    0.553  
      i2c_inst/scl_sync_reg[1]  D ^         DFRRQHDX1  0.000  0.902    0.553  
      -------------------------------------------------------------------------
Path 28: MET Hold Check with Pin i2c_inst/sda_sync_reg[1]/C 
Endpoint:   i2c_inst/sda_sync_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.541
  Arrival Time                  0.892
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.479
     = Beginpoint Arrival Time       0.479
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[0]  C ^         -          -      0.479    0.127  
      i2c_inst/sda_sync_reg[0]  C ^ -> Q ^  DFRRQHDX1  0.414  0.892    0.541  
      i2c_inst/sda_sync_reg[1]  D ^         DFRRQHDX1  0.000  0.892    0.541  
      -------------------------------------------------------------------------
Path 29: MET Hold Check with Pin i2c_inst/scl_sync_reg[2]/C 
Endpoint:   i2c_inst/scl_sync_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.551
  Arrival Time                  0.956
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[1]  C ^         -          -      0.487    0.082  
      i2c_inst/scl_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.469  0.956    0.551  
      i2c_inst/scl_sync_reg[2]  D ^         DFRRQHDX1  0.000  0.956    0.551  
      -------------------------------------------------------------------------
Path 30: MET Hold Check with Pin i2c_inst/sda_sync_reg[2]/C 
Endpoint:   i2c_inst/sda_sync_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.550
  Arrival Time                  0.969
  Slack Time                    0.419
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.479
     = Beginpoint Arrival Time       0.479
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[1]  C ^         -          -      0.479    0.060  
      i2c_inst/sda_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.490  0.969    0.550  
      i2c_inst/sda_sync_reg[2]  D ^         DFRRQHDX1  0.000  0.969    0.550  
      -------------------------------------------------------------------------
Path 31: MET Hold Check with Pin i2c_inst/stop_cond_reg/C 
Endpoint:   i2c_inst/stop_cond_reg/D   (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.497
  Arrival Time                  0.995
  Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[2]  C ^         -          -      0.487    -0.011  
      i2c_inst/sda_sync_reg[2]  C ^ -> Q ^  DFRRQHDX1  0.446  0.933    0.436  
      i2c_inst/g3596__3680      C ^ -> Q v  NO3I2HDX1  0.062  0.995    0.497  
      i2c_inst/stop_cond_reg    D v         DFRRHDX1   0.000  0.995    0.497  
      -------------------------------------------------------------------------
Path 32: MET Hold Check with Pin i2c_inst/scl_falling_reg/C 
Endpoint:   i2c_inst/scl_falling_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.498
  Arrival Time                  1.025
  Slack Time                    0.527
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[1]  C ^         -          -      0.487    -0.040  
      i2c_inst/scl_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.469  0.956    0.429  
      i2c_inst/g3741__1666      B ^ -> Q v  NO2I1HDX1  0.069  1.025    0.498  
      i2c_inst/scl_falling_reg  D v         DFRRHDX1   0.000  1.025    0.498  
      -------------------------------------------------------------------------
Path 33: MET Hold Check with Pin i2c_inst/start_cond_reg/C 
Endpoint:   i2c_inst/start_cond_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.073
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.499
  Arrival Time                  1.044
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.479
     = Beginpoint Arrival Time       0.479
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[1]  C ^         -          -      0.479    -0.066  
      i2c_inst/sda_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.490  0.969    0.424  
      i2c_inst/g3730__4733      C ^ -> Q v  NO3I2HDX1  0.076  1.044    0.499  
      i2c_inst/start_cond_reg   D v         DFRRQHDX1  0.000  1.044    0.499  
      -------------------------------------------------------------------------
Path 34: MET Hold Check with Pin i2c_inst/scl_rising_reg/C 
Endpoint:   i2c_inst/scl_rising_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.074
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.498
  Arrival Time                  1.055
  Slack Time                    0.557
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[2]  C ^         -          -      0.487    -0.070  
      i2c_inst/scl_sync_reg[2]  C ^ -> Q ^  DFRRQHDX1  0.493  0.981    0.423  
      i2c_inst/g3731__6161      B ^ -> Q v  NO2I1HDX1  0.074  1.055    0.498  
      i2c_inst/scl_rising_reg   D v         DFRRHDX1   0.000  1.055    0.498  
      -------------------------------------------------------------------------
Path 35: MET Hold Check with Pin mem_inst/DAC_out_reg[9][4]/C 
Endpoint:   mem_inst/DAC_out_reg[9][4]/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[15][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.558
  Arrival Time                  1.118
  Slack Time                    0.559
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[15][4]  C ^           -          -      0.488    -0.071  
      mem_inst/registers_reg[15][4]  C ^ -> Q ^    DFRRQHDX1  0.453  0.941    0.382  
      mem_inst/g25840                IN1 ^ -> Q ^  MU2HDX0    0.176  1.118    0.558  
      mem_inst/DAC_out_reg[9][4]     D ^           DFRRQHDX1  0.000  1.118    0.558  
      --------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin mem_inst/registers_reg[2][7]/C 
Endpoint:   mem_inst/registers_reg[2][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[2][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.002
+ Uncertainty                   0.080
= Required Time                 0.549
  Arrival Time                  1.121
  Slack Time                    0.572
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.483
     = Beginpoint Arrival Time       0.483
      -------------------------------------------------------------------------------
      Instance                      Arc           Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_reg[2][7]  C ^           -          -      0.483    -0.089  
      mem_inst/registers_reg[2][7]  C ^ -> Q ^    DFRRQHDX1  0.451  0.934    0.362  
      mem_inst/g25011__1705         IN1 ^ -> Q ^  MU2HDX0    0.187  1.121    0.549  
      mem_inst/registers_reg[2][7]  D ^           DFRRQHDX1  0.000  1.121    0.549  
      -------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin mem_inst/DAC_out_reg[8][3]/C 
Endpoint:   mem_inst/DAC_out_reg[8][3]/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[14][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.496
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.006
+ Uncertainty                   0.080
= Required Time                 0.550
  Arrival Time                  1.124
  Slack Time                    0.574
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.483
     = Beginpoint Arrival Time       0.483
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[14][3]  C ^           -          -      0.483    -0.091  
      mem_inst/registers_reg[14][3]  C ^ -> Q ^    DFRRQHDX1  0.462  0.945    0.371  
      mem_inst/g25681__5115          IN1 ^ -> Q ^  MU2HDX0    0.179  1.124    0.550  
      mem_inst/DAC_out_reg[8][3]     D ^           DFRRQHDX1  0.000  1.124    0.550  
      --------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin mem_inst/registers_reg[28][0]/C 
Endpoint:   mem_inst/registers_reg[28][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
+ Uncertainty                   0.080
= Required Time                 0.544
  Arrival Time                  1.119
  Slack Time                    0.575
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.481
     = Beginpoint Arrival Time       0.481
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][0]  C ^           -          -      0.481    -0.094  
      mem_inst/registers_reg[28][0]  C ^ -> Q ^    DFRRQHDX1  0.459  0.940    0.365  
      mem_inst/g24988__1881          IN1 ^ -> Q ^  MU2HDX0    0.179  1.119    0.544  
      mem_inst/registers_reg[28][0]  D ^           DFRRQHDX1  0.000  1.119    0.544  
      --------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin mem_inst/registers_reg[0][7]/C 
Endpoint:   mem_inst/registers_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.002
+ Uncertainty                   0.080
= Required Time                 0.552
  Arrival Time                  1.129
  Slack Time                    0.576
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.486
     = Beginpoint Arrival Time       0.486
      -------------------------------------------------------------------------------
      Instance                      Arc           Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_reg[0][7]  C ^           -          -      0.486    -0.090  
      mem_inst/registers_reg[0][7]  C ^ -> Q ^    DFRRQHDX1  0.456  0.942    0.365  
      mem_inst/g25117__8428         IN0 ^ -> Q ^  MU2HDX0    0.187  1.129    0.552  
      mem_inst/registers_reg[0][7]  D ^           DFRRQHDX1  0.000  1.129    0.552  
      -------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin mem_inst/DAC_out_reg[23][3]/C 
Endpoint:   mem_inst/DAC_out_reg[23][3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[29][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
+ Uncertainty                   0.080
= Required Time                 0.543
  Arrival Time                  1.121
  Slack Time                    0.578
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.481
     = Beginpoint Arrival Time       0.481
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[29][3]  C ^           -          -      0.481    -0.097  
      mem_inst/registers_reg[29][3]  C ^ -> Q ^    DFRRQHDX1  0.453  0.934    0.356  
      mem_inst/g25851                IN1 ^ -> Q ^  MU2HDX0    0.187  1.121    0.543  
      mem_inst/DAC_out_reg[23][3]    D ^           DFRRQHDX1  0.000  1.121    0.543  
      --------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin mem_inst/DAC_out_reg[22][0]/C 
Endpoint:   mem_inst/DAC_out_reg[22][0]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
+ Uncertainty                   0.080
= Required Time                 0.544
  Arrival Time                  1.122
  Slack Time                    0.578
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.481
     = Beginpoint Arrival Time       0.481
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][0]  C ^           -          -      0.481    -0.097  
      mem_inst/registers_reg[28][0]  C ^ -> Q ^    DFRRQHDX1  0.459  0.940    0.362  
      mem_inst/g25886                IN1 ^ -> Q ^  MU2HDX0    0.181  1.122    0.544  
      mem_inst/DAC_out_reg[22][0]    D ^           DFRRQHDX1  0.000  1.122    0.544  
      --------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin mem_inst/DAC_out_reg[13][7]/C 
Endpoint:   mem_inst/DAC_out_reg[13][7]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[19][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.005
+ Uncertainty                   0.080
= Required Time                 0.546
  Arrival Time                  1.125
  Slack Time                    0.578
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.485
     = Beginpoint Arrival Time       0.485
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[19][7]  C ^           -          -      0.485    -0.094  
      mem_inst/registers_reg[19][7]  C ^ -> Q ^    DFRRQHDX1  0.455  0.940    0.362  
      mem_inst/g25922                IN1 ^ -> Q ^  MU2HDX0    0.185  1.125    0.546  
      mem_inst/DAC_out_reg[13][7]    D ^           DFRRQHDX1  0.000  1.125    0.546  
      --------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin mem_inst/registers_reg[16][1]/C 
Endpoint:   mem_inst/registers_reg[16][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.006
+ Uncertainty                   0.080
= Required Time                 0.550
  Arrival Time                  1.130
  Slack Time                    0.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][1]  C ^           -          -      0.487    -0.092  
      mem_inst/registers_reg[16][1]  C ^ -> Q ^    DFRRQHDX1  0.464  0.951    0.372  
      mem_inst/g24730__2398          IN1 ^ -> Q ^  MU2HDX0    0.179  1.130    0.550  
      mem_inst/registers_reg[16][1]  D ^           DFRRQHDX1  0.000  1.130    0.550  
      --------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin mem_inst/DAC_out_reg[22][3]/C 
Endpoint:   mem_inst/DAC_out_reg[22][3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
+ Uncertainty                   0.080
= Required Time                 0.544
  Arrival Time                  1.124
  Slack Time                    0.580
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.481
     = Beginpoint Arrival Time       0.481
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][3]  C ^           -          -      0.481    -0.099  
      mem_inst/registers_reg[28][3]  C ^ -> Q ^    DFRRQHDX1  0.463  0.944    0.364  
      mem_inst/g25880                IN1 ^ -> Q ^  MU2HDX0    0.180  1.124    0.544  
      mem_inst/DAC_out_reg[22][3]    D ^           DFRRQHDX1  0.000  1.124    0.544  
      --------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin mem_inst/DAC_out_reg[23][7]/C 
Endpoint:   mem_inst/DAC_out_reg[23][7]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[29][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.004
+ Uncertainty                   0.080
= Required Time                 0.545
  Arrival Time                  1.125
  Slack Time                    0.580
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.481
     = Beginpoint Arrival Time       0.481
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[29][7]  C ^           -          -      0.481    -0.099  
      mem_inst/registers_reg[29][7]  C ^ -> Q ^    DFRRQHDX1  0.464  0.945    0.364  
      mem_inst/g25786__6783          IN1 ^ -> Q ^  MU2HDX0    0.180  1.125    0.545  
      mem_inst/DAC_out_reg[23][7]    D ^           DFRRQHDX1  0.000  1.125    0.545  
      --------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[17][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.501
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.006
+ Uncertainty                   0.080
= Required Time                 0.554
  Arrival Time                  1.135
  Slack Time                    0.580
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       0.490
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[17][1]  C ^           -          -      0.490    -0.090  
      mem_inst/registers_reg[17][1]  C ^ -> Q ^    DFRRQHDX1  0.458  0.949    0.368  
      mem_inst/g24965__9315          IN0 ^ -> Q ^  MU2HDX0    0.186  1.135    0.554  
      mem_inst/registers_reg[17][1]  D ^           DFRRQHDX1  0.000  1.135    0.554  
      --------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin mem_inst/registers_reg[16][4]/C 
Endpoint:   mem_inst/registers_reg[16][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.006
+ Uncertainty                   0.080
= Required Time                 0.551
  Arrival Time                  1.132
  Slack Time                    0.581
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][4]  C ^           -          -      0.488    -0.093  
      mem_inst/registers_reg[16][4]  C ^ -> Q ^    DFRRQHDX1  0.458  0.946    0.365  
      mem_inst/g24727__7410          IN1 ^ -> Q ^  MU2HDX0    0.186  1.132    0.551  
      mem_inst/registers_reg[16][4]  D ^           DFRRQHDX1  0.000  1.132    0.551  
      --------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin mem_inst/DAC_out_reg[10][4]/C 
Endpoint:   mem_inst/DAC_out_reg[10][4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.499
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.006
+ Uncertainty                   0.080
= Required Time                 0.552
  Arrival Time                  1.134
  Slack Time                    0.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][4]  C ^           -          -      0.488    -0.094  
      mem_inst/registers_reg[16][4]  C ^ -> Q ^    DFRRQHDX1  0.458  0.946    0.364  
      mem_inst/g25867                IN1 ^ -> Q ^  MU2HDX0    0.188  1.134    0.552  
      mem_inst/DAC_out_reg[10][4]    D ^           DFRRQHDX1  0.000  1.134    0.552  
      --------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin mem_inst/registers_reg[32][2]/C 
Endpoint:   mem_inst/registers_reg[32][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[32][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.500
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.002
+ Uncertainty                   0.080
= Required Time                 0.558
  Arrival Time                  1.140
  Slack Time                    0.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       0.490
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[32][2]  C ^           -          -      0.490    -0.092  
      mem_inst/registers_reg[32][2]  C ^ -> Q ^    DFRRQHDX1  0.472  0.962    0.380  
      mem_inst/g25046__7482          IN0 ^ -> Q ^  MU2HDX0    0.178  1.140    0.558  
      mem_inst/registers_reg[32][2]  D ^           DFRRQHDX1  0.000  1.140    0.558  
      --------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin mem_inst/registers_reg[10][2]/C 
Endpoint:   mem_inst/registers_reg[10][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[10][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.499
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.003
+ Uncertainty                   0.080
= Required Time                 0.557
  Arrival Time                  1.139
  Slack Time                    0.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       0.489
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[10][2]  C ^           -          -      0.489    -0.094  
      mem_inst/registers_reg[10][2]  C ^ -> Q ^    DFRRQHDX1  0.472  0.961    0.378  
      mem_inst/g24877__3680          IN0 ^ -> Q ^  MU2HDX0    0.179  1.139    0.557  
      mem_inst/registers_reg[10][2]  D ^           DFRRQHDX1  0.000  1.139    0.557  
      --------------------------------------------------------------------------------

