define void @_ZN11xercesc_2_59DOMBuffer14expandCapacityEj(%"class.xercesc_2_5::DOMBuffer"* nocapture %this, i32 %extraNeeded) #0 align 2 {
entry:
  tail call void @llvm.dbg.value(metadata !{%"class.xercesc_2_5::DOMBuffer"* %this}, i64 0, metadata !1660), !dbg !2310
  tail call void @llvm.dbg.value(metadata !{i32 %extraNeeded}, i64 0, metadata !1661), !dbg !2310
  %fIndex = getelementptr inbounds %"class.xercesc_2_5::DOMBuffer"* %this, i64 0, i32 1, !dbg !2311
  %0 = load i32* %fIndex, align 4, !dbg !2311, !tbaa !2206
  %add = add i32 %0, %extraNeeded, !dbg !2311
  %conv = uitofp i32 %add to double, !dbg !2311
  %mul = fmul double %conv, 1.250000e+00, !dbg !2311
  %conv2 = fptoui double %mul to i32, !dbg !2311
  tail call void @llvm.dbg.value(metadata !{i32 %conv2}, i64 0, metadata !1662), !dbg !2311
  %fDoc = getelementptr inbounds %"class.xercesc_2_5::DOMBuffer"* %this, i64 0, i32 3, !dbg !2312
  %1 = load %"class.xercesc_2_5::DOMDocumentImpl"** %fDoc, align 8, !dbg !2312, !tbaa !2203
  %add3 = add i32 %conv2, 1, !dbg !2312
  %conv4 = zext i32 %add3 to i64, !dbg !2312
  %mul5 = shl nuw nsw i64 %conv4, 1, !dbg !2312
  %call = tail call i8* @_ZN11xercesc_2_515DOMDocumentImpl8allocateEm(%"class.xercesc_2_5::DOMDocumentImpl"* %1, i64 %mul5) #5, !dbg !2312
  %2 = bitcast i8* %call to i16*, !dbg !2312
  tail call void @llvm.dbg.value(metadata !{i16* %2}, i64 0, metadata !1663), !dbg !2312
  %fBuffer = getelementptr inbounds %"class.xercesc_2_5::DOMBuffer"* %this, i64 0, i32 0, !dbg !2313
  %3 = load i16** %fBuffer, align 8, !dbg !2313, !tbaa !2203
  %4 = bitcast i16* %3 to i8*, !dbg !2313
  %fCapacity = getelementptr inbounds %"class.xercesc_2_5::DOMBuffer"* %this, i64 0, i32 2, !dbg !2313
  %5 = load i32* %fCapacity, align 4, !dbg !2313, !tbaa !2206
  %conv6 = zext i32 %5 to i64, !dbg !2313
  %mul7 = shl nuw nsw i64 %conv6, 1, !dbg !2313
  tail call void @llvm.memcpy.p0i8.p0i8.i64(i8* %call, i8* %4, i64 %mul7, i32 2, i1 false), !dbg !2313
  store i16* %2, i16** %fBuffer, align 8, !dbg !2314, !tbaa !2203
  store i32 %conv2, i32* %fCapacity, align 4, !dbg !2315, !tbaa !2206
  ret void, !dbg !2316
}
