# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do p1_mem_ram_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1 {C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1/p1_mem_ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module p1_mem_ram
# 
# Top level modules:
# 	p1_mem_ram
# vlog -vlog01compat -work work +incdir+C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1 {C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1/memoria_ram_1_porta.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memoria_ram_1_porta
# 
# Top level modules:
# 	memoria_ram_1_porta
# 
# Load canceled
vsim +altera -L altera_mf_ver -do p1_mem_ram_run_msim_rtl_verilog.do -l msim_transcript -gui work.p1_mem_ram
# vsim +altera -L altera_mf_ver -do p1_mem_ram_run_msim_rtl_verilog.do -l msim_transcript -gui work.p1_mem_ram 
# Loading work.p1_mem_ram
# Loading work.memoria_ram_1_porta
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# do p1_mem_ram_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1 {C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1/p1_mem_ram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module p1_mem_ram
# 
# Top level modules:
# 	p1_mem_ram
# vlog -vlog01compat -work work +incdir+C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1 {C:/Users/pierr/Documents/dev/LOC_2/Pratica1/Parte1/memoria_ram_1_porta.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memoria_ram_1_porta
# 
# Top level modules:
# 	memoria_ram_1_porta
# 
add wave -position end  sim:/p1_mem_ram/address
add wave -position end  sim:/p1_mem_ram/wren
add wave -position end  sim:/p1_mem_ram/data
add wave -position end  sim:/p1_mem_ram/clock
add wave -position end  sim:/p1_mem_ram/q
