
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a24c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a28  0800a3fc  0800a3fc  0000b3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce24  0800ce24  0000e0c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce24  0800ce24  0000de24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce2c  0800ce2c  0000e0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce2c  0800ce2c  0000de2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce30  0800ce30  0000de30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  0800ce34  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e0c0  2**0
                  CONTENTS
 10 .bss          000047fc  200000c0  200000c0  0000e0c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200048bc  200048bc  0000e0c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f7a6  00000000  00000000  0000e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000047b3  00000000  00000000  0002d896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c70  00000000  00000000  00032050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001609  00000000  00000000  00033cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028bd4  00000000  00000000  000352c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000218c7  00000000  00000000  0005de9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0184  00000000  00000000  0007f764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016f8e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ce4  00000000  00000000  0016f92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00177610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000c0 	.word	0x200000c0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a3e4 	.word	0x0800a3e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000c4 	.word	0x200000c4
 80001ec:	0800a3e4 	.word	0x0800a3e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200000dc 	.word	0x200000dc
 80005ec:	2000017c 	.word	0x2000017c

080005f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b089      	sub	sp, #36	@ 0x24
 80005f4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005f6:	f002 fff3 	bl	80035e0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005fa:	f000 f995 	bl	8000928 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005fe:	f000 fbb9 	bl	8000d74 <MX_GPIO_Init>
	MX_DMA2D_Init();
 8000602:	f000 f9fb 	bl	80009fc <MX_DMA2D_Init>
	MX_FMC_Init();
 8000606:	f000 fb67 	bl	8000cd8 <MX_FMC_Init>
	MX_I2C3_Init();
 800060a:	f000 fa29 	bl	8000a60 <MX_I2C3_Init>
	MX_LTDC_Init();
 800060e:	f000 fa67 	bl	8000ae0 <MX_LTDC_Init>
	MX_SPI5_Init();
 8000612:	f000 fb2b 	bl	8000c6c <MX_SPI5_Init>
	MX_RNG_Init();
 8000616:	f000 fb15 	bl	8000c44 <MX_RNG_Init>
	/* USER CODE BEGIN 2 */


	BSP_LCD_Init();
 800061a:	f002 f84f 	bl	80026bc <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER); // Initialize layer 1
 800061e:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000622:	2001      	movs	r0, #1
 8000624:	f002 f8cc 	bl	80027c0 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(1); // Set layer 1 as the foreground layer
 8000628:	2001      	movs	r0, #1
 800062a:	f002 f92d 	bl	8002888 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLUE); // Clear LCD
 800062e:	48a7      	ldr	r0, [pc, #668]	@ (80008cc <main+0x2dc>)
 8000630:	f002 f9d8 	bl	80029e4 <BSP_LCD_Clear>
	BSP_LCD_SetColorKeying(1, LCD_COLOR_WHITE);
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	2001      	movs	r0, #1
 800063a:	f002 f973 	bl	8002924 <BSP_LCD_SetColorKeying>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 800063e:	2100      	movs	r1, #0
 8000640:	2001      	movs	r0, #1
 8000642:	f002 f931 	bl	80028a8 <BSP_LCD_SetLayerVisible>
	BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER + 0x130000); // Initialize layer 0
 8000646:	49a2      	ldr	r1, [pc, #648]	@ (80008d0 <main+0x2e0>)
 8000648:	2000      	movs	r0, #0
 800064a:	f002 f8b9 	bl	80027c0 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(0); // Set layer 0 as foreground
 800064e:	2000      	movs	r0, #0
 8000650:	f002 f91a 	bl	8002888 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 8000654:	f002 fbfc 	bl	8002e50 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000658:	f04f 30ff 	mov.w	r0, #4294967295
 800065c:	f002 f9c2 	bl	80029e4 <BSP_LCD_Clear>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000660:	f04f 30ff 	mov.w	r0, #4294967295
 8000664:	f002 f98a 	bl	800297c <BSP_LCD_SetBackColor>
	BSP_LCD_SetFont(&Font20);
 8000668:	489a      	ldr	r0, [pc, #616]	@ (80008d4 <main+0x2e4>)
 800066a:	f002 f9a1 	bl	80029b0 <BSP_LCD_SetFont>
	for (i = 0; i < 5; i++) {
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e06b      	b.n	800074c <main+0x15c>
		for (j = 0; j < 2; j++) {
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	e062      	b.n	8000740 <main+0x150>
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800067a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800067e:	f002 f965 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8000682:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000686:	f002 f979 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20 + 165 * j, 10 + 60 * i, 40, 30);
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	b29b      	uxth	r3, r3
 800068e:	461a      	mov	r2, r3
 8000690:	0092      	lsls	r2, r2, #2
 8000692:	4413      	add	r3, r2
 8000694:	461a      	mov	r2, r3
 8000696:	0151      	lsls	r1, r2, #5
 8000698:	461a      	mov	r2, r3
 800069a:	460b      	mov	r3, r1
 800069c:	4413      	add	r3, r2
 800069e:	b29b      	uxth	r3, r3
 80006a0:	3314      	adds	r3, #20
 80006a2:	b298      	uxth	r0, r3
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	0112      	lsls	r2, r2, #4
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	330a      	adds	r3, #10
 80006b4:	b299      	uxth	r1, r3
 80006b6:	231e      	movs	r3, #30
 80006b8:	2228      	movs	r2, #40	@ 0x28
 80006ba:	f002 fb6f 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80006be:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80006c2:	f002 f943 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20 + 165 * j, 10 + 60 * i, 40, 30);
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	461a      	mov	r2, r3
 80006cc:	0092      	lsls	r2, r2, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	461a      	mov	r2, r3
 80006d2:	0151      	lsls	r1, r2, #5
 80006d4:	461a      	mov	r2, r3
 80006d6:	460b      	mov	r3, r1
 80006d8:	4413      	add	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	3314      	adds	r3, #20
 80006de:	b298      	uxth	r0, r3
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	461a      	mov	r2, r3
 80006e6:	0112      	lsls	r2, r2, #4
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	330a      	adds	r3, #10
 80006f0:	b299      	uxth	r1, r3
 80006f2:	231e      	movs	r3, #30
 80006f4:	2228      	movs	r2, #40	@ 0x28
 80006f6:	f002 fb1f 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "%d", i);
 80006fa:	463b      	mov	r3, r7
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	4976      	ldr	r1, [pc, #472]	@ (80008d8 <main+0x2e8>)
 8000700:	4618      	mov	r0, r3
 8000702:	f009 f971 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35 + 165 * j, 20 + 60 * i, (uint8_t*) num,
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	b29b      	uxth	r3, r3
 800070a:	461a      	mov	r2, r3
 800070c:	0092      	lsls	r2, r2, #2
 800070e:	4413      	add	r3, r2
 8000710:	461a      	mov	r2, r3
 8000712:	0151      	lsls	r1, r2, #5
 8000714:	461a      	mov	r2, r3
 8000716:	460b      	mov	r3, r1
 8000718:	4413      	add	r3, r2
 800071a:	b29b      	uxth	r3, r3
 800071c:	3323      	adds	r3, #35	@ 0x23
 800071e:	b298      	uxth	r0, r3
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	b29b      	uxth	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	0112      	lsls	r2, r2, #4
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	b29b      	uxth	r3, r3
 800072e:	3314      	adds	r3, #20
 8000730:	b299      	uxth	r1, r3
 8000732:	463a      	mov	r2, r7
 8000734:	2303      	movs	r3, #3
 8000736:	f002 f9c1 	bl	8002abc <BSP_LCD_DisplayStringAt>
		for (j = 0; j < 2; j++) {
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	3301      	adds	r3, #1
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	2b01      	cmp	r3, #1
 8000744:	dd99      	ble.n	800067a <main+0x8a>
	for (i = 0; i < 5; i++) {
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	3301      	adds	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	2b04      	cmp	r3, #4
 8000750:	dd90      	ble.n	8000674 <main+0x84>
					LEFT_MODE);
		}
	}
	for (i = 5; i > 0; i--) {
 8000752:	2305      	movs	r3, #5
 8000754:	617b      	str	r3, [r7, #20]
 8000756:	e01a      	b.n	800078e <main+0x19e>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000758:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800075c:	f002 f8f6 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	f002 f90a 	bl	800297c <BSP_LCD_SetBackColor>
		sprintf(num, "%d", i);
 8000768:	463b      	mov	r3, r7
 800076a:	697a      	ldr	r2, [r7, #20]
 800076c:	495a      	ldr	r1, [pc, #360]	@ (80008d8 <main+0x2e8>)
 800076e:	4618      	mov	r0, r3
 8000770:	f009 f93a 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(115, 50, (uint8_t*) num, LEFT_MODE);
 8000774:	463a      	mov	r2, r7
 8000776:	2303      	movs	r3, #3
 8000778:	2132      	movs	r1, #50	@ 0x32
 800077a:	2073      	movs	r0, #115	@ 0x73
 800077c:	f002 f99e 	bl	8002abc <BSP_LCD_DisplayStringAt>
		HAL_Delay(1000);
 8000780:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000784:	f002 ff6e 	bl	8003664 <HAL_Delay>
	for (i = 5; i > 0; i--) {
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	3b01      	subs	r3, #1
 800078c:	617b      	str	r3, [r7, #20]
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	2b00      	cmp	r3, #0
 8000792:	dce1      	bgt.n	8000758 <main+0x168>
	}
	/* USER CODE END 2 */


	/* USER CODE BEGIN RTOS_MUTEX */
	SimpleMutex = xSemaphoreCreateMutex();
 8000794:	2001      	movs	r0, #1
 8000796:	f006 ff3f 	bl	8007618 <xQueueCreateMutex>
 800079a:	4603      	mov	r3, r0
 800079c:	4a4f      	ldr	r2, [pc, #316]	@ (80008dc <main+0x2ec>)
 800079e:	6013      	str	r3, [r2, #0]
	if (SimpleMutex == NULL) {
 80007a0:	4b4e      	ldr	r3, [pc, #312]	@ (80008dc <main+0x2ec>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d101      	bne.n	80007ac <main+0x1bc>
		Error_Handler();
 80007a8:	f000 fca8 	bl	80010fc <Error_Handler>
	}

	/* USER CODE END RTOS_MUTEX */

	/* USER CODE BEGIN RTOS_SEMAPHORES */
	BinSemaphore = xSemaphoreCreateBinary();
 80007ac:	2203      	movs	r2, #3
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f006 febd 	bl	8007530 <xQueueGenericCreate>
 80007b6:	4603      	mov	r3, r0
 80007b8:	4a49      	ldr	r2, [pc, #292]	@ (80008e0 <main+0x2f0>)
 80007ba:	6013      	str	r3, [r2, #0]
	if (BinSemaphore == NULL) {
 80007bc:	4b48      	ldr	r3, [pc, #288]	@ (80008e0 <main+0x2f0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d101      	bne.n	80007c8 <main+0x1d8>
		Error_Handler();
 80007c4:	f000 fc9a 	bl	80010fc <Error_Handler>
	}
	xSemaphoreGive(BinSemaphore); // change count to 1
 80007c8:	4b45      	ldr	r3, [pc, #276]	@ (80008e0 <main+0x2f0>)
 80007ca:	6818      	ldr	r0, [r3, #0]
 80007cc:	2300      	movs	r3, #0
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	f006 ff39 	bl	8007648 <xQueueGenericSend>
	LcdMutex = xSemaphoreCreateMutex();
 80007d6:	2001      	movs	r0, #1
 80007d8:	f006 ff1e 	bl	8007618 <xQueueCreateMutex>
 80007dc:	4603      	mov	r3, r0
 80007de:	4a41      	ldr	r2, [pc, #260]	@ (80008e4 <main+0x2f4>)
 80007e0:	6013      	str	r3, [r2, #0]
	if (LcdMutex == NULL) {
 80007e2:	4b40      	ldr	r3, [pc, #256]	@ (80008e4 <main+0x2f4>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d101      	bne.n	80007ee <main+0x1fe>
		Error_Handler();
 80007ea:	f000 fc87 	bl	80010fc <Error_Handler>
	}

	LcdMutex2 = xSemaphoreCreateMutex();
 80007ee:	2001      	movs	r0, #1
 80007f0:	f006 ff12 	bl	8007618 <xQueueCreateMutex>
 80007f4:	4603      	mov	r3, r0
 80007f6:	4a3c      	ldr	r2, [pc, #240]	@ (80008e8 <main+0x2f8>)
 80007f8:	6013      	str	r3, [r2, #0]
	if (LcdMutex2 == NULL) {
 80007fa:	4b3b      	ldr	r3, [pc, #236]	@ (80008e8 <main+0x2f8>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d101      	bne.n	8000806 <main+0x216>
		Error_Handler();
 8000802:	f000 fc7b 	bl	80010fc <Error_Handler>
	}
	// create tasks
	xTaskCreate(HPT_Task, "HPT", 128, NULL, 23, &HPT_Handle);
 8000806:	4b39      	ldr	r3, [pc, #228]	@ (80008ec <main+0x2fc>)
 8000808:	9301      	str	r3, [sp, #4]
 800080a:	2317      	movs	r3, #23
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2300      	movs	r3, #0
 8000810:	2280      	movs	r2, #128	@ 0x80
 8000812:	4937      	ldr	r1, [pc, #220]	@ (80008f0 <main+0x300>)
 8000814:	4837      	ldr	r0, [pc, #220]	@ (80008f4 <main+0x304>)
 8000816:	f007 fc31 	bl	800807c <xTaskCreate>
	xTaskCreate(MPT_Task, "MPT", 128, NULL, 22, &MPT_Handle);
 800081a:	4b37      	ldr	r3, [pc, #220]	@ (80008f8 <main+0x308>)
 800081c:	9301      	str	r3, [sp, #4]
 800081e:	2316      	movs	r3, #22
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	2300      	movs	r3, #0
 8000824:	2280      	movs	r2, #128	@ 0x80
 8000826:	4935      	ldr	r1, [pc, #212]	@ (80008fc <main+0x30c>)
 8000828:	4835      	ldr	r0, [pc, #212]	@ (8000900 <main+0x310>)
 800082a:	f007 fc27 	bl	800807c <xTaskCreate>
	xTaskCreate(LPT_Task, "LPT", 128, NULL, 21, &LPT_Handle);
 800082e:	4b35      	ldr	r3, [pc, #212]	@ (8000904 <main+0x314>)
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2315      	movs	r3, #21
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2300      	movs	r3, #0
 8000838:	2280      	movs	r2, #128	@ 0x80
 800083a:	4933      	ldr	r1, [pc, #204]	@ (8000908 <main+0x318>)
 800083c:	4833      	ldr	r0, [pc, #204]	@ (800090c <main+0x31c>)
 800083e:	f007 fc1d 	bl	800807c <xTaskCreate>
	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	//osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
	//defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
	/* USER CODE BEGIN RTOS_THREADS */
	for (i = 0; i < 2; i++) {
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	e036      	b.n	80008b6 <main+0x2c6>
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 8000848:	697a      	ldr	r2, [r7, #20]
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4413      	add	r3, r2
 8000850:	4a2f      	ldr	r2, [pc, #188]	@ (8000910 <main+0x320>)
 8000852:	1899      	adds	r1, r3, r2
				&pTaskArg[i], pTaskPriority[i],
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4a2e      	ldr	r2, [pc, #184]	@ (8000914 <main+0x324>)
 800085a:	441a      	add	r2, r3
 800085c:	482e      	ldr	r0, [pc, #184]	@ (8000918 <main+0x328>)
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 8000864:	461c      	mov	r4, r3
				(TaskHandle_t*) &pTaskHandle[i])!=pdPASS)
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	482c      	ldr	r0, [pc, #176]	@ (800091c <main+0x32c>)
 800086c:	4403      	add	r3, r0
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 800086e:	9301      	str	r3, [sp, #4]
 8000870:	9400      	str	r4, [sp, #0]
 8000872:	4613      	mov	r3, r2
 8000874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000878:	4829      	ldr	r0, [pc, #164]	@ (8000920 <main+0x330>)
 800087a:	f007 fbff 	bl	800807c <xTaskCreate>
 800087e:	4603      	mov	r3, r0
 8000880:	2b01      	cmp	r3, #1
 8000882:	d002      	beq.n	800088a <main+0x29a>
			return -1;
 8000884:	f04f 33ff 	mov.w	r3, #4294967295
 8000888:	e01c      	b.n	80008c4 <main+0x2d4>
		if ((myQueueHandle[i] = xQueueCreate(10, 4)) == NULL)
 800088a:	2200      	movs	r2, #0
 800088c:	2104      	movs	r1, #4
 800088e:	200a      	movs	r0, #10
 8000890:	f006 fe4e 	bl	8007530 <xQueueGenericCreate>
 8000894:	4602      	mov	r2, r0
 8000896:	4923      	ldr	r1, [pc, #140]	@ (8000924 <main+0x334>)
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800089e:	4a21      	ldr	r2, [pc, #132]	@ (8000924 <main+0x334>)
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d102      	bne.n	80008b0 <main+0x2c0>
			return -1;
 80008aa:	f04f 33ff 	mov.w	r3, #4294967295
 80008ae:	e009      	b.n	80008c4 <main+0x2d4>
	for (i = 0; i < 2; i++) {
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	3301      	adds	r3, #1
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	ddc5      	ble.n	8000848 <main+0x258>
	}

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	vTaskStartScheduler();
 80008bc:	f007 fdfe 	bl	80084bc <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <main+0x2d0>

		/* USER CODE BEGIN 3 */
	}
	/* USER CODE END 3 */

}
 80008c4:	4618      	mov	r0, r3
 80008c6:	371c      	adds	r7, #28
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd90      	pop	{r4, r7, pc}
 80008cc:	ff0000ff 	.word	0xff0000ff
 80008d0:	d0130000 	.word	0xd0130000
 80008d4:	20000058 	.word	0x20000058
 80008d8:	0800a3fc 	.word	0x0800a3fc
 80008dc:	20000574 	.word	0x20000574
 80008e0:	20000578 	.word	0x20000578
 80008e4:	2000057c 	.word	0x2000057c
 80008e8:	20000580 	.word	0x20000580
 80008ec:	20000568 	.word	0x20000568
 80008f0:	0800a400 	.word	0x0800a400
 80008f4:	08001109 	.word	0x08001109
 80008f8:	2000056c 	.word	0x2000056c
 80008fc:	0800a404 	.word	0x0800a404
 8000900:	0800136d 	.word	0x0800136d
 8000904:	20000570 	.word	0x20000570
 8000908:	0800a408 	.word	0x0800a408
 800090c:	080015b5 	.word	0x080015b5
 8000910:	0800a438 	.word	0x0800a438
 8000914:	20000000 	.word	0x20000000
 8000918:	20000008 	.word	0x20000008
 800091c:	20000558 	.word	0x20000558
 8000920:	08000f2d 	.word	0x08000f2d
 8000924:	20000560 	.word	0x20000560

08000928 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b094      	sub	sp, #80	@ 0x50
 800092c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800092e:	f107 0320 	add.w	r3, r7, #32
 8000932:	2230      	movs	r2, #48	@ 0x30
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f009 f878 	bl	8009a2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	4b28      	ldr	r3, [pc, #160]	@ (80009f4 <SystemClock_Config+0xcc>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000954:	4a27      	ldr	r2, [pc, #156]	@ (80009f4 <SystemClock_Config+0xcc>)
 8000956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095a:	6413      	str	r3, [r2, #64]	@ 0x40
 800095c:	4b25      	ldr	r3, [pc, #148]	@ (80009f4 <SystemClock_Config+0xcc>)
 800095e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000968:	2300      	movs	r3, #0
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <SystemClock_Config+0xd0>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000974:	4a20      	ldr	r2, [pc, #128]	@ (80009f8 <SystemClock_Config+0xd0>)
 8000976:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800097a:	6013      	str	r3, [r2, #0]
 800097c:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <SystemClock_Config+0xd0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000988:	2301      	movs	r3, #1
 800098a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800098c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000990:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000992:	2302      	movs	r3, #2
 8000994:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000996:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800099c:	2304      	movs	r3, #4
 800099e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 80009a0:	2348      	movs	r3, #72	@ 0x48
 80009a2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a4:	2302      	movs	r3, #2
 80009a6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80009a8:	2303      	movs	r3, #3
 80009aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80009ac:	f107 0320 	add.w	r3, r7, #32
 80009b0:	4618      	mov	r0, r3
 80009b2:	f004 fb47 	bl	8005044 <HAL_RCC_OscConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0x98>
		Error_Handler();
 80009bc:	f000 fb9e 	bl	80010fc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80009c0:	230f      	movs	r3, #15
 80009c2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c4:	2302      	movs	r3, #2
 80009c6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80009d6:	f107 030c 	add.w	r3, r7, #12
 80009da:	2102      	movs	r1, #2
 80009dc:	4618      	mov	r0, r3
 80009de:	f004 fda9 	bl	8005534 <HAL_RCC_ClockConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <SystemClock_Config+0xc4>
		Error_Handler();
 80009e8:	f000 fb88 	bl	80010fc <Error_Handler>
	}
}
 80009ec:	bf00      	nop
 80009ee:	3750      	adds	r7, #80	@ 0x50
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40007000 	.word	0x40007000

080009fc <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a02:	4a16      	ldr	r2, [pc, #88]	@ (8000a5c <MX_DMA2D_Init+0x60>)
 8000a04:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 8000a12:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 8000a30:	4809      	ldr	r0, [pc, #36]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a32:	f003 f8db 	bl	8003bec <HAL_DMA2D_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_DMA2D_Init+0x44>
		Error_Handler();
 8000a3c:	f000 fb5e 	bl	80010fc <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 8000a40:	2101      	movs	r1, #1
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_DMA2D_Init+0x5c>)
 8000a44:	f003 fa30 	bl	8003ea8 <HAL_DMA2D_ConfigLayer>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_DMA2D_Init+0x56>
		Error_Handler();
 8000a4e:	f000 fb55 	bl	80010fc <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000037c 	.word	0x2000037c
 8000a5c:	4002b000 	.word	0x4002b000

08000a60 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8000a64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a66:	4a1c      	ldr	r2, [pc, #112]	@ (8000ad8 <MX_I2C3_Init+0x78>)
 8000a68:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 100000;
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000adc <MX_I2C3_Init+0x7c>)
 8000a6e:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a70:	4b18      	ldr	r3, [pc, #96]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a82:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 8000a9c:	480d      	ldr	r0, [pc, #52]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000a9e:	f003 fe1b 	bl	80046d8 <HAL_I2C_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_I2C3_Init+0x4c>
		Error_Handler();
 8000aa8:	f000 fb28 	bl	80010fc <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 8000aac:	2100      	movs	r1, #0
 8000aae:	4809      	ldr	r0, [pc, #36]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000ab0:	f003 ff56 	bl	8004960 <HAL_I2CEx_ConfigAnalogFilter>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_I2C3_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8000aba:	f000 fb1f 	bl	80010fc <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4804      	ldr	r0, [pc, #16]	@ (8000ad4 <MX_I2C3_Init+0x74>)
 8000ac2:	f003 ff89 	bl	80049d8 <HAL_I2CEx_ConfigDigitalFilter>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C3_Init+0x70>
		Error_Handler();
 8000acc:	f000 fb16 	bl	80010fc <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	200003bc 	.word	0x200003bc
 8000ad8:	40005c00 	.word	0x40005c00
 8000adc:	000186a0 	.word	0x000186a0

08000ae0 <MX_LTDC_Init>:
/**
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b09a      	sub	sp, #104	@ 0x68
 8000ae4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = { 0 };
 8000ae6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000aea:	2234      	movs	r2, #52	@ 0x34
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f008 ff9c 	bl	8009a2c <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = { 0 };
 8000af4:	463b      	mov	r3, r7
 8000af6:	2234      	movs	r2, #52	@ 0x34
 8000af8:	2100      	movs	r1, #0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f008 ff96 	bl	8009a2c <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 8000b00:	4b4e      	ldr	r3, [pc, #312]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b02:	4a4f      	ldr	r2, [pc, #316]	@ (8000c40 <MX_LTDC_Init+0x160>)
 8000b04:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b06:	4b4d      	ldr	r3, [pc, #308]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b0c:	4b4b      	ldr	r3, [pc, #300]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b12:	4b4a      	ldr	r3, [pc, #296]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b18:	4b48      	ldr	r3, [pc, #288]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 8000b1e:	4b47      	ldr	r3, [pc, #284]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b20:	2207      	movs	r2, #7
 8000b22:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 8000b24:	4b45      	ldr	r3, [pc, #276]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b26:	2203      	movs	r2, #3
 8000b28:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 8000b2a:	4b44      	ldr	r3, [pc, #272]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b2c:	220e      	movs	r2, #14
 8000b2e:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 8000b30:	4b42      	ldr	r3, [pc, #264]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b32:	2205      	movs	r2, #5
 8000b34:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 654;
 8000b36:	4b41      	ldr	r3, [pc, #260]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b38:	f240 228e 	movw	r2, #654	@ 0x28e
 8000b3c:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 485;
 8000b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b40:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8000b44:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 660;
 8000b46:	4b3d      	ldr	r3, [pc, #244]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b48:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8000b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 487;
 8000b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b50:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8000b54:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8000b56:	4b39      	ldr	r3, [pc, #228]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000b5e:	4b37      	ldr	r3, [pc, #220]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8000b66:	4b35      	ldr	r3, [pc, #212]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK) {
 8000b6e:	4833      	ldr	r0, [pc, #204]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000b70:	f003 ff71 	bl	8004a56 <HAL_LTDC_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_LTDC_Init+0x9e>
		Error_Handler();
 8000b7a:	f000 fabf 	bl	80010fc <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.WindowX1 = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.WindowY0 = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
	pLayerCfg.WindowY1 = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	643b      	str	r3, [r7, #64]	@ 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	647b      	str	r3, [r7, #68]	@ 0x44
	pLayerCfg.Alpha = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	64bb      	str	r3, [r7, #72]	@ 0x48
	pLayerCfg.Alpha0 = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9e:	653b      	str	r3, [r7, #80]	@ 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000ba0:	2305      	movs	r3, #5
 8000ba2:	657b      	str	r3, [r7, #84]	@ 0x54
	pLayerCfg.FBStartAdress = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
	pLayerCfg.ImageWidth = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
	pLayerCfg.ImageHeight = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	663b      	str	r3, [r7, #96]	@ 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	pLayerCfg.Backcolor.Green = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	pLayerCfg.Backcolor.Red = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) {
 8000bc2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	4619      	mov	r1, r3
 8000bca:	481c      	ldr	r0, [pc, #112]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000bcc:	f003 ffe0 	bl	8004b90 <HAL_LTDC_ConfigLayer>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_LTDC_Init+0xfa>
		Error_Handler();
 8000bd6:	f000 fa91 	bl	80010fc <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bfa:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000bfc:	2305      	movs	r3, #5
 8000bfe:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg1.ImageWidth = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg1.ImageHeight = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	pLayerCfg1.Backcolor.Green = 0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	pLayerCfg1.Backcolor.Red = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK) {
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2201      	movs	r2, #1
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_LTDC_Init+0x15c>)
 8000c26:	f003 ffb3 	bl	8004b90 <HAL_LTDC_ConfigLayer>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_LTDC_Init+0x154>
		Error_Handler();
 8000c30:	f000 fa64 	bl	80010fc <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */

}
 8000c34:	bf00      	nop
 8000c36:	3768      	adds	r7, #104	@ 0x68
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000410 	.word	0x20000410
 8000c40:	40016800 	.word	0x40016800

08000c44 <MX_RNG_Init>:
/**
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	/* USER CODE END RNG_Init 0 */

	/* USER CODE BEGIN RNG_Init 1 */

	/* USER CODE END RNG_Init 1 */
	hrng.Instance = RNG;
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <MX_RNG_Init+0x20>)
 8000c4a:	4a07      	ldr	r2, [pc, #28]	@ (8000c68 <MX_RNG_Init+0x24>)
 8000c4c:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8000c4e:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <MX_RNG_Init+0x20>)
 8000c50:	f005 f882 	bl	8005d58 <HAL_RNG_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_RNG_Init+0x1a>
		Error_Handler();
 8000c5a:	f000 fa4f 	bl	80010fc <Error_Handler>
	}
	/* USER CODE BEGIN RNG_Init 2 */

	/* USER CODE END RNG_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200004b8 	.word	0x200004b8
 8000c68:	50060800 	.word	0x50060800

08000c6c <MX_SPI5_Init>:
/**
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8000c70:	4b17      	ldr	r3, [pc, #92]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c72:	4a18      	ldr	r2, [pc, #96]	@ (8000cd4 <MX_SPI5_Init+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8000c76:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c7c:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000c7e:	4b14      	ldr	r3, [pc, #80]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c84:	4b12      	ldr	r3, [pc, #72]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c90:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c96:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000c98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c9c:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000caa:	4b09      	ldr	r3, [pc, #36]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8000cb6:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000cb8:	220a      	movs	r2, #10
 8000cba:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8000cbc:	4804      	ldr	r0, [pc, #16]	@ (8000cd0 <MX_SPI5_Init+0x64>)
 8000cbe:	f005 f95c 	bl	8005f7a <HAL_SPI_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_SPI5_Init+0x60>
		Error_Handler();
 8000cc8:	f000 fa18 	bl	80010fc <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	200004c8 	.word	0x200004c8
 8000cd4:	40015000 	.word	0x40015000

08000cd8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]
 8000cec:	615a      	str	r2, [r3, #20]
 8000cee:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8000d70 <MX_FMC_Init+0x98>)
 8000cf4:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d04:	2208      	movs	r2, #8
 8000d06:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000d08:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d0a:	2210      	movs	r2, #16
 8000d0c:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d10:	2240      	movs	r2, #64	@ 0x40
 8000d12:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000d14:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d16:	2280      	movs	r2, #128	@ 0x80
 8000d18:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8000d32:	2310      	movs	r3, #16
 8000d34:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8000d36:	2310      	movs	r3, #16
 8000d38:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8000d3a:	2310      	movs	r3, #16
 8000d3c:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8000d3e:	2310      	movs	r3, #16
 8000d40:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8000d42:	2310      	movs	r3, #16
 8000d44:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8000d46:	2310      	movs	r3, #16
 8000d48:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8000d4a:	2310      	movs	r3, #16
 8000d4c:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK) {
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	4619      	mov	r1, r3
 8000d52:	4806      	ldr	r0, [pc, #24]	@ (8000d6c <MX_FMC_Init+0x94>)
 8000d54:	f005 f880 	bl	8005e58 <HAL_SDRAM_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_FMC_Init+0x8a>
		Error_Handler();
 8000d5e:	f000 f9cd 	bl	80010fc <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8000d62:	bf00      	nop
 8000d64:	3720      	adds	r7, #32
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000520 	.word	0x20000520
 8000d70:	a0000140 	.word	0xa0000140

08000d74 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08e      	sub	sp, #56	@ 0x38
 8000d78:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
 8000d8e:	4b43      	ldr	r3, [pc, #268]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a42      	ldr	r2, [pc, #264]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000d94:	f043 0320 	orr.w	r3, r3, #32
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b40      	ldr	r3, [pc, #256]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f003 0320 	and.w	r3, r3, #32
 8000da2:	623b      	str	r3, [r7, #32]
 8000da4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
 8000daa:	4b3c      	ldr	r3, [pc, #240]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a3b      	ldr	r2, [pc, #236]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b39      	ldr	r3, [pc, #228]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dbe:	61fb      	str	r3, [r7, #28]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
 8000dc6:	4b35      	ldr	r3, [pc, #212]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a34      	ldr	r2, [pc, #208]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000dcc:	f043 0304 	orr.w	r3, r3, #4
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b32      	ldr	r3, [pc, #200]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0304 	and.w	r3, r3, #4
 8000dda:	61bb      	str	r3, [r7, #24]
 8000ddc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b2b      	ldr	r3, [pc, #172]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b27      	ldr	r3, [pc, #156]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a26      	ldr	r2, [pc, #152]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b24      	ldr	r3, [pc, #144]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b20      	ldr	r3, [pc, #128]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b1d      	ldr	r3, [pc, #116]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a18      	ldr	r2, [pc, #96]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e3c:	f043 0310 	orr.w	r3, r3, #16
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0310 	and.w	r3, r3, #16
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a11      	ldr	r2, [pc, #68]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_GPIO_Init+0x128>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e72:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4808      	ldr	r0, [pc, #32]	@ (8000ea0 <MX_GPIO_Init+0x12c>)
 8000e80:	f003 f940 	bl	8004104 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2105      	movs	r1, #5
 8000e88:	2006      	movs	r0, #6
 8000e8a:	f002 fcc7 	bl	800381c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e8e:	2006      	movs	r0, #6
 8000e90:	f002 fce0 	bl	8003854 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e94:	bf00      	nop
 8000e96:	3738      	adds	r7, #56	@ 0x38
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d12f      	bne.n	8000f14 <HAL_GPIO_EXTI_Callback+0x70>
		flag = 1;
 8000eb4:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <HAL_GPIO_EXTI_Callback+0x78>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]
		uint32_t x;
		if (HAL_RNG_GenerateRandomNumber(&hrng, (uint32_t*) &x) != HAL_OK) {
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4817      	ldr	r0, [pc, #92]	@ (8000f20 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000ec2:	f004 ff73 	bl	8005dac <HAL_RNG_GenerateRandomNumber>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <HAL_GPIO_EXTI_Callback+0x2c>
			/* Report random number generation error */
			Error_Handler();
 8000ecc:	f000 f916 	bl	80010fc <Error_Handler>
		}
		x = x % 2;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
		BaseType_t btt = pdFALSE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60bb      	str	r3, [r7, #8]
		//initializing basetype_t for xQueueSendToBAckFromISR
//			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
//			BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
//			sprintf(num, "RNG:%ld", x);
//			BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
		if (myQueueHandle[x] != 0) {
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4a11      	ldr	r2, [pc, #68]	@ (8000f24 <HAL_GPIO_EXTI_Callback+0x80>)
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d00a      	beq.n	8000efe <HAL_GPIO_EXTI_Callback+0x5a>
			//remove ticks
			//replacement for old version of xqueuesendtoback
			if (xQueueSendToBackFromISR(myQueueHandle[x], (void* ) &x, &btt)) {
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	4a0e      	ldr	r2, [pc, #56]	@ (8000f24 <HAL_GPIO_EXTI_Callback+0x80>)
 8000eec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ef0:	f107 0208 	add.w	r2, r7, #8
 8000ef4:	f107 010c 	add.w	r1, r7, #12
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f006 fca7 	bl	800784c <xQueueGenericSendFromISR>

			}
		}
		portYIELD_FROM_ISR(btt);
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d007      	beq.n	8000f14 <HAL_GPIO_EXTI_Callback+0x70>
 8000f04:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <HAL_GPIO_EXTI_Callback+0x84>)
 8000f06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	f3bf 8f4f 	dsb	sy
 8000f10:	f3bf 8f6f 	isb	sy
		//for making higher priority tasks immediately run

	}
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000554 	.word	0x20000554
 8000f20:	200004b8 	.word	0x200004b8
 8000f24:	20000560 	.word	0x20000560
 8000f28:	e000ed04 	.word	0xe000ed04

08000f2c <MyTask>:

void MyTask(void *arg) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	int i = (int) *((int*) arg);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t x;
	char num[15];
	int right_red = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f3e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000f42:	f001 fd03 	bl	800294c <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000f46:	f04f 30ff 	mov.w	r0, #4294967295
 8000f4a:	f001 fd17 	bl	800297c <BSP_LCD_SetBackColor>
	//sprintf(num, "RNG:%ld", x);
	BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
 8000f4e:	f107 0210 	add.w	r2, r7, #16
 8000f52:	2303      	movs	r3, #3
 8000f54:	2132      	movs	r1, #50	@ 0x32
 8000f56:	2050      	movs	r0, #80	@ 0x50
 8000f58:	f001 fdb0 	bl	8002abc <BSP_LCD_DisplayStringAt>

	TickType_t xLastWakeTime;
	// Define the desired period (e.g., 100ms)
	const TickType_t xPeriod = pdMS_TO_TICKS(100); // Converts milliseconds to ticks
 8000f5c:	2364      	movs	r3, #100	@ 0x64
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
	// 2. Initialize xLastWakeTime with the current tick count
	xLastWakeTime = xTaskGetTickCount();
 8000f60:	f007 fbc2 	bl	80086e8 <xTaskGetTickCount>
 8000f64:	4603      	mov	r3, r0
 8000f66:	60fb      	str	r3, [r7, #12]
	//amount of ticks that occurred since the scheduler started, current tick count
	for (;;) {

		BSP_LCD_SetTextColor(LCD_COLOR_RED); // set left button to red while working
 8000f68:	4857      	ldr	r0, [pc, #348]	@ (80010c8 <MyTask+0x19c>)
 8000f6a:	f001 fcef 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8000f6e:	4856      	ldr	r0, [pc, #344]	@ (80010c8 <MyTask+0x19c>)
 8000f70:	f001 fd04 	bl	800297c <BSP_LCD_SetBackColor>
		//BSP_LCD_FillRect(20, 10 + 60 * i, 40, 30);
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f74:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000f78:	f001 fce8 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(20, 10 + 60 * i, 40, 30);
 8000f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	461a      	mov	r2, r3
 8000f82:	0112      	lsls	r2, r2, #4
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	330a      	adds	r3, #10
 8000f8c:	b299      	uxth	r1, r3
 8000f8e:	231e      	movs	r3, #30
 8000f90:	2228      	movs	r2, #40	@ 0x28
 8000f92:	2014      	movs	r0, #20
 8000f94:	f001 fed0 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "%d", i);
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f9e:	494b      	ldr	r1, [pc, #300]	@ (80010cc <MyTask+0x1a0>)
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f008 fd21 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(35, 20 + 60 * i, (uint8_t*) num, LEFT_MODE);
 8000fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	461a      	mov	r2, r3
 8000fac:	0112      	lsls	r2, r2, #4
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	3314      	adds	r3, #20
 8000fb6:	b299      	uxth	r1, r3
 8000fb8:	f107 0210 	add.w	r2, r7, #16
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	2023      	movs	r0, #35	@ 0x23
 8000fc0:	f001 fd7c 	bl	8002abc <BSP_LCD_DisplayStringAt>

		vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f007 f9a6 	bl	800831c <vTaskDelayUntil>
		//periodic timing
		if (xQueueReceive(myQueueHandle[i], &x, 0) == pdPASS) {
 8000fd0:	4a3f      	ldr	r2, [pc, #252]	@ (80010d0 <MyTask+0x1a4>)
 8000fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd8:	f107 0120 	add.w	r1, r7, #32
 8000fdc:	2200      	movs	r2, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f006 fcd2 	bl	8007988 <xQueueReceive>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d1be      	bne.n	8000f68 <MyTask+0x3c>
			//makes the task not quarrel with lcd

			if (x == i) {
 8000fea:	6a3a      	ldr	r2, [r7, #32]
 8000fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d12b      	bne.n	800104a <MyTask+0x11e>
				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000ff2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000ff6:	f001 fca9 	bl	800294c <BSP_LCD_SetTextColor>
				BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8000ffe:	f001 fcbd 	bl	800297c <BSP_LCD_SetBackColor>
				sprintf(num, "RNG:%ld", x);
 8001002:	6a3a      	ldr	r2, [r7, #32]
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4932      	ldr	r1, [pc, #200]	@ (80010d4 <MyTask+0x1a8>)
 800100a:	4618      	mov	r0, r3
 800100c:	f008 fcec 	bl	80099e8 <siprintf>
				BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
 8001010:	f107 0210 	add.w	r2, r7, #16
 8001014:	2303      	movs	r3, #3
 8001016:	2132      	movs	r1, #50	@ 0x32
 8001018:	2050      	movs	r0, #80	@ 0x50
 800101a:	f001 fd4f 	bl	8002abc <BSP_LCD_DisplayStringAt>
				// remove message and toggle color of right RED/GREEN button
				if (right_red) {
 800101e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00a      	beq.n	800103a <MyTask+0x10e>
					BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001024:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001028:	f001 fc90 	bl	800294c <BSP_LCD_SetTextColor>
					BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 800102c:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001030:	f001 fca4 	bl	800297c <BSP_LCD_SetBackColor>
					right_red = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001038:	e007      	b.n	800104a <MyTask+0x11e>
				} else {
					BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800103a:	4823      	ldr	r0, [pc, #140]	@ (80010c8 <MyTask+0x19c>)
 800103c:	f001 fc86 	bl	800294c <BSP_LCD_SetTextColor>
					BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8001040:	4821      	ldr	r0, [pc, #132]	@ (80010c8 <MyTask+0x19c>)
 8001042:	f001 fc9b 	bl	800297c <BSP_LCD_SetBackColor>
					right_red = 1;
 8001046:	2301      	movs	r3, #1
 8001048:	62fb      	str	r3, [r7, #44]	@ 0x2c
				}
			} else {

			}
			//osDelay(500);
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800104a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800104e:	f001 fc7d 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001052:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001056:	f001 fc91 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, 10 + 60 * i, 40, 30);
 800105a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105c:	b29b      	uxth	r3, r3
 800105e:	461a      	mov	r2, r3
 8001060:	0112      	lsls	r2, r2, #4
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	b29b      	uxth	r3, r3
 8001068:	330a      	adds	r3, #10
 800106a:	b299      	uxth	r1, r3
 800106c:	231e      	movs	r3, #30
 800106e:	2228      	movs	r2, #40	@ 0x28
 8001070:	2014      	movs	r0, #20
 8001072:	f001 fe93 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001076:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800107a:	f001 fc67 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, 10 + 60 * i, 40, 30);
 800107e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001080:	b29b      	uxth	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	0112      	lsls	r2, r2, #4
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	b29b      	uxth	r3, r3
 800108c:	330a      	adds	r3, #10
 800108e:	b299      	uxth	r1, r3
 8001090:	231e      	movs	r3, #30
 8001092:	2228      	movs	r2, #40	@ 0x28
 8001094:	2014      	movs	r0, #20
 8001096:	f001 fe4f 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "%d", i);
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010a0:	490a      	ldr	r1, [pc, #40]	@ (80010cc <MyTask+0x1a0>)
 80010a2:	4618      	mov	r0, r3
 80010a4:	f008 fca0 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35, 20 + 60 * i, (uint8_t*) num, LEFT_MODE);
 80010a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	0112      	lsls	r2, r2, #4
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	3314      	adds	r3, #20
 80010b8:	b299      	uxth	r1, r3
 80010ba:	f107 0210 	add.w	r2, r7, #16
 80010be:	2303      	movs	r3, #3
 80010c0:	2023      	movs	r0, #35	@ 0x23
 80010c2:	f001 fcfb 	bl	8002abc <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_RED); // set left button to red while working
 80010c6:	e74f      	b.n	8000f68 <MyTask+0x3c>
 80010c8:	ffff0000 	.word	0xffff0000
 80010cc:	0800a3fc 	.word	0x0800a3fc
 80010d0:	20000560 	.word	0x20000560
 80010d4:	0800a40c 	.word	0x0800a40c

080010d8 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d101      	bne.n	80010ee <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80010ea:	f002 fa9b 	bl	8003624 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40010000 	.word	0x40010000

080010fc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <Error_Handler+0x8>

08001108 <HPT_Task>:
	}
	/* USER CODE END Error_Handler_Debug */
}

void HPT_Task(void *argument) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b08c      	sub	sp, #48	@ 0x30
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	int i;
	char num[15];
	TickType_t xLastWakeTime;
	const TickType_t xPeriod = pdMS_TO_TICKS(2000); // Period = super slow 2 seconds
 8001110:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001114:	62bb      	str	r3, [r7, #40]	@ 0x28
	xLastWakeTime = xTaskGetTickCount();
 8001116:	f007 fae7 	bl	80086e8 <xTaskGetTickCount>
 800111a:	4603      	mov	r3, r0
 800111c:	60fb      	str	r3, [r7, #12]
	while (1) {
		vTaskDelay(pdMS_TO_TICKS(400)); // sleep for 200 ms
 800111e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001122:	f007 f97b 	bl	800841c <vTaskDelay>
// Two units of local work
		int row = 0; // for HPT
 8001126:	2300      	movs	r3, #0
 8001128:	627b      	str	r3, [r7, #36]	@ 0x24
		int y = 130 + 60 * row;
 800112a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800112c:	4613      	mov	r3, r2
 800112e:	011b      	lsls	r3, r3, #4
 8001130:	1a9b      	subs	r3, r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	3382      	adds	r3, #130	@ 0x82
 8001136:	623b      	str	r3, [r7, #32]
//determining the y position as all boxes draw over each other
		for (i = 1; i <= 2; i++) {
 8001138:	2301      	movs	r3, #1
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800113c:	e055      	b.n	80011ea <HPT_Task+0xe2>
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800113e:	4886      	ldr	r0, [pc, #536]	@ (8001358 <HPT_Task+0x250>)
 8001140:	f001 fc04 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8001144:	4884      	ldr	r0, [pc, #528]	@ (8001358 <HPT_Task+0x250>)
 8001146:	f001 fc19 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, y, 40, 30);
 800114a:	6a3b      	ldr	r3, [r7, #32]
 800114c:	b299      	uxth	r1, r3
 800114e:	231e      	movs	r3, #30
 8001150:	2228      	movs	r2, #40	@ 0x28
 8001152:	2014      	movs	r0, #20
 8001154:	f001 fe22 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001158:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800115c:	f001 fbf6 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, y, 40, 30);
 8001160:	6a3b      	ldr	r3, [r7, #32]
 8001162:	b299      	uxth	r1, r3
 8001164:	231e      	movs	r3, #30
 8001166:	2228      	movs	r2, #40	@ 0x28
 8001168:	2014      	movs	r0, #20
 800116a:	f001 fde5 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "2");
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	497a      	ldr	r1, [pc, #488]	@ (800135c <HPT_Task+0x254>)
 8001174:	4618      	mov	r0, r3
 8001176:	f008 fc37 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35, 140, (uint8_t*) num, LEFT_MODE);
 800117a:	f107 0210 	add.w	r2, r7, #16
 800117e:	2303      	movs	r3, #3
 8001180:	218c      	movs	r1, #140	@ 0x8c
 8001182:	2023      	movs	r0, #35	@ 0x23
 8001184:	f001 fc9a 	bl	8002abc <BSP_LCD_DisplayStringAt>
			vTaskDelay(pdMS_TO_TICKS(100)); // sleep for 100 ms
 8001188:	2064      	movs	r0, #100	@ 0x64
 800118a:	f007 f947 	bl	800841c <vTaskDelay>
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800118e:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001192:	f001 fbdb 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001196:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800119a:	f001 fbef 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, y, 40, 30);
 800119e:	6a3b      	ldr	r3, [r7, #32]
 80011a0:	b299      	uxth	r1, r3
 80011a2:	231e      	movs	r3, #30
 80011a4:	2228      	movs	r2, #40	@ 0x28
 80011a6:	2014      	movs	r0, #20
 80011a8:	f001 fdf8 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80011ac:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80011b0:	f001 fbcc 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, y, 40, 30);
 80011b4:	6a3b      	ldr	r3, [r7, #32]
 80011b6:	b299      	uxth	r1, r3
 80011b8:	231e      	movs	r3, #30
 80011ba:	2228      	movs	r2, #40	@ 0x28
 80011bc:	2014      	movs	r0, #20
 80011be:	f001 fdbb 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "2");
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	4965      	ldr	r1, [pc, #404]	@ (800135c <HPT_Task+0x254>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f008 fc0d 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35, y, (uint8_t*) num, LEFT_MODE);
 80011ce:	6a3b      	ldr	r3, [r7, #32]
 80011d0:	b299      	uxth	r1, r3
 80011d2:	f107 0210 	add.w	r2, r7, #16
 80011d6:	2303      	movs	r3, #3
 80011d8:	2023      	movs	r0, #35	@ 0x23
 80011da:	f001 fc6f 	bl	8002abc <BSP_LCD_DisplayStringAt>
			vTaskDelay(pdMS_TO_TICKS(100)); // sleep for 100 ms
 80011de:	2064      	movs	r0, #100	@ 0x64
 80011e0:	f007 f91c 	bl	800841c <vTaskDelay>
		for (i = 1; i <= 2; i++) {
 80011e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011e6:	3301      	adds	r3, #1
 80011e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	dda6      	ble.n	800113e <HPT_Task+0x36>
		}
// Try to obtain mutex semaphore
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80011f0:	4859      	ldr	r0, [pc, #356]	@ (8001358 <HPT_Task+0x250>)
 80011f2:	f001 fbab 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80011f6:	4858      	ldr	r0, [pc, #352]	@ (8001358 <HPT_Task+0x250>)
 80011f8:	f001 fbc0 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 80011fc:	6a3b      	ldr	r3, [r7, #32]
 80011fe:	b299      	uxth	r1, r3
 8001200:	231e      	movs	r3, #30
 8001202:	2228      	movs	r2, #40	@ 0x28
 8001204:	2069      	movs	r0, #105	@ 0x69
 8001206:	f001 fdc9 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800120a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800120e:	f001 fb9d 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	b299      	uxth	r1, r3
 8001216:	231e      	movs	r3, #30
 8001218:	2228      	movs	r2, #40	@ 0x28
 800121a:	2069      	movs	r0, #105	@ 0x69
 800121c:	f001 fd8c 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "P");
 8001220:	f107 0310 	add.w	r3, r7, #16
 8001224:	494e      	ldr	r1, [pc, #312]	@ (8001360 <HPT_Task+0x258>)
 8001226:	4618      	mov	r0, r3
 8001228:	f008 fbde 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, y, (uint8_t*) num, LEFT_MODE);
 800122c:	6a3b      	ldr	r3, [r7, #32]
 800122e:	b299      	uxth	r1, r3
 8001230:	f107 0210 	add.w	r2, r7, #16
 8001234:	2303      	movs	r3, #3
 8001236:	2078      	movs	r0, #120	@ 0x78
 8001238:	f001 fc40 	bl	8002abc <BSP_LCD_DisplayStringAt>
		xSemaphoreTake(SimpleMutex, portMAX_DELAY);
 800123c:	4b49      	ldr	r3, [pc, #292]	@ (8001364 <HPT_Task+0x25c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f04f 31ff 	mov.w	r1, #4294967295
 8001244:	4618      	mov	r0, r3
 8001246:	f006 fc81 	bl	8007b4c <xQueueSemaphoreTake>
		//xSemaphoreTake(LcdMutex2, portMAX_DELAY);
		//2nd lcdmutex to help stop flickering
// Enter critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800124a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800124e:	f001 fb7d 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001252:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001256:	f001 fb91 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 800125a:	6a3b      	ldr	r3, [r7, #32]
 800125c:	b299      	uxth	r1, r3
 800125e:	231e      	movs	r3, #30
 8001260:	2228      	movs	r2, #40	@ 0x28
 8001262:	2069      	movs	r0, #105	@ 0x69
 8001264:	f001 fd9a 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001268:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800126c:	f001 fb6e 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	b299      	uxth	r1, r3
 8001274:	231e      	movs	r3, #30
 8001276:	2228      	movs	r2, #40	@ 0x28
 8001278:	2069      	movs	r0, #105	@ 0x69
 800127a:	f001 fd5d 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	4936      	ldr	r1, [pc, #216]	@ (800135c <HPT_Task+0x254>)
 8001284:	4618      	mov	r0, r3
 8001286:	f008 fbaf 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, 140, (uint8_t*) num, LEFT_MODE);
 800128a:	f107 0210 	add.w	r2, r7, #16
 800128e:	2303      	movs	r3, #3
 8001290:	218c      	movs	r1, #140	@ 0x8c
 8001292:	2078      	movs	r0, #120	@ 0x78
 8001294:	f001 fc12 	bl	8002abc <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001298:	482f      	ldr	r0, [pc, #188]	@ (8001358 <HPT_Task+0x250>)
 800129a:	f001 fb57 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 800129e:	482e      	ldr	r0, [pc, #184]	@ (8001358 <HPT_Task+0x250>)
 80012a0:	f001 fb6c 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 80012a4:	6a3b      	ldr	r3, [r7, #32]
 80012a6:	b299      	uxth	r1, r3
 80012a8:	231e      	movs	r3, #30
 80012aa:	2228      	movs	r2, #40	@ 0x28
 80012ac:	20b9      	movs	r0, #185	@ 0xb9
 80012ae:	f001 fd75 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80012b2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80012b6:	f001 fb49 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 80012ba:	6a3b      	ldr	r3, [r7, #32]
 80012bc:	b299      	uxth	r1, r3
 80012be:	231e      	movs	r3, #30
 80012c0:	2228      	movs	r2, #40	@ 0x28
 80012c2:	20b9      	movs	r0, #185	@ 0xb9
 80012c4:	f001 fd38 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "C");
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	4926      	ldr	r1, [pc, #152]	@ (8001368 <HPT_Task+0x260>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f008 fb8a 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	b299      	uxth	r1, r3
 80012d8:	f107 0210 	add.w	r2, r7, #16
 80012dc:	2303      	movs	r3, #3
 80012de:	20c8      	movs	r0, #200	@ 0xc8
 80012e0:	f001 fbec 	bl	8002abc <BSP_LCD_DisplayStringAt>
		vTaskDelay(pdMS_TO_TICKS(300)); // in CS for 300 ms
 80012e4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80012e8:	f007 f898 	bl	800841c <vTaskDelay>
		xSemaphoreGive(SimpleMutex);
 80012ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <HPT_Task+0x25c>)
 80012ee:	6818      	ldr	r0, [r3, #0]
 80012f0:	2300      	movs	r3, #0
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	f006 f9a7 	bl	8007648 <xQueueGenericSend>
		//xSemaphoreGive(LcdMutex2);
// Leave critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80012fa:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80012fe:	f001 fb25 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001302:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001306:	f001 fb39 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	b299      	uxth	r1, r3
 800130e:	231e      	movs	r3, #30
 8001310:	2228      	movs	r2, #40	@ 0x28
 8001312:	20b9      	movs	r0, #185	@ 0xb9
 8001314:	f001 fd42 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001318:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800131c:	f001 fb16 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30);
 8001320:	6a3b      	ldr	r3, [r7, #32]
 8001322:	b299      	uxth	r1, r3
 8001324:	231e      	movs	r3, #30
 8001326:	2228      	movs	r2, #40	@ 0x28
 8001328:	20b9      	movs	r0, #185	@ 0xb9
 800132a:	f001 fd05 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	490a      	ldr	r1, [pc, #40]	@ (800135c <HPT_Task+0x254>)
 8001334:	4618      	mov	r0, r3
 8001336:	f008 fb57 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 800133a:	6a3b      	ldr	r3, [r7, #32]
 800133c:	b299      	uxth	r1, r3
 800133e:	f107 0210 	add.w	r2, r7, #16
 8001342:	2303      	movs	r3, #3
 8001344:	20c8      	movs	r0, #200	@ 0xc8
 8001346:	f001 fbb9 	bl	8002abc <BSP_LCD_DisplayStringAt>
// Wait for period to expire
		vTaskDelayUntil(&xLastWakeTime, xPeriod);
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001350:	4618      	mov	r0, r3
 8001352:	f006 ffe3 	bl	800831c <vTaskDelayUntil>
	while (1) {
 8001356:	e6e2      	b.n	800111e <HPT_Task+0x16>
 8001358:	ffff0000 	.word	0xffff0000
 800135c:	0800a414 	.word	0x0800a414
 8001360:	0800a418 	.word	0x0800a418
 8001364:	20000574 	.word	0x20000574
 8001368:	0800a41c 	.word	0x0800a41c

0800136c <MPT_Task>:
	}
}

void MPT_Task(void *argument) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	@ 0x30
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	int i;
	char num[15];
	TickType_t xLastWakeTime;
	const TickType_t xPeriod = pdMS_TO_TICKS(1000); // Period = super slow 2 seconds
 8001374:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
	xLastWakeTime = xTaskGetTickCount();
 800137a:	f007 f9b5 	bl	80086e8 <xTaskGetTickCount>
 800137e:	4603      	mov	r3, r0
 8001380:	60fb      	str	r3, [r7, #12]
	while (1) {
		vTaskDelay(pdMS_TO_TICKS(200)); // sleep for 200 ms
 8001382:	20c8      	movs	r0, #200	@ 0xc8
 8001384:	f007 f84a 	bl	800841c <vTaskDelay>
// Two units of local work
		int row = 1; // for MPT
 8001388:	2301      	movs	r3, #1
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
		int y = 130 + 60 * row;
 800138c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800138e:	4613      	mov	r3, r2
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	1a9b      	subs	r3, r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	3382      	adds	r3, #130	@ 0x82
 8001398:	623b      	str	r3, [r7, #32]
//determining the y position as all boxes draw over each other
		for (i = 1; i <= 10; i++) {
 800139a:	2301      	movs	r3, #1
 800139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800139e:	e056      	b.n	800144e <MPT_Task+0xe2>
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80013a0:	4880      	ldr	r0, [pc, #512]	@ (80015a4 <MPT_Task+0x238>)
 80013a2:	f001 fad3 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80013a6:	487f      	ldr	r0, [pc, #508]	@ (80015a4 <MPT_Task+0x238>)
 80013a8:	f001 fae8 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, y, 40, 30);
 80013ac:	6a3b      	ldr	r3, [r7, #32]
 80013ae:	b299      	uxth	r1, r3
 80013b0:	231e      	movs	r3, #30
 80013b2:	2228      	movs	r2, #40	@ 0x28
 80013b4:	2014      	movs	r0, #20
 80013b6:	f001 fcf1 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80013ba:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80013be:	f001 fac5 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, y, 40, 30);
 80013c2:	6a3b      	ldr	r3, [r7, #32]
 80013c4:	b299      	uxth	r1, r3
 80013c6:	231e      	movs	r3, #30
 80013c8:	2228      	movs	r2, #40	@ 0x28
 80013ca:	2014      	movs	r0, #20
 80013cc:	f001 fcb4 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "2");
 80013d0:	f107 0310 	add.w	r3, r7, #16
 80013d4:	4974      	ldr	r1, [pc, #464]	@ (80015a8 <MPT_Task+0x23c>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	f008 fb06 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35, y, (uint8_t*) num, LEFT_MODE);
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	b299      	uxth	r1, r3
 80013e0:	f107 0210 	add.w	r2, r7, #16
 80013e4:	2303      	movs	r3, #3
 80013e6:	2023      	movs	r0, #35	@ 0x23
 80013e8:	f001 fb68 	bl	8002abc <BSP_LCD_DisplayStringAt>
			vTaskDelay(pdMS_TO_TICKS(100)); // sleep for 100 ms
 80013ec:	2064      	movs	r0, #100	@ 0x64
 80013ee:	f007 f815 	bl	800841c <vTaskDelay>
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80013f2:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80013f6:	f001 faa9 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 80013fa:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80013fe:	f001 fabd 	bl	800297c <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, y, 40, 30);
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	b299      	uxth	r1, r3
 8001406:	231e      	movs	r3, #30
 8001408:	2228      	movs	r2, #40	@ 0x28
 800140a:	2014      	movs	r0, #20
 800140c:	f001 fcc6 	bl	8002d9c <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001410:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001414:	f001 fa9a 	bl	800294c <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, y, 40, 30);
 8001418:	6a3b      	ldr	r3, [r7, #32]
 800141a:	b299      	uxth	r1, r3
 800141c:	231e      	movs	r3, #30
 800141e:	2228      	movs	r2, #40	@ 0x28
 8001420:	2014      	movs	r0, #20
 8001422:	f001 fc89 	bl	8002d38 <BSP_LCD_DrawRect>
			sprintf(num, "2");
 8001426:	f107 0310 	add.w	r3, r7, #16
 800142a:	495f      	ldr	r1, [pc, #380]	@ (80015a8 <MPT_Task+0x23c>)
 800142c:	4618      	mov	r0, r3
 800142e:	f008 fadb 	bl	80099e8 <siprintf>
			BSP_LCD_DisplayStringAt(35, y, (uint8_t*) num, LEFT_MODE);
 8001432:	6a3b      	ldr	r3, [r7, #32]
 8001434:	b299      	uxth	r1, r3
 8001436:	f107 0210 	add.w	r2, r7, #16
 800143a:	2303      	movs	r3, #3
 800143c:	2023      	movs	r0, #35	@ 0x23
 800143e:	f001 fb3d 	bl	8002abc <BSP_LCD_DisplayStringAt>
			vTaskDelay(pdMS_TO_TICKS(100)); // sleep for 100 ms
 8001442:	2064      	movs	r0, #100	@ 0x64
 8001444:	f006 ffea 	bl	800841c <vTaskDelay>
		for (i = 1; i <= 10; i++) {
 8001448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144a:	3301      	adds	r3, #1
 800144c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800144e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001450:	2b0a      	cmp	r3, #10
 8001452:	dda5      	ble.n	80013a0 <MPT_Task+0x34>
		}
// Try to obtain mutex semaphore
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001454:	4853      	ldr	r0, [pc, #332]	@ (80015a4 <MPT_Task+0x238>)
 8001456:	f001 fa79 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 800145a:	4852      	ldr	r0, [pc, #328]	@ (80015a4 <MPT_Task+0x238>)
 800145c:	f001 fa8e 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	b299      	uxth	r1, r3
 8001464:	231e      	movs	r3, #30
 8001466:	2228      	movs	r2, #40	@ 0x28
 8001468:	2069      	movs	r0, #105	@ 0x69
 800146a:	f001 fc97 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800146e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001472:	f001 fa6b 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 8001476:	6a3b      	ldr	r3, [r7, #32]
 8001478:	b299      	uxth	r1, r3
 800147a:	231e      	movs	r3, #30
 800147c:	2228      	movs	r2, #40	@ 0x28
 800147e:	2069      	movs	r0, #105	@ 0x69
 8001480:	f001 fc5a 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "P");
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4948      	ldr	r1, [pc, #288]	@ (80015ac <MPT_Task+0x240>)
 800148a:	4618      	mov	r0, r3
 800148c:	f008 faac 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, y, (uint8_t*) num, LEFT_MODE);
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	b299      	uxth	r1, r3
 8001494:	f107 0210 	add.w	r2, r7, #16
 8001498:	2303      	movs	r3, #3
 800149a:	2078      	movs	r0, #120	@ 0x78
 800149c:	f001 fb0e 	bl	8002abc <BSP_LCD_DisplayStringAt>
		//xSemaphoreTake(SimpleMutex, portMAX_DELAY);
		//xSemaphoreTake(LcdMutex2, portMAX_DELAY);
// Enter critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80014a0:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80014a4:	f001 fa52 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 80014a8:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80014ac:	f001 fa66 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 80014b0:	6a3b      	ldr	r3, [r7, #32]
 80014b2:	b299      	uxth	r1, r3
 80014b4:	231e      	movs	r3, #30
 80014b6:	2228      	movs	r2, #40	@ 0x28
 80014b8:	2069      	movs	r0, #105	@ 0x69
 80014ba:	f001 fc6f 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80014be:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80014c2:	f001 fa43 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	b299      	uxth	r1, r3
 80014ca:	231e      	movs	r3, #30
 80014cc:	2228      	movs	r2, #40	@ 0x28
 80014ce:	2069      	movs	r0, #105	@ 0x69
 80014d0:	f001 fc32 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	4933      	ldr	r1, [pc, #204]	@ (80015a8 <MPT_Task+0x23c>)
 80014da:	4618      	mov	r0, r3
 80014dc:	f008 fa84 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, y, (uint8_t*) num, LEFT_MODE);
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	b299      	uxth	r1, r3
 80014e4:	f107 0210 	add.w	r2, r7, #16
 80014e8:	2303      	movs	r3, #3
 80014ea:	2078      	movs	r0, #120	@ 0x78
 80014ec:	f001 fae6 	bl	8002abc <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80014f0:	482c      	ldr	r0, [pc, #176]	@ (80015a4 <MPT_Task+0x238>)
 80014f2:	f001 fa2b 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80014f6:	482b      	ldr	r0, [pc, #172]	@ (80015a4 <MPT_Task+0x238>)
 80014f8:	f001 fa40 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 80014fc:	6a3b      	ldr	r3, [r7, #32]
 80014fe:	b299      	uxth	r1, r3
 8001500:	231e      	movs	r3, #30
 8001502:	2228      	movs	r2, #40	@ 0x28
 8001504:	20b9      	movs	r0, #185	@ 0xb9
 8001506:	f001 fc49 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800150a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800150e:	f001 fa1d 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	b299      	uxth	r1, r3
 8001516:	231e      	movs	r3, #30
 8001518:	2228      	movs	r2, #40	@ 0x28
 800151a:	20b9      	movs	r0, #185	@ 0xb9
 800151c:	f001 fc0c 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "C");
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	4922      	ldr	r1, [pc, #136]	@ (80015b0 <MPT_Task+0x244>)
 8001526:	4618      	mov	r0, r3
 8001528:	f008 fa5e 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 800152c:	6a3b      	ldr	r3, [r7, #32]
 800152e:	b299      	uxth	r1, r3
 8001530:	f107 0210 	add.w	r2, r7, #16
 8001534:	2303      	movs	r3, #3
 8001536:	20c8      	movs	r0, #200	@ 0xc8
 8001538:	f001 fac0 	bl	8002abc <BSP_LCD_DisplayStringAt>
		vTaskDelay(pdMS_TO_TICKS(300)); // in CS for 300 ms
 800153c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001540:	f006 ff6c 	bl	800841c <vTaskDelay>
		//xSemaphoreGive(SimpleMutex);
		//xSemaphoreGive(LcdMutex2);
// Leave critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001544:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001548:	f001 fa00 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 800154c:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001550:	f001 fa14 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 8001554:	6a3b      	ldr	r3, [r7, #32]
 8001556:	b299      	uxth	r1, r3
 8001558:	231e      	movs	r3, #30
 800155a:	2228      	movs	r2, #40	@ 0x28
 800155c:	20b9      	movs	r0, #185	@ 0xb9
 800155e:	f001 fc1d 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001562:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001566:	f001 f9f1 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30);
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	b299      	uxth	r1, r3
 800156e:	231e      	movs	r3, #30
 8001570:	2228      	movs	r2, #40	@ 0x28
 8001572:	20b9      	movs	r0, #185	@ 0xb9
 8001574:	f001 fbe0 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	490a      	ldr	r1, [pc, #40]	@ (80015a8 <MPT_Task+0x23c>)
 800157e:	4618      	mov	r0, r3
 8001580:	f008 fa32 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	b299      	uxth	r1, r3
 8001588:	f107 0210 	add.w	r2, r7, #16
 800158c:	2303      	movs	r3, #3
 800158e:	20c8      	movs	r0, #200	@ 0xc8
 8001590:	f001 fa94 	bl	8002abc <BSP_LCD_DisplayStringAt>
// Wait for period to expire
		vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800159a:	4618      	mov	r0, r3
 800159c:	f006 febe 	bl	800831c <vTaskDelayUntil>
	while (1) {
 80015a0:	e6ef      	b.n	8001382 <MPT_Task+0x16>
 80015a2:	bf00      	nop
 80015a4:	ffff0000 	.word	0xffff0000
 80015a8:	0800a414 	.word	0x0800a414
 80015ac:	0800a418 	.word	0x0800a418
 80015b0:	0800a41c 	.word	0x0800a41c

080015b4 <LPT_Task>:
	}
}

void LPT_Task(void *argument) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08c      	sub	sp, #48	@ 0x30
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	int i;
	char num[15];
	TickType_t xLastWakeTime;
	const TickType_t xPeriod = pdMS_TO_TICKS(2000); // Period = super slow 2 seconds
 80015bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	xLastWakeTime = xTaskGetTickCount();
 80015c2:	f007 f891 	bl	80086e8 <xTaskGetTickCount>
 80015c6:	4603      	mov	r3, r0
 80015c8:	60fb      	str	r3, [r7, #12]
	while (1) {
		vTaskDelay(pdMS_TO_TICKS(50)); // sleep for 200 ms
 80015ca:	2032      	movs	r0, #50	@ 0x32
 80015cc:	f006 ff26 	bl	800841c <vTaskDelay>
// Two units of local work
		int row = 2; // for LPT
 80015d0:	2302      	movs	r3, #2
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
		int y = 130 + 60 * row;
 80015d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015d6:	4613      	mov	r3, r2
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	1a9b      	subs	r3, r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	3382      	adds	r3, #130	@ 0x82
 80015e0:	623b      	str	r3, [r7, #32]
//determining the y position as all boxes draw over each other
		for (i=1; i<=10; i++) {
 80015e2:	2301      	movs	r3, #1
 80015e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015e6:	e02d      	b.n	8001644 <LPT_Task+0x90>
		vTaskDelay(pdMS_TO_TICKS(100)); // in CS for 1000 ms total
 80015e8:	2064      	movs	r0, #100	@ 0x64
 80015ea:	f006 ff17 	bl	800841c <vTaskDelay>
		xSemaphoreTake(LcdMutex, portMAX_DELAY);
 80015ee:	4b74      	ldr	r3, [pc, #464]	@ (80017c0 <LPT_Task+0x20c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f04f 31ff 	mov.w	r1, #4294967295
 80015f6:	4618      	mov	r0, r3
 80015f8:	f006 faa8 	bl	8007b4c <xQueueSemaphoreTake>
		//xSemaphoreTake(LcdMutex2, portMAX_DELAY);
		sprintf(num, "PRIORITY: %ld", uxTaskPriorityGet(NULL));
 80015fc:	2000      	movs	r0, #0
 80015fe:	f006 ff43 	bl	8008488 <uxTaskPriorityGet>
 8001602:	4602      	mov	r2, r0
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	496e      	ldr	r1, [pc, #440]	@ (80017c4 <LPT_Task+0x210>)
 800160a:	4618      	mov	r0, r3
 800160c:	f008 f9ec 	bl	80099e8 <siprintf>
		//changed l[t_handle to null since priotity number wasn't switching from 21, forever stuck on low priority
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001610:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001614:	f001 f99a 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001618:	f04f 30ff 	mov.w	r0, #4294967295
 800161c:	f001 f9ae 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_DisplayStringAt(35,290,(uint8_t*) num, LEFT_MODE);
 8001620:	f107 0210 	add.w	r2, r7, #16
 8001624:	2303      	movs	r3, #3
 8001626:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800162a:	2023      	movs	r0, #35	@ 0x23
 800162c:	f001 fa46 	bl	8002abc <BSP_LCD_DisplayStringAt>
		xSemaphoreGive(LcdMutex);
 8001630:	4b63      	ldr	r3, [pc, #396]	@ (80017c0 <LPT_Task+0x20c>)
 8001632:	6818      	ldr	r0, [r3, #0]
 8001634:	2300      	movs	r3, #0
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	f006 f805 	bl	8007648 <xQueueGenericSend>
		for (i=1; i<=10; i++) {
 800163e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001640:	3301      	adds	r3, #1
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001646:	2b0a      	cmp	r3, #10
 8001648:	ddce      	ble.n	80015e8 <LPT_Task+0x34>
		//changing from simple to lcd didn't change the priority but the screen is a lot less flickery and you can see different and
		//clear changes. For example, priority box now changes to green sometimes and you can clearly notice the letters
		//replace boxes instead of quickly showing up and disappering
		}
// Try to obtain mutex semaphore
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800164a:	485f      	ldr	r0, [pc, #380]	@ (80017c8 <LPT_Task+0x214>)
 800164c:	f001 f97e 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8001650:	485d      	ldr	r0, [pc, #372]	@ (80017c8 <LPT_Task+0x214>)
 8001652:	f001 f993 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 8001656:	6a3b      	ldr	r3, [r7, #32]
 8001658:	b299      	uxth	r1, r3
 800165a:	231e      	movs	r3, #30
 800165c:	2228      	movs	r2, #40	@ 0x28
 800165e:	2069      	movs	r0, #105	@ 0x69
 8001660:	f001 fb9c 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001664:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001668:	f001 f970 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 800166c:	6a3b      	ldr	r3, [r7, #32]
 800166e:	b299      	uxth	r1, r3
 8001670:	231e      	movs	r3, #30
 8001672:	2228      	movs	r2, #40	@ 0x28
 8001674:	2069      	movs	r0, #105	@ 0x69
 8001676:	f001 fb5f 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "P");
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	4953      	ldr	r1, [pc, #332]	@ (80017cc <LPT_Task+0x218>)
 8001680:	4618      	mov	r0, r3
 8001682:	f008 f9b1 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, y, (uint8_t*) num, LEFT_MODE);
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	b299      	uxth	r1, r3
 800168a:	f107 0210 	add.w	r2, r7, #16
 800168e:	2303      	movs	r3, #3
 8001690:	2078      	movs	r0, #120	@ 0x78
 8001692:	f001 fa13 	bl	8002abc <BSP_LCD_DisplayStringAt>
		xSemaphoreTake(SimpleMutex, portMAX_DELAY);
 8001696:	4b4e      	ldr	r3, [pc, #312]	@ (80017d0 <LPT_Task+0x21c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f04f 31ff 	mov.w	r1, #4294967295
 800169e:	4618      	mov	r0, r3
 80016a0:	f006 fa54 	bl	8007b4c <xQueueSemaphoreTake>
		//xSemaphoreTake(LcdMutex2, portMAX_DELAY);
// Enter critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80016a4:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80016a8:	f001 f950 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 80016ac:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80016b0:	f001 f964 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(105, y, 40, 30);
 80016b4:	6a3b      	ldr	r3, [r7, #32]
 80016b6:	b299      	uxth	r1, r3
 80016b8:	231e      	movs	r3, #30
 80016ba:	2228      	movs	r2, #40	@ 0x28
 80016bc:	2069      	movs	r0, #105	@ 0x69
 80016be:	f001 fb6d 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80016c2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80016c6:	f001 f941 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(105, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 80016ca:	6a3b      	ldr	r3, [r7, #32]
 80016cc:	b299      	uxth	r1, r3
 80016ce:	231e      	movs	r3, #30
 80016d0:	2228      	movs	r2, #40	@ 0x28
 80016d2:	2069      	movs	r0, #105	@ 0x69
 80016d4:	f001 fb30 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	493d      	ldr	r1, [pc, #244]	@ (80017d4 <LPT_Task+0x220>)
 80016de:	4618      	mov	r0, r3
 80016e0:	f008 f982 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(120, y, (uint8_t*) num, LEFT_MODE);
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	b299      	uxth	r1, r3
 80016e8:	f107 0210 	add.w	r2, r7, #16
 80016ec:	2303      	movs	r3, #3
 80016ee:	2078      	movs	r0, #120	@ 0x78
 80016f0:	f001 f9e4 	bl	8002abc <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80016f4:	4834      	ldr	r0, [pc, #208]	@ (80017c8 <LPT_Task+0x214>)
 80016f6:	f001 f929 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80016fa:	4833      	ldr	r0, [pc, #204]	@ (80017c8 <LPT_Task+0x214>)
 80016fc:	f001 f93e 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 8001700:	6a3b      	ldr	r3, [r7, #32]
 8001702:	b299      	uxth	r1, r3
 8001704:	231e      	movs	r3, #30
 8001706:	2228      	movs	r2, #40	@ 0x28
 8001708:	20b9      	movs	r0, #185	@ 0xb9
 800170a:	f001 fb47 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800170e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001712:	f001 f91b 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30); // 10+60i = 130, j=20, 105, 185
 8001716:	6a3b      	ldr	r3, [r7, #32]
 8001718:	b299      	uxth	r1, r3
 800171a:	231e      	movs	r3, #30
 800171c:	2228      	movs	r2, #40	@ 0x28
 800171e:	20b9      	movs	r0, #185	@ 0xb9
 8001720:	f001 fb0a 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "C");
 8001724:	f107 0310 	add.w	r3, r7, #16
 8001728:	492b      	ldr	r1, [pc, #172]	@ (80017d8 <LPT_Task+0x224>)
 800172a:	4618      	mov	r0, r3
 800172c:	f008 f95c 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	b299      	uxth	r1, r3
 8001734:	f107 0210 	add.w	r2, r7, #16
 8001738:	2303      	movs	r3, #3
 800173a:	20c8      	movs	r0, #200	@ 0xc8
 800173c:	f001 f9be 	bl	8002abc <BSP_LCD_DisplayStringAt>
		//vTaskDelay(pdMS_TO_TICKS(300)); // in CS for 300 ms
		for (volatile uint32_t j = 0; j < 8000000; j++);
 8001740:	2300      	movs	r3, #0
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	e002      	b.n	800174c <LPT_Task+0x198>
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	3301      	adds	r3, #1
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4a23      	ldr	r2, [pc, #140]	@ (80017dc <LPT_Task+0x228>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d3f8      	bcc.n	8001746 <LPT_Task+0x192>
		xSemaphoreGive(SimpleMutex);
 8001754:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <LPT_Task+0x21c>)
 8001756:	6818      	ldr	r0, [r3, #0]
 8001758:	2300      	movs	r3, #0
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	f005 ff73 	bl	8007648 <xQueueGenericSend>
		//xSemaphoreGive(LcdMutex2);
// Leave critical section
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001762:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001766:	f001 f8f1 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 800176a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800176e:	f001 f905 	bl	800297c <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(185, y, 40, 30);
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	b299      	uxth	r1, r3
 8001776:	231e      	movs	r3, #30
 8001778:	2228      	movs	r2, #40	@ 0x28
 800177a:	20b9      	movs	r0, #185	@ 0xb9
 800177c:	f001 fb0e 	bl	8002d9c <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001780:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001784:	f001 f8e2 	bl	800294c <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(185, y, 40, 30);
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	b299      	uxth	r1, r3
 800178c:	231e      	movs	r3, #30
 800178e:	2228      	movs	r2, #40	@ 0x28
 8001790:	20b9      	movs	r0, #185	@ 0xb9
 8001792:	f001 fad1 	bl	8002d38 <BSP_LCD_DrawRect>
		sprintf(num, "2");
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	490e      	ldr	r1, [pc, #56]	@ (80017d4 <LPT_Task+0x220>)
 800179c:	4618      	mov	r0, r3
 800179e:	f008 f923 	bl	80099e8 <siprintf>
		BSP_LCD_DisplayStringAt(200, y, (uint8_t*) num, LEFT_MODE);
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	b299      	uxth	r1, r3
 80017a6:	f107 0210 	add.w	r2, r7, #16
 80017aa:	2303      	movs	r3, #3
 80017ac:	20c8      	movs	r0, #200	@ 0xc8
 80017ae:	f001 f985 	bl	8002abc <BSP_LCD_DisplayStringAt>
// Wait for period to expire
		vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80017b8:	4618      	mov	r0, r3
 80017ba:	f006 fdaf 	bl	800831c <vTaskDelayUntil>
	while (1) {
 80017be:	e704      	b.n	80015ca <LPT_Task+0x16>
 80017c0:	2000057c 	.word	0x2000057c
 80017c4:	0800a420 	.word	0x0800a420
 80017c8:	ffff0000 	.word	0xffff0000
 80017cc:	0800a418 	.word	0x0800a418
 80017d0:	20000574 	.word	0x20000574
 80017d4:	0800a414 	.word	0x0800a414
 80017d8:	0800a41c 	.word	0x0800a41c
 80017dc:	007a1200 	.word	0x007a1200

080017e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_MspInit+0x54>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	4a11      	ldr	r2, [pc, #68]	@ (8001834 <HAL_MspInit+0x54>)
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_MspInit+0x54>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	603b      	str	r3, [r7, #0]
 8001806:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <HAL_MspInit+0x54>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <HAL_MspInit+0x54>)
 800180c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001810:	6413      	str	r3, [r2, #64]	@ 0x40
 8001812:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <HAL_MspInit+0x54>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800181e:	2200      	movs	r2, #0
 8001820:	210f      	movs	r1, #15
 8001822:	f06f 0001 	mvn.w	r0, #1
 8001826:	f001 fff9 	bl	800381c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0b      	ldr	r2, [pc, #44]	@ (8001874 <HAL_DMA2D_MspInit+0x3c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d10d      	bne.n	8001866 <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_DMA2D_MspInit+0x40>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a09      	ldr	r2, [pc, #36]	@ (8001878 <HAL_DMA2D_MspInit+0x40>)
 8001854:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <HAL_DMA2D_MspInit+0x40>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	4002b000 	.word	0x4002b000
 8001878:	40023800 	.word	0x40023800

0800187c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a29      	ldr	r2, [pc, #164]	@ (8001940 <HAL_I2C_MspInit+0xc4>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d14b      	bne.n	8001936 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a27      	ldr	r2, [pc, #156]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b21      	ldr	r3, [pc, #132]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a20      	ldr	r2, [pc, #128]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018dc:	2312      	movs	r3, #18
 80018de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018e8:	2304      	movs	r3, #4
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	4619      	mov	r1, r3
 80018f2:	4815      	ldr	r0, [pc, #84]	@ (8001948 <HAL_I2C_MspInit+0xcc>)
 80018f4:	f002 fc06 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fe:	2312      	movs	r3, #18
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2303      	movs	r3, #3
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800190a:	2304      	movs	r3, #4
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	480d      	ldr	r0, [pc, #52]	@ (800194c <HAL_I2C_MspInit+0xd0>)
 8001916:	f002 fbf5 	bl	8004104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	4a08      	ldr	r2, [pc, #32]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 8001924:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001928:	6413      	str	r3, [r2, #64]	@ 0x40
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_I2C_MspInit+0xc8>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001936:	bf00      	nop
 8001938:	3728      	adds	r7, #40	@ 0x28
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40005c00 	.word	0x40005c00
 8001944:	40023800 	.word	0x40023800
 8001948:	40020800 	.word	0x40020800
 800194c:	40020000 	.word	0x40020000

08001950 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b09a      	sub	sp, #104	@ 0x68
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196c:	2230      	movs	r2, #48	@ 0x30
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f008 f85b 	bl	8009a2c <memset>
  if(hltdc->Instance==LTDC)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a81      	ldr	r2, [pc, #516]	@ (8001b80 <HAL_LTDC_MspInit+0x230>)
 800197c:	4293      	cmp	r3, r2
 800197e:	f040 80fb 	bne.w	8001b78 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001982:	2308      	movs	r3, #8
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001986:	2332      	movs	r3, #50	@ 0x32
 8001988:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800198a:	2305      	movs	r3, #5
 800198c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800198e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001992:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001998:	4618      	mov	r0, r3
 800199a:	f004 f81d 	bl	80059d8 <HAL_RCCEx_PeriphCLKConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 80019a4:	f7ff fbaa 	bl	80010fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80019a8:	2300      	movs	r3, #0
 80019aa:	623b      	str	r3, [r7, #32]
 80019ac:	4b75      	ldr	r3, [pc, #468]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b0:	4a74      	ldr	r2, [pc, #464]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80019b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80019b8:	4b72      	ldr	r3, [pc, #456]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019c0:	623b      	str	r3, [r7, #32]
 80019c2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
 80019c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019cc:	4a6d      	ldr	r2, [pc, #436]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019ce:	f043 0320 	orr.w	r3, r3, #32
 80019d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d8:	f003 0320 	and.w	r3, r3, #32
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e0:	2300      	movs	r3, #0
 80019e2:	61bb      	str	r3, [r7, #24]
 80019e4:	4b67      	ldr	r3, [pc, #412]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e8:	4a66      	ldr	r2, [pc, #408]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f0:	4b64      	ldr	r3, [pc, #400]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	61bb      	str	r3, [r7, #24]
 80019fa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	4b60      	ldr	r3, [pc, #384]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a04:	4a5f      	ldr	r2, [pc, #380]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a06:	f043 0302 	orr.w	r3, r3, #2
 8001a0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0c:	4b5d      	ldr	r3, [pc, #372]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a18:	2300      	movs	r3, #0
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	4b59      	ldr	r3, [pc, #356]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a20:	4a58      	ldr	r2, [pc, #352]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a28:	4b56      	ldr	r3, [pc, #344]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	4b52      	ldr	r3, [pc, #328]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3c:	4a51      	ldr	r2, [pc, #324]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a3e:	f043 0304 	orr.w	r3, r3, #4
 8001a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a44:	4b4f      	ldr	r3, [pc, #316]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a50:	2300      	movs	r3, #0
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	4b4b      	ldr	r3, [pc, #300]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a58:	4a4a      	ldr	r2, [pc, #296]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a5a:	f043 0308 	orr.w	r3, r3, #8
 8001a5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a60:	4b48      	ldr	r3, [pc, #288]	@ (8001b84 <HAL_LTDC_MspInit+0x234>)
 8001a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a70:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a7e:	230e      	movs	r3, #14
 8001a80:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a82:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a86:	4619      	mov	r1, r3
 8001a88:	483f      	ldr	r0, [pc, #252]	@ (8001b88 <HAL_LTDC_MspInit+0x238>)
 8001a8a:	f002 fb3b 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 8001a8e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001a92:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001aa0:	230e      	movs	r3, #14
 8001aa2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4838      	ldr	r0, [pc, #224]	@ (8001b8c <HAL_LTDC_MspInit+0x23c>)
 8001aac:	f002 fb2a 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	2300      	movs	r3, #0
 8001abe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4831      	ldr	r0, [pc, #196]	@ (8001b90 <HAL_LTDC_MspInit+0x240>)
 8001acc:	f002 fb1a 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8001ad0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001ad4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ae2:	230e      	movs	r3, #14
 8001ae4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001aea:	4619      	mov	r1, r3
 8001aec:	4828      	ldr	r0, [pc, #160]	@ (8001b90 <HAL_LTDC_MspInit+0x240>)
 8001aee:	f002 fb09 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8001af2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001af6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2300      	movs	r3, #0
 8001b02:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b04:	230e      	movs	r3, #14
 8001b06:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4821      	ldr	r0, [pc, #132]	@ (8001b94 <HAL_LTDC_MspInit+0x244>)
 8001b10:	f002 faf8 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001b14:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001b18:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b26:	230e      	movs	r3, #14
 8001b28:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4819      	ldr	r0, [pc, #100]	@ (8001b98 <HAL_LTDC_MspInit+0x248>)
 8001b32:	f002 fae7 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001b36:	2348      	movs	r3, #72	@ 0x48
 8001b38:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b42:	2300      	movs	r3, #0
 8001b44:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b46:	230e      	movs	r3, #14
 8001b48:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4812      	ldr	r0, [pc, #72]	@ (8001b9c <HAL_LTDC_MspInit+0x24c>)
 8001b52:	f002 fad7 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001b56:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b5a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b64:	2300      	movs	r3, #0
 8001b66:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b68:	2309      	movs	r3, #9
 8001b6a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b70:	4619      	mov	r1, r3
 8001b72:	4808      	ldr	r0, [pc, #32]	@ (8001b94 <HAL_LTDC_MspInit+0x244>)
 8001b74:	f002 fac6 	bl	8004104 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001b78:	bf00      	nop
 8001b7a:	3768      	adds	r7, #104	@ 0x68
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40016800 	.word	0x40016800
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40021400 	.word	0x40021400
 8001b8c:	40020000 	.word	0x40020000
 8001b90:	40020400 	.word	0x40020400
 8001b94:	40021800 	.word	0x40021800
 8001b98:	40020800 	.word	0x40020800
 8001b9c:	40020c00 	.word	0x40020c00

08001ba0 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a0b      	ldr	r2, [pc, #44]	@ (8001bdc <HAL_RNG_MspInit+0x3c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d10d      	bne.n	8001bce <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <HAL_RNG_MspInit+0x40>)
 8001bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <HAL_RNG_MspInit+0x40>)
 8001bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bc0:	6353      	str	r3, [r2, #52]	@ 0x34
 8001bc2:	4b07      	ldr	r3, [pc, #28]	@ (8001be0 <HAL_RNG_MspInit+0x40>)
 8001bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	50060800 	.word	0x50060800
 8001be0:	40023800 	.word	0x40023800

08001be4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	@ 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a19      	ldr	r2, [pc, #100]	@ (8001c68 <HAL_SPI_MspInit+0x84>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d12c      	bne.n	8001c60 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a17      	ldr	r2, [pc, #92]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a10      	ldr	r2, [pc, #64]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c2c:	f043 0320 	orr.w	r3, r3, #32
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <HAL_SPI_MspInit+0x88>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0320 	and.w	r3, r3, #32
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c3e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c44:	2302      	movs	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001c50:	2305      	movs	r3, #5
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4805      	ldr	r0, [pc, #20]	@ (8001c70 <HAL_SPI_MspInit+0x8c>)
 8001c5c:	f002 fa52 	bl	8004104 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001c60:	bf00      	nop
 8001c62:	3728      	adds	r7, #40	@ 0x28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40015000 	.word	0x40015000
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40021400 	.word	0x40021400

08001c74 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a08      	ldr	r2, [pc, #32]	@ (8001ca4 <HAL_SPI_MspDeInit+0x30>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d10a      	bne.n	8001c9c <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <HAL_SPI_MspDeInit+0x34>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	4a07      	ldr	r2, [pc, #28]	@ (8001ca8 <HAL_SPI_MspDeInit+0x34>)
 8001c8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001c90:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8001c92:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <HAL_SPI_MspDeInit+0x38>)
 8001c98:	f002 fbe0 	bl	800445c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40015000 	.word	0x40015000
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40021400 	.word	0x40021400

08001cb0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <HAL_FMC_MspInit+0x104>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d16f      	bne.n	8001dac <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001ccc:	4b39      	ldr	r3, [pc, #228]	@ (8001db4 <HAL_FMC_MspInit+0x104>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	4b38      	ldr	r3, [pc, #224]	@ (8001db8 <HAL_FMC_MspInit+0x108>)
 8001cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cda:	4a37      	ldr	r2, [pc, #220]	@ (8001db8 <HAL_FMC_MspInit+0x108>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ce2:	4b35      	ldr	r3, [pc, #212]	@ (8001db8 <HAL_FMC_MspInit+0x108>)
 8001ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001cee:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001cf2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d00:	230c      	movs	r3, #12
 8001d02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	4619      	mov	r1, r3
 8001d08:	482c      	ldr	r0, [pc, #176]	@ (8001dbc <HAL_FMC_MspInit+0x10c>)
 8001d0a:	f002 f9fb 	bl	8004104 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d1e:	230c      	movs	r3, #12
 8001d20:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	4619      	mov	r1, r3
 8001d26:	4826      	ldr	r0, [pc, #152]	@ (8001dc0 <HAL_FMC_MspInit+0x110>)
 8001d28:	f002 f9ec 	bl	8004104 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001d2c:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001d30:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d3e:	230c      	movs	r3, #12
 8001d40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	4619      	mov	r1, r3
 8001d46:	481f      	ldr	r0, [pc, #124]	@ (8001dc4 <HAL_FMC_MspInit+0x114>)
 8001d48:	f002 f9dc 	bl	8004104 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001d4c:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001d50:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d52:	2302      	movs	r3, #2
 8001d54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d5e:	230c      	movs	r3, #12
 8001d60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4818      	ldr	r0, [pc, #96]	@ (8001dc8 <HAL_FMC_MspInit+0x118>)
 8001d68:	f002 f9cc 	bl	8004104 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001d6c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001d70:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d7e:	230c      	movs	r3, #12
 8001d80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	4619      	mov	r1, r3
 8001d86:	4811      	ldr	r0, [pc, #68]	@ (8001dcc <HAL_FMC_MspInit+0x11c>)
 8001d88:	f002 f9bc 	bl	8004104 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d8c:	2360      	movs	r3, #96	@ 0x60
 8001d8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d9c:	230c      	movs	r3, #12
 8001d9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	4619      	mov	r1, r3
 8001da4:	480a      	ldr	r0, [pc, #40]	@ (8001dd0 <HAL_FMC_MspInit+0x120>)
 8001da6:	f002 f9ad 	bl	8004104 <HAL_GPIO_Init>
 8001daa:	e000      	b.n	8001dae <HAL_FMC_MspInit+0xfe>
    return;
 8001dac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000584 	.word	0x20000584
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	40021400 	.word	0x40021400
 8001dc0:	40020800 	.word	0x40020800
 8001dc4:	40021800 	.word	0x40021800
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40020c00 	.word	0x40020c00
 8001dd0:	40020400 	.word	0x40020400

08001dd4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001ddc:	f7ff ff68 	bl	8001cb0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08c      	sub	sp, #48	@ 0x30
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb8 <HAL_InitTick+0xd0>)
 8001dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e00:	4a2d      	ldr	r2, [pc, #180]	@ (8001eb8 <HAL_InitTick+0xd0>)
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e08:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb8 <HAL_InitTick+0xd0>)
 8001e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e14:	f107 020c 	add.w	r2, r7, #12
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 fda8 	bl	8005974 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e24:	f003 fd92 	bl	800594c <HAL_RCC_GetPCLK2Freq>
 8001e28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2c:	4a23      	ldr	r2, [pc, #140]	@ (8001ebc <HAL_InitTick+0xd4>)
 8001e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e32:	0c9b      	lsrs	r3, r3, #18
 8001e34:	3b01      	subs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e38:	4b21      	ldr	r3, [pc, #132]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e3a:	4a22      	ldr	r2, [pc, #136]	@ (8001ec4 <HAL_InitTick+0xdc>)
 8001e3c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e44:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e46:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e52:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e5e:	4818      	ldr	r0, [pc, #96]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e60:	f004 fe92 	bl	8006b88 <HAL_TIM_Base_Init>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d11b      	bne.n	8001eaa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e72:	4813      	ldr	r0, [pc, #76]	@ (8001ec0 <HAL_InitTick+0xd8>)
 8001e74:	f004 fee2 	bl	8006c3c <HAL_TIM_Base_Start_IT>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001e7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d111      	bne.n	8001eaa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e86:	2019      	movs	r0, #25
 8001e88:	f001 fce4 	bl	8003854 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b0f      	cmp	r3, #15
 8001e90:	d808      	bhi.n	8001ea4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001e92:	2200      	movs	r2, #0
 8001e94:	6879      	ldr	r1, [r7, #4]
 8001e96:	2019      	movs	r0, #25
 8001e98:	f001 fcc0 	bl	800381c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <HAL_InitTick+0xe0>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e002      	b.n	8001eaa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001eaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3730      	adds	r7, #48	@ 0x30
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	431bde83 	.word	0x431bde83
 8001ec0:	20000588 	.word	0x20000588
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	20000064 	.word	0x20000064

08001ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <NMI_Handler+0x4>

08001ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <HardFault_Handler+0x4>

08001edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <MemManage_Handler+0x4>

08001ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <BusFault_Handler+0x4>

08001eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <UsageFault_Handler+0x4>

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f002 fbce 	bl	80046a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f14:	4802      	ldr	r0, [pc, #8]	@ (8001f20 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f16:	f004 ff01 	bl	8006d1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000588 	.word	0x20000588

08001f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f2c:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <_sbrk+0x5c>)
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <_sbrk+0x60>)
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f38:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <_sbrk+0x64>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <_sbrk+0x68>)
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d207      	bcs.n	8001f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f54:	f007 fdd0 	bl	8009af8 <__errno>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f62:	e009      	b.n	8001f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f64:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6a:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a05      	ldr	r2, [pc, #20]	@ (8001f88 <_sbrk+0x64>)
 8001f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20030000 	.word	0x20030000
 8001f84:	00000400 	.word	0x00000400
 8001f88:	200005d0 	.word	0x200005d0
 8001f8c:	200048c0 	.word	0x200048c0

08001f90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f94:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <SystemInit+0x20>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f9a:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <SystemInit+0x20>)
 8001f9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001fb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
               bl  SystemInit
 8001fb8:	f7ff ffea 	bl	8001f90 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fbc:	480c      	ldr	r0, [pc, #48]	@ (8001ff0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fbe:	490d      	ldr	r1, [pc, #52]	@ (8001ff4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8002000 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fe2:	f007 fd8f 	bl	8009b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe6:	f7fe fb03 	bl	80005f0 <main>
  bx  lr    
 8001fea:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001fec:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff4:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8001ff8:	0800ce34 	.word	0x0800ce34
  ldr r2, =_sbss
 8001ffc:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8002000:	200048bc 	.word	0x200048bc

08002004 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002004:	e7fe      	b.n	8002004 <ADC_IRQHandler>

08002006 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800200a:	f000 fa5d 	bl	80024c8 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800200e:	20ca      	movs	r0, #202	@ 0xca
 8002010:	f000 f95d 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8002014:	20c3      	movs	r0, #195	@ 0xc3
 8002016:	f000 f967 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800201a:	2008      	movs	r0, #8
 800201c:	f000 f964 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8002020:	2050      	movs	r0, #80	@ 0x50
 8002022:	f000 f961 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8002026:	20cf      	movs	r0, #207	@ 0xcf
 8002028:	f000 f951 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800202c:	2000      	movs	r0, #0
 800202e:	f000 f95b 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8002032:	20c1      	movs	r0, #193	@ 0xc1
 8002034:	f000 f958 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002038:	2030      	movs	r0, #48	@ 0x30
 800203a:	f000 f955 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800203e:	20ed      	movs	r0, #237	@ 0xed
 8002040:	f000 f945 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8002044:	2064      	movs	r0, #100	@ 0x64
 8002046:	f000 f94f 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800204a:	2003      	movs	r0, #3
 800204c:	f000 f94c 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8002050:	2012      	movs	r0, #18
 8002052:	f000 f949 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8002056:	2081      	movs	r0, #129	@ 0x81
 8002058:	f000 f946 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 800205c:	20e8      	movs	r0, #232	@ 0xe8
 800205e:	f000 f936 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8002062:	2085      	movs	r0, #133	@ 0x85
 8002064:	f000 f940 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002068:	2000      	movs	r0, #0
 800206a:	f000 f93d 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800206e:	2078      	movs	r0, #120	@ 0x78
 8002070:	f000 f93a 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002074:	20cb      	movs	r0, #203	@ 0xcb
 8002076:	f000 f92a 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800207a:	2039      	movs	r0, #57	@ 0x39
 800207c:	f000 f934 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8002080:	202c      	movs	r0, #44	@ 0x2c
 8002082:	f000 f931 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002086:	2000      	movs	r0, #0
 8002088:	f000 f92e 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 800208c:	2034      	movs	r0, #52	@ 0x34
 800208e:	f000 f92b 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8002092:	2002      	movs	r0, #2
 8002094:	f000 f928 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002098:	20f7      	movs	r0, #247	@ 0xf7
 800209a:	f000 f918 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800209e:	2020      	movs	r0, #32
 80020a0:	f000 f922 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80020a4:	20ea      	movs	r0, #234	@ 0xea
 80020a6:	f000 f912 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f000 f91c 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80020b0:	2000      	movs	r0, #0
 80020b2:	f000 f919 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80020b6:	20b1      	movs	r0, #177	@ 0xb1
 80020b8:	f000 f909 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80020bc:	2000      	movs	r0, #0
 80020be:	f000 f913 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80020c2:	201b      	movs	r0, #27
 80020c4:	f000 f910 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80020c8:	20b6      	movs	r0, #182	@ 0xb6
 80020ca:	f000 f900 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80020ce:	200a      	movs	r0, #10
 80020d0:	f000 f90a 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80020d4:	20a2      	movs	r0, #162	@ 0xa2
 80020d6:	f000 f907 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80020da:	20c0      	movs	r0, #192	@ 0xc0
 80020dc:	f000 f8f7 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80020e0:	2010      	movs	r0, #16
 80020e2:	f000 f901 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80020e6:	20c1      	movs	r0, #193	@ 0xc1
 80020e8:	f000 f8f1 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80020ec:	2010      	movs	r0, #16
 80020ee:	f000 f8fb 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80020f2:	20c5      	movs	r0, #197	@ 0xc5
 80020f4:	f000 f8eb 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80020f8:	2045      	movs	r0, #69	@ 0x45
 80020fa:	f000 f8f5 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80020fe:	2015      	movs	r0, #21
 8002100:	f000 f8f2 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8002104:	20c7      	movs	r0, #199	@ 0xc7
 8002106:	f000 f8e2 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800210a:	2090      	movs	r0, #144	@ 0x90
 800210c:	f000 f8ec 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8002110:	2036      	movs	r0, #54	@ 0x36
 8002112:	f000 f8dc 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8002116:	20c8      	movs	r0, #200	@ 0xc8
 8002118:	f000 f8e6 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800211c:	20f2      	movs	r0, #242	@ 0xf2
 800211e:	f000 f8d6 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002122:	2000      	movs	r0, #0
 8002124:	f000 f8e0 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002128:	20b0      	movs	r0, #176	@ 0xb0
 800212a:	f000 f8d0 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800212e:	20c2      	movs	r0, #194	@ 0xc2
 8002130:	f000 f8da 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002134:	20b6      	movs	r0, #182	@ 0xb6
 8002136:	f000 f8ca 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800213a:	200a      	movs	r0, #10
 800213c:	f000 f8d4 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8002140:	20a7      	movs	r0, #167	@ 0xa7
 8002142:	f000 f8d1 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8002146:	2027      	movs	r0, #39	@ 0x27
 8002148:	f000 f8ce 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800214c:	2004      	movs	r0, #4
 800214e:	f000 f8cb 	bl	80022e8 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8002152:	202a      	movs	r0, #42	@ 0x2a
 8002154:	f000 f8bb 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002158:	2000      	movs	r0, #0
 800215a:	f000 f8c5 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800215e:	2000      	movs	r0, #0
 8002160:	f000 f8c2 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002164:	2000      	movs	r0, #0
 8002166:	f000 f8bf 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 800216a:	20ef      	movs	r0, #239	@ 0xef
 800216c:	f000 f8bc 	bl	80022e8 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8002170:	202b      	movs	r0, #43	@ 0x2b
 8002172:	f000 f8ac 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002176:	2000      	movs	r0, #0
 8002178:	f000 f8b6 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800217c:	2000      	movs	r0, #0
 800217e:	f000 f8b3 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8002182:	2001      	movs	r0, #1
 8002184:	f000 f8b0 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8002188:	203f      	movs	r0, #63	@ 0x3f
 800218a:	f000 f8ad 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800218e:	20f6      	movs	r0, #246	@ 0xf6
 8002190:	f000 f89d 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002194:	2001      	movs	r0, #1
 8002196:	f000 f8a7 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800219a:	2000      	movs	r0, #0
 800219c:	f000 f8a4 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80021a0:	2006      	movs	r0, #6
 80021a2:	f000 f8a1 	bl	80022e8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80021a6:	202c      	movs	r0, #44	@ 0x2c
 80021a8:	f000 f891 	bl	80022ce <ili9341_WriteReg>
  LCD_Delay(200);
 80021ac:	20c8      	movs	r0, #200	@ 0xc8
 80021ae:	f000 fa79 	bl	80026a4 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80021b2:	2026      	movs	r0, #38	@ 0x26
 80021b4:	f000 f88b 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80021b8:	2001      	movs	r0, #1
 80021ba:	f000 f895 	bl	80022e8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80021be:	20e0      	movs	r0, #224	@ 0xe0
 80021c0:	f000 f885 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80021c4:	200f      	movs	r0, #15
 80021c6:	f000 f88f 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80021ca:	2029      	movs	r0, #41	@ 0x29
 80021cc:	f000 f88c 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80021d0:	2024      	movs	r0, #36	@ 0x24
 80021d2:	f000 f889 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80021d6:	200c      	movs	r0, #12
 80021d8:	f000 f886 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80021dc:	200e      	movs	r0, #14
 80021de:	f000 f883 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80021e2:	2009      	movs	r0, #9
 80021e4:	f000 f880 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80021e8:	204e      	movs	r0, #78	@ 0x4e
 80021ea:	f000 f87d 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80021ee:	2078      	movs	r0, #120	@ 0x78
 80021f0:	f000 f87a 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80021f4:	203c      	movs	r0, #60	@ 0x3c
 80021f6:	f000 f877 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80021fa:	2009      	movs	r0, #9
 80021fc:	f000 f874 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002200:	2013      	movs	r0, #19
 8002202:	f000 f871 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002206:	2005      	movs	r0, #5
 8002208:	f000 f86e 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 800220c:	2017      	movs	r0, #23
 800220e:	f000 f86b 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002212:	2011      	movs	r0, #17
 8002214:	f000 f868 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002218:	2000      	movs	r0, #0
 800221a:	f000 f865 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800221e:	20e1      	movs	r0, #225	@ 0xe1
 8002220:	f000 f855 	bl	80022ce <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002224:	2000      	movs	r0, #0
 8002226:	f000 f85f 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800222a:	2016      	movs	r0, #22
 800222c:	f000 f85c 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002230:	201b      	movs	r0, #27
 8002232:	f000 f859 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002236:	2004      	movs	r0, #4
 8002238:	f000 f856 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800223c:	2011      	movs	r0, #17
 800223e:	f000 f853 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8002242:	2007      	movs	r0, #7
 8002244:	f000 f850 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002248:	2031      	movs	r0, #49	@ 0x31
 800224a:	f000 f84d 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800224e:	2033      	movs	r0, #51	@ 0x33
 8002250:	f000 f84a 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8002254:	2042      	movs	r0, #66	@ 0x42
 8002256:	f000 f847 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800225a:	2005      	movs	r0, #5
 800225c:	f000 f844 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002260:	200c      	movs	r0, #12
 8002262:	f000 f841 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8002266:	200a      	movs	r0, #10
 8002268:	f000 f83e 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 800226c:	2028      	movs	r0, #40	@ 0x28
 800226e:	f000 f83b 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8002272:	202f      	movs	r0, #47	@ 0x2f
 8002274:	f000 f838 	bl	80022e8 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002278:	200f      	movs	r0, #15
 800227a:	f000 f835 	bl	80022e8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800227e:	2011      	movs	r0, #17
 8002280:	f000 f825 	bl	80022ce <ili9341_WriteReg>
  LCD_Delay(200);
 8002284:	20c8      	movs	r0, #200	@ 0xc8
 8002286:	f000 fa0d 	bl	80026a4 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800228a:	2029      	movs	r0, #41	@ 0x29
 800228c:	f000 f81f 	bl	80022ce <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002290:	202c      	movs	r0, #44	@ 0x2c
 8002292:	f000 f81c 	bl	80022ce <ili9341_WriteReg>
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}

0800229a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800229e:	f000 f913 	bl	80024c8 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80022a2:	2103      	movs	r1, #3
 80022a4:	20d3      	movs	r0, #211	@ 0xd3
 80022a6:	f000 f82c 	bl	8002302 <ili9341_ReadData>
 80022aa:	4603      	mov	r3, r0
 80022ac:	b29b      	uxth	r3, r3
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80022b6:	2029      	movs	r0, #41	@ 0x29
 80022b8:	f000 f809 	bl	80022ce <ili9341_WriteReg>
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80022c4:	2028      	movs	r0, #40	@ 0x28
 80022c6:	f000 f802 	bl	80022ce <ili9341_WriteReg>
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}

080022ce <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	4603      	mov	r3, r0
 80022d6:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f98e 	bl	80025fc <LCD_IO_WriteReg>
}
 80022e0:	bf00      	nop
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80022f2:	88fb      	ldrh	r3, [r7, #6]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 f95f 	bl	80025b8 <LCD_IO_WriteData>
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	4603      	mov	r3, r0
 800230a:	460a      	mov	r2, r1
 800230c:	80fb      	strh	r3, [r7, #6]
 800230e:	4613      	mov	r3, r2
 8002310:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8002312:	797a      	ldrb	r2, [r7, #5]
 8002314:	88fb      	ldrh	r3, [r7, #6]
 8002316:	4611      	mov	r1, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f000 f991 	bl	8002640 <LCD_IO_ReadData>
 800231e:	4603      	mov	r3, r0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800232c:	23f0      	movs	r3, #240	@ 0xf0
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800233c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8002340:	4618      	mov	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002350:	4819      	ldr	r0, [pc, #100]	@ (80023b8 <SPIx_Init+0x6c>)
 8002352:	f004 fac9 	bl	80068e8 <HAL_SPI_GetState>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d12b      	bne.n	80023b4 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800235c:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <SPIx_Init+0x6c>)
 800235e:	4a17      	ldr	r2, [pc, #92]	@ (80023bc <SPIx_Init+0x70>)
 8002360:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002362:	4b15      	ldr	r3, [pc, #84]	@ (80023b8 <SPIx_Init+0x6c>)
 8002364:	2218      	movs	r2, #24
 8002366:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002368:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <SPIx_Init+0x6c>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800236e:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <SPIx_Init+0x6c>)
 8002370:	2200      	movs	r2, #0
 8002372:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002374:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <SPIx_Init+0x6c>)
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800237a:	4b0f      	ldr	r3, [pc, #60]	@ (80023b8 <SPIx_Init+0x6c>)
 800237c:	2200      	movs	r2, #0
 800237e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002380:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <SPIx_Init+0x6c>)
 8002382:	2207      	movs	r2, #7
 8002384:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002386:	4b0c      	ldr	r3, [pc, #48]	@ (80023b8 <SPIx_Init+0x6c>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800238c:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <SPIx_Init+0x6c>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002392:	4b09      	ldr	r3, [pc, #36]	@ (80023b8 <SPIx_Init+0x6c>)
 8002394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002398:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800239a:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <SPIx_Init+0x6c>)
 800239c:	2200      	movs	r2, #0
 800239e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <SPIx_Init+0x6c>)
 80023a2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023a6:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 80023a8:	4803      	ldr	r0, [pc, #12]	@ (80023b8 <SPIx_Init+0x6c>)
 80023aa:	f000 f853 	bl	8002454 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80023ae:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <SPIx_Init+0x6c>)
 80023b0:	f003 fde3 	bl	8005f7a <HAL_SPI_Init>
  }
}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	200005d4 	.word	0x200005d4
 80023bc:	40015000 	.word	0x40015000

080023c0 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	4b09      	ldr	r3, [pc, #36]	@ (80023f8 <SPIx_Read+0x38>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f107 0108 	add.w	r1, r7, #8
 80023da:	4808      	ldr	r0, [pc, #32]	@ (80023fc <SPIx_Read+0x3c>)
 80023dc:	f003 ffc2 	bl	8006364 <HAL_SPI_Receive>
 80023e0:	4603      	mov	r3, r0
 80023e2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80023ea:	f000 f827 	bl	800243c <SPIx_Error>
  }

  return readvalue;
 80023ee:	68bb      	ldr	r3, [r7, #8]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	2000004c 	.word	0x2000004c
 80023fc:	200005d4 	.word	0x200005d4

08002400 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 800240e:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <SPIx_Write+0x34>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	1db9      	adds	r1, r7, #6
 8002414:	2201      	movs	r2, #1
 8002416:	4808      	ldr	r0, [pc, #32]	@ (8002438 <SPIx_Write+0x38>)
 8002418:	f003 fe60 	bl	80060dc <HAL_SPI_Transmit>
 800241c:	4603      	mov	r3, r0
 800241e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002426:	f000 f809 	bl	800243c <SPIx_Error>
  }
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	2000004c 	.word	0x2000004c
 8002438:	200005d4 	.word	0x200005d4

0800243c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002440:	4803      	ldr	r0, [pc, #12]	@ (8002450 <SPIx_Error+0x14>)
 8002442:	f003 fe23 	bl	800608c <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002446:	f7ff ff81 	bl	800234c <SPIx_Init>
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200005d4 	.word	0x200005d4

08002454 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	@ 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	4b17      	ldr	r3, [pc, #92]	@ (80024c0 <SPIx_MspInit+0x6c>)
 8002462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002464:	4a16      	ldr	r2, [pc, #88]	@ (80024c0 <SPIx_MspInit+0x6c>)
 8002466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800246a:	6453      	str	r3, [r2, #68]	@ 0x44
 800246c:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <SPIx_MspInit+0x6c>)
 800246e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002470:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <SPIx_MspInit+0x6c>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002480:	4a0f      	ldr	r2, [pc, #60]	@ (80024c0 <SPIx_MspInit+0x6c>)
 8002482:	f043 0320 	orr.w	r3, r3, #32
 8002486:	6313      	str	r3, [r2, #48]	@ 0x30
 8002488:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <SPIx_MspInit+0x6c>)
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	f003 0320 	and.w	r3, r3, #32
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002494:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002498:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800249a:	2302      	movs	r3, #2
 800249c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800249e:	2302      	movs	r3, #2
 80024a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80024a2:	2301      	movs	r3, #1
 80024a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80024a6:	2305      	movs	r3, #5
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	4619      	mov	r1, r3
 80024b0:	4804      	ldr	r0, [pc, #16]	@ (80024c4 <SPIx_MspInit+0x70>)
 80024b2:	f001 fe27 	bl	8004104 <HAL_GPIO_Init>
}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	@ 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40021400 	.word	0x40021400

080024c8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 80024ce:	4b36      	ldr	r3, [pc, #216]	@ (80025a8 <LCD_IO_Init+0xe0>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d164      	bne.n	80025a0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80024d6:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <LCD_IO_Init+0xe0>)
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80024dc:	2300      	movs	r3, #0
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	4b32      	ldr	r3, [pc, #200]	@ (80025ac <LCD_IO_Init+0xe4>)
 80024e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e4:	4a31      	ldr	r2, [pc, #196]	@ (80025ac <LCD_IO_Init+0xe4>)
 80024e6:	f043 0308 	orr.w	r3, r3, #8
 80024ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ec:	4b2f      	ldr	r3, [pc, #188]	@ (80025ac <LCD_IO_Init+0xe4>)
 80024ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80024f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80024fe:	2301      	movs	r3, #1
 8002500:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002506:	2302      	movs	r3, #2
 8002508:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800250a:	f107 030c 	add.w	r3, r7, #12
 800250e:	4619      	mov	r1, r3
 8002510:	4827      	ldr	r0, [pc, #156]	@ (80025b0 <LCD_IO_Init+0xe8>)
 8002512:	f001 fdf7 	bl	8004104 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
 800251a:	4b24      	ldr	r3, [pc, #144]	@ (80025ac <LCD_IO_Init+0xe4>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	4a23      	ldr	r2, [pc, #140]	@ (80025ac <LCD_IO_Init+0xe4>)
 8002520:	f043 0308 	orr.w	r3, r3, #8
 8002524:	6313      	str	r3, [r2, #48]	@ 0x30
 8002526:	4b21      	ldr	r3, [pc, #132]	@ (80025ac <LCD_IO_Init+0xe4>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	607b      	str	r3, [r7, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002532:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002536:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002538:	2301      	movs	r3, #1
 800253a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002540:	2302      	movs	r3, #2
 8002542:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002544:	f107 030c 	add.w	r3, r7, #12
 8002548:	4619      	mov	r1, r3
 800254a:	4819      	ldr	r0, [pc, #100]	@ (80025b0 <LCD_IO_Init+0xe8>)
 800254c:	f001 fdda 	bl	8004104 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002550:	2300      	movs	r3, #0
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <LCD_IO_Init+0xe4>)
 8002556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002558:	4a14      	ldr	r2, [pc, #80]	@ (80025ac <LCD_IO_Init+0xe4>)
 800255a:	f043 0304 	orr.w	r3, r3, #4
 800255e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002560:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <LCD_IO_Init+0xe4>)
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	603b      	str	r3, [r7, #0]
 800256a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800256c:	2304      	movs	r3, #4
 800256e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002570:	2301      	movs	r3, #1
 8002572:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002578:	2302      	movs	r3, #2
 800257a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	4619      	mov	r1, r3
 8002582:	480c      	ldr	r0, [pc, #48]	@ (80025b4 <LCD_IO_Init+0xec>)
 8002584:	f001 fdbe 	bl	8004104 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002588:	2200      	movs	r2, #0
 800258a:	2104      	movs	r1, #4
 800258c:	4809      	ldr	r0, [pc, #36]	@ (80025b4 <LCD_IO_Init+0xec>)
 800258e:	f002 f871 	bl	8004674 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002592:	2201      	movs	r2, #1
 8002594:	2104      	movs	r1, #4
 8002596:	4807      	ldr	r0, [pc, #28]	@ (80025b4 <LCD_IO_Init+0xec>)
 8002598:	f002 f86c 	bl	8004674 <HAL_GPIO_WritePin>

    SPIx_Init();
 800259c:	f7ff fed6 	bl	800234c <SPIx_Init>
  }
}
 80025a0:	bf00      	nop
 80025a2:	3720      	adds	r7, #32
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	2000062c 	.word	0x2000062c
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020c00 	.word	0x40020c00
 80025b4:	40020800 	.word	0x40020800

080025b8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80025c2:	2201      	movs	r2, #1
 80025c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025c8:	480a      	ldr	r0, [pc, #40]	@ (80025f4 <LCD_IO_WriteData+0x3c>)
 80025ca:	f002 f853 	bl	8004674 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80025ce:	2200      	movs	r2, #0
 80025d0:	2104      	movs	r1, #4
 80025d2:	4809      	ldr	r0, [pc, #36]	@ (80025f8 <LCD_IO_WriteData+0x40>)
 80025d4:	f002 f84e 	bl	8004674 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff ff10 	bl	8002400 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80025e0:	2201      	movs	r2, #1
 80025e2:	2104      	movs	r1, #4
 80025e4:	4804      	ldr	r0, [pc, #16]	@ (80025f8 <LCD_IO_WriteData+0x40>)
 80025e6:	f002 f845 	bl	8004674 <HAL_GPIO_WritePin>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40020c00 	.word	0x40020c00
 80025f8:	40020800 	.word	0x40020800

080025fc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002606:	2200      	movs	r2, #0
 8002608:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800260c:	480a      	ldr	r0, [pc, #40]	@ (8002638 <LCD_IO_WriteReg+0x3c>)
 800260e:	f002 f831 	bl	8004674 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002612:	2200      	movs	r2, #0
 8002614:	2104      	movs	r1, #4
 8002616:	4809      	ldr	r0, [pc, #36]	@ (800263c <LCD_IO_WriteReg+0x40>)
 8002618:	f002 f82c 	bl	8004674 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	b29b      	uxth	r3, r3
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff feed 	bl	8002400 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002626:	2201      	movs	r2, #1
 8002628:	2104      	movs	r1, #4
 800262a:	4804      	ldr	r0, [pc, #16]	@ (800263c <LCD_IO_WriteReg+0x40>)
 800262c:	f002 f822 	bl	8004674 <HAL_GPIO_WritePin>
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40020c00 	.word	0x40020c00
 800263c:	40020800 	.word	0x40020800

08002640 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	460a      	mov	r2, r1
 800264a:	80fb      	strh	r3, [r7, #6]
 800264c:	4613      	mov	r3, r2
 800264e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002654:	2200      	movs	r2, #0
 8002656:	2104      	movs	r1, #4
 8002658:	4810      	ldr	r0, [pc, #64]	@ (800269c <LCD_IO_ReadData+0x5c>)
 800265a:	f002 f80b 	bl	8004674 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800265e:	2200      	movs	r2, #0
 8002660:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002664:	480e      	ldr	r0, [pc, #56]	@ (80026a0 <LCD_IO_ReadData+0x60>)
 8002666:	f002 f805 	bl	8004674 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff fec7 	bl	8002400 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8002672:	797b      	ldrb	r3, [r7, #5]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fea3 	bl	80023c0 <SPIx_Read>
 800267a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800267c:	2201      	movs	r2, #1
 800267e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002682:	4807      	ldr	r0, [pc, #28]	@ (80026a0 <LCD_IO_ReadData+0x60>)
 8002684:	f001 fff6 	bl	8004674 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002688:	2201      	movs	r2, #1
 800268a:	2104      	movs	r1, #4
 800268c:	4803      	ldr	r0, [pc, #12]	@ (800269c <LCD_IO_ReadData+0x5c>)
 800268e:	f001 fff1 	bl	8004674 <HAL_GPIO_WritePin>

  return readvalue;
 8002692:	68fb      	ldr	r3, [r7, #12]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40020800 	.word	0x40020800
 80026a0:	40020c00 	.word	0x40020c00

080026a4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 ffd9 	bl	8003664 <HAL_Delay>
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 80026c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026c2:	4a2e      	ldr	r2, [pc, #184]	@ (800277c <BSP_LCD_Init+0xc0>)
 80026c4:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80026c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026c8:	2209      	movs	r2, #9
 80026ca:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80026cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80026d2:	4b29      	ldr	r3, [pc, #164]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026d4:	221d      	movs	r2, #29
 80026d6:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80026d8:	4b27      	ldr	r3, [pc, #156]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026da:	2203      	movs	r2, #3
 80026dc:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 80026de:	4b26      	ldr	r3, [pc, #152]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026e0:	f240 120d 	movw	r2, #269	@ 0x10d
 80026e4:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 80026e6:	4b24      	ldr	r3, [pc, #144]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026e8:	f240 1243 	movw	r2, #323	@ 0x143
 80026ec:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026f0:	f240 1217 	movw	r2, #279	@ 0x117
 80026f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <BSP_LCD_Init+0xbc>)
 80026f8:	f240 1247 	movw	r2, #327	@ 0x147
 80026fc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 80026fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8002706:	4b1c      	ldr	r3, [pc, #112]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 800270e:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002716:	4b1a      	ldr	r3, [pc, #104]	@ (8002780 <BSP_LCD_Init+0xc4>)
 8002718:	2208      	movs	r2, #8
 800271a:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800271c:	4b18      	ldr	r3, [pc, #96]	@ (8002780 <BSP_LCD_Init+0xc4>)
 800271e:	22c0      	movs	r2, #192	@ 0xc0
 8002720:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002722:	4b17      	ldr	r3, [pc, #92]	@ (8002780 <BSP_LCD_Init+0xc4>)
 8002724:	2204      	movs	r2, #4
 8002726:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002728:	4b15      	ldr	r3, [pc, #84]	@ (8002780 <BSP_LCD_Init+0xc4>)
 800272a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002730:	4813      	ldr	r0, [pc, #76]	@ (8002780 <BSP_LCD_Init+0xc4>)
 8002732:	f003 f951 	bl	80059d8 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002738:	2200      	movs	r2, #0
 800273a:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800273c:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <BSP_LCD_Init+0xbc>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002742:	4b0d      	ldr	r3, [pc, #52]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002744:	2200      	movs	r2, #0
 8002746:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002748:	4b0b      	ldr	r3, [pc, #44]	@ (8002778 <BSP_LCD_Init+0xbc>)
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 800274e:	f000 fb8f 	bl	8002e70 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 8002752:	4809      	ldr	r0, [pc, #36]	@ (8002778 <BSP_LCD_Init+0xbc>)
 8002754:	f002 f97f 	bl	8004a56 <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8002758:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <BSP_LCD_Init+0xc8>)
 800275a:	4a0b      	ldr	r2, [pc, #44]	@ (8002788 <BSP_LCD_Init+0xcc>)
 800275c:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 800275e:	4b09      	ldr	r3, [pc, #36]	@ (8002784 <BSP_LCD_Init+0xc8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002766:	f000 fd71 	bl	800324c <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800276a:	4808      	ldr	r0, [pc, #32]	@ (800278c <BSP_LCD_Init+0xd0>)
 800276c:	f000 f920 	bl	80029b0 <BSP_LCD_SetFont>

  return LCD_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000630 	.word	0x20000630
 800277c:	40016800 	.word	0x40016800
 8002780:	20000718 	.word	0x20000718
 8002784:	20000764 	.word	0x20000764
 8002788:	20000014 	.word	0x20000014
 800278c:	20000050 	.word	0x20000050

08002790 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002794:	4b03      	ldr	r3, [pc, #12]	@ (80027a4 <BSP_LCD_GetXSize+0x14>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279a:	4798      	blx	r3
 800279c:	4603      	mov	r3, r0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000764 	.word	0x20000764

080027a8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80027ac:	4b03      	ldr	r3, [pc, #12]	@ (80027bc <BSP_LCD_GetYSize+0x14>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	4798      	blx	r3
 80027b4:	4603      	mov	r3, r0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000764 	.word	0x20000764

080027c0 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b090      	sub	sp, #64	@ 0x40
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	6039      	str	r1, [r7, #0]
 80027ca:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80027d0:	f7ff ffde 	bl	8002790 <BSP_LCD_GetXSize>
 80027d4:	4603      	mov	r3, r0
 80027d6:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80027dc:	f7ff ffe4 	bl	80027a8 <BSP_LCD_GetYSize>
 80027e0:	4603      	mov	r3, r0
 80027e2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80027e4:	2300      	movs	r3, #0
 80027e6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 80027ec:	23ff      	movs	r3, #255	@ 0xff
 80027ee:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002806:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800280a:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800280c:	2307      	movs	r3, #7
 800280e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002810:	f7ff ffbe 	bl	8002790 <BSP_LCD_GetXSize>
 8002814:	4603      	mov	r3, r0
 8002816:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002818:	f7ff ffc6 	bl	80027a8 <BSP_LCD_GetYSize>
 800281c:	4603      	mov	r3, r0
 800281e:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8002820:	88fa      	ldrh	r2, [r7, #6]
 8002822:	f107 030c 	add.w	r3, r7, #12
 8002826:	4619      	mov	r1, r3
 8002828:	4814      	ldr	r0, [pc, #80]	@ (800287c <BSP_LCD_LayerDefaultInit+0xbc>)
 800282a:	f002 f9b1 	bl	8004b90 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800282e:	88fa      	ldrh	r2, [r7, #6]
 8002830:	4913      	ldr	r1, [pc, #76]	@ (8002880 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002832:	4613      	mov	r3, r2
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	4413      	add	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	440b      	add	r3, r1
 800283c:	3304      	adds	r3, #4
 800283e:	f04f 32ff 	mov.w	r2, #4294967295
 8002842:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002844:	88fa      	ldrh	r2, [r7, #6]
 8002846:	490e      	ldr	r1, [pc, #56]	@ (8002880 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002848:	4613      	mov	r3, r2
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	440b      	add	r3, r1
 8002852:	3308      	adds	r3, #8
 8002854:	4a0b      	ldr	r2, [pc, #44]	@ (8002884 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002856:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002858:	88fa      	ldrh	r2, [r7, #6]
 800285a:	4909      	ldr	r1, [pc, #36]	@ (8002880 <BSP_LCD_LayerDefaultInit+0xc0>)
 800285c:	4613      	mov	r3, r2
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800286a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800286c:	4803      	ldr	r0, [pc, #12]	@ (800287c <BSP_LCD_LayerDefaultInit+0xbc>)
 800286e:	f002 fa4b 	bl	8004d08 <HAL_LTDC_EnableDither>
}
 8002872:	bf00      	nop
 8002874:	3740      	adds	r7, #64	@ 0x40
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000630 	.word	0x20000630
 8002880:	2000074c 	.word	0x2000074c
 8002884:	20000050 	.word	0x20000050

08002888 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002890:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <BSP_LCD_SelectLayer+0x1c>)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6013      	str	r3, [r2, #0]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	20000748 	.word	0x20000748

080028a8 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
  if (state == ENABLE)
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d112      	bne.n	80028e0 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 80028ba:	4b19      	ldr	r3, [pc, #100]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	01db      	lsls	r3, r3, #7
 80028c4:	4413      	add	r3, r2
 80028c6:	3384      	adds	r3, #132	@ 0x84
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a15      	ldr	r2, [pc, #84]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 80028cc:	6812      	ldr	r2, [r2, #0]
 80028ce:	4611      	mov	r1, r2
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	01d2      	lsls	r2, r2, #7
 80028d4:	440a      	add	r2, r1
 80028d6:	3284      	adds	r2, #132	@ 0x84
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e011      	b.n	8002904 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 80028e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	461a      	mov	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	01db      	lsls	r3, r3, #7
 80028ea:	4413      	add	r3, r2
 80028ec:	3384      	adds	r3, #132	@ 0x84
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	4611      	mov	r1, r2
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	01d2      	lsls	r2, r2, #7
 80028fa:	440a      	add	r2, r1
 80028fc:	3284      	adds	r2, #132	@ 0x84
 80028fe:	f023 0301 	bic.w	r3, r3, #1
 8002902:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8002904:	4b06      	ldr	r3, [pc, #24]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800290a:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <BSP_LCD_SetLayerVisible+0x78>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0201 	orr.w	r2, r2, #1
 8002912:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	20000630 	.word	0x20000630

08002924 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6839      	ldr	r1, [r7, #0]
 8002932:	4805      	ldr	r0, [pc, #20]	@ (8002948 <BSP_LCD_SetColorKeying+0x24>)
 8002934:	f002 f96a 	bl	8004c0c <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4803      	ldr	r0, [pc, #12]	@ (8002948 <BSP_LCD_SetColorKeying+0x24>)
 800293c:	f002 f9aa 	bl	8004c94 <HAL_LTDC_EnableColorKeying>
}
 8002940:	bf00      	nop
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20000630 	.word	0x20000630

0800294c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002954:	4b07      	ldr	r3, [pc, #28]	@ (8002974 <BSP_LCD_SetTextColor+0x28>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4907      	ldr	r1, [pc, #28]	@ (8002978 <BSP_LCD_SetTextColor+0x2c>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	601a      	str	r2, [r3, #0]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	20000748 	.word	0x20000748
 8002978:	2000074c 	.word	0x2000074c

0800297c <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <BSP_LCD_SetBackColor+0x2c>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	4908      	ldr	r1, [pc, #32]	@ (80029ac <BSP_LCD_SetBackColor+0x30>)
 800298a:	4613      	mov	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	3304      	adds	r3, #4
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	601a      	str	r2, [r3, #0]
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000748 	.word	0x20000748
 80029ac:	2000074c 	.word	0x2000074c

080029b0 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80029b8:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <BSP_LCD_SetFont+0x2c>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	4908      	ldr	r1, [pc, #32]	@ (80029e0 <BSP_LCD_SetFont+0x30>)
 80029be:	4613      	mov	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	4413      	add	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	440b      	add	r3, r1
 80029c8:	3308      	adds	r3, #8
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	601a      	str	r2, [r3, #0]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20000748 	.word	0x20000748
 80029e0:	2000074c 	.word	0x2000074c

080029e4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80029e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 80029ec:	4b0f      	ldr	r3, [pc, #60]	@ (8002a2c <BSP_LCD_Clear+0x48>)
 80029ee:	681c      	ldr	r4, [r3, #0]
 80029f0:	4b0e      	ldr	r3, [pc, #56]	@ (8002a2c <BSP_LCD_Clear+0x48>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002a30 <BSP_LCD_Clear+0x4c>)
 80029f6:	2134      	movs	r1, #52	@ 0x34
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	335c      	adds	r3, #92	@ 0x5c
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	461e      	mov	r6, r3
 8002a04:	f7ff fec4 	bl	8002790 <BSP_LCD_GetXSize>
 8002a08:	4605      	mov	r5, r0
 8002a0a:	f7ff fecd 	bl	80027a8 <BSP_LCD_GetYSize>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	9301      	str	r3, [sp, #4]
 8002a14:	2300      	movs	r3, #0
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	462a      	mov	r2, r5
 8002a1c:	4631      	mov	r1, r6
 8002a1e:	4620      	mov	r0, r4
 8002a20:	f000 fbdc 	bl	80031dc <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a2c:	20000748 	.word	0x20000748
 8002a30:	20000630 	.word	0x20000630

08002a34 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002a34:	b590      	push	{r4, r7, lr}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	80fb      	strh	r3, [r7, #6]
 8002a3e:	460b      	mov	r3, r1
 8002a40:	80bb      	strh	r3, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002a46:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab4 <BSP_LCD_DisplayChar+0x80>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	491b      	ldr	r1, [pc, #108]	@ (8002ab8 <BSP_LCD_DisplayChar+0x84>)
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	3308      	adds	r3, #8
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6819      	ldr	r1, [r3, #0]
 8002a5c:	78fb      	ldrb	r3, [r7, #3]
 8002a5e:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002a62:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <BSP_LCD_DisplayChar+0x80>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	4c14      	ldr	r4, [pc, #80]	@ (8002ab8 <BSP_LCD_DisplayChar+0x84>)
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4423      	add	r3, r4
 8002a72:	3308      	adds	r3, #8
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002a78:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab4 <BSP_LCD_DisplayChar+0x80>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4c0d      	ldr	r4, [pc, #52]	@ (8002ab8 <BSP_LCD_DisplayChar+0x84>)
 8002a82:	4613      	mov	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4423      	add	r3, r4
 8002a8c:	3308      	adds	r3, #8
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	889b      	ldrh	r3, [r3, #4]
 8002a92:	3307      	adds	r3, #7
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	da00      	bge.n	8002a9a <BSP_LCD_DisplayChar+0x66>
 8002a98:	3307      	adds	r3, #7
 8002a9a:	10db      	asrs	r3, r3, #3
 8002a9c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002aa0:	18ca      	adds	r2, r1, r3
 8002aa2:	88b9      	ldrh	r1, [r7, #4]
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fade 	bl	8003068 <DrawChar>
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd90      	pop	{r4, r7, pc}
 8002ab4:	20000748 	.word	0x20000748
 8002ab8:	2000074c 	.word	0x2000074c

08002abc <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002abc:	b5b0      	push	{r4, r5, r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60ba      	str	r2, [r7, #8]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	81fb      	strh	r3, [r7, #14]
 8002aca:	460b      	mov	r3, r1
 8002acc:	81bb      	strh	r3, [r7, #12]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	83fb      	strh	r3, [r7, #30]
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8002ae6:	e002      	b.n	8002aee <BSP_LCD_DisplayStringAt+0x32>
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	3301      	adds	r3, #1
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	617a      	str	r2, [r7, #20]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f6      	bne.n	8002ae8 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 8002afa:	f7ff fe49 	bl	8002790 <BSP_LCD_GetXSize>
 8002afe:	4601      	mov	r1, r0
 8002b00:	4b4b      	ldr	r3, [pc, #300]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	484b      	ldr	r0, [pc, #300]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002b06:	4613      	mov	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4403      	add	r3, r0
 8002b10:	3308      	adds	r3, #8
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	889b      	ldrh	r3, [r3, #4]
 8002b16:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b1a:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d01c      	beq.n	8002b5c <BSP_LCD_DisplayStringAt+0xa0>
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	dc33      	bgt.n	8002b8e <BSP_LCD_DisplayStringAt+0xd2>
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d002      	beq.n	8002b30 <BSP_LCD_DisplayStringAt+0x74>
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d019      	beq.n	8002b62 <BSP_LCD_DisplayStringAt+0xa6>
 8002b2e:	e02e      	b.n	8002b8e <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	1ad1      	subs	r1, r2, r3
 8002b36:	4b3e      	ldr	r3, [pc, #248]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	483e      	ldr	r0, [pc, #248]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4403      	add	r3, r0
 8002b46:	3308      	adds	r3, #8
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	889b      	ldrh	r3, [r3, #4]
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	89fb      	ldrh	r3, [r7, #14]
 8002b56:	4413      	add	r3, r2
 8002b58:	83fb      	strh	r3, [r7, #30]
      break;
 8002b5a:	e01b      	b.n	8002b94 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8002b5c:	89fb      	ldrh	r3, [r7, #14]
 8002b5e:	83fb      	strh	r3, [r7, #30]
      break;
 8002b60:	e018      	b.n	8002b94 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	b299      	uxth	r1, r3
 8002b6a:	4b31      	ldr	r3, [pc, #196]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	4831      	ldr	r0, [pc, #196]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4403      	add	r3, r0
 8002b7a:	3308      	adds	r3, #8
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	889b      	ldrh	r3, [r3, #4]
 8002b80:	fb11 f303 	smulbb	r3, r1, r3
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	89fb      	ldrh	r3, [r7, #14]
 8002b88:	4413      	add	r3, r2
 8002b8a:	83fb      	strh	r3, [r7, #30]
      break;
 8002b8c:	e002      	b.n	8002b94 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8002b8e:	89fb      	ldrh	r3, [r7, #14]
 8002b90:	83fb      	strh	r3, [r7, #30]
      break;
 8002b92:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002b94:	e01a      	b.n	8002bcc <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	89b9      	ldrh	r1, [r7, #12]
 8002b9c:	8bfb      	ldrh	r3, [r7, #30]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff ff48 	bl	8002a34 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002ba4:	4b22      	ldr	r3, [pc, #136]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4922      	ldr	r1, [pc, #136]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3308      	adds	r3, #8
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	889a      	ldrh	r2, [r3, #4]
 8002bba:	8bfb      	ldrh	r3, [r7, #30]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	60bb      	str	r3, [r7, #8]
    i++;
 8002bc6:	8bbb      	ldrh	r3, [r7, #28]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	b2dc      	uxtb	r4, r3
 8002bda:	f7ff fdd9 	bl	8002790 <BSP_LCD_GetXSize>
 8002bde:	8bb9      	ldrh	r1, [r7, #28]
 8002be0:	4b13      	ldr	r3, [pc, #76]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4d13      	ldr	r5, [pc, #76]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	442b      	add	r3, r5
 8002bf0:	3308      	adds	r3, #8
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	889b      	ldrh	r3, [r3, #4]
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	1ac3      	subs	r3, r0, r3
 8002bfc:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <BSP_LCD_DisplayStringAt+0x174>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	480c      	ldr	r0, [pc, #48]	@ (8002c34 <BSP_LCD_DisplayStringAt+0x178>)
 8002c04:	4613      	mov	r3, r2
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4403      	add	r3, r0
 8002c0e:	3308      	adds	r3, #8
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002c14:	4299      	cmp	r1, r3
 8002c16:	bf2c      	ite	cs
 8002c18:	2301      	movcs	r3, #1
 8002c1a:	2300      	movcc	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4023      	ands	r3, r4
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1b7      	bne.n	8002b96 <BSP_LCD_DisplayStringAt+0xda>
  }
}
 8002c26:	bf00      	nop
 8002c28:	bf00      	nop
 8002c2a:	3720      	adds	r7, #32
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c30:	20000748 	.word	0x20000748
 8002c34:	2000074c 	.word	0x2000074c

08002c38 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002c38:	b5b0      	push	{r4, r5, r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af02      	add	r7, sp, #8
 8002c3e:	4603      	mov	r3, r0
 8002c40:	80fb      	strh	r3, [r7, #6]
 8002c42:	460b      	mov	r3, r1
 8002c44:	80bb      	strh	r3, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <BSP_LCD_DrawHLine+0x70>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a16      	ldr	r2, [pc, #88]	@ (8002cac <BSP_LCD_DrawHLine+0x74>)
 8002c54:	2134      	movs	r1, #52	@ 0x34
 8002c56:	fb01 f303 	mul.w	r3, r1, r3
 8002c5a:	4413      	add	r3, r2
 8002c5c:	335c      	adds	r3, #92	@ 0x5c
 8002c5e:	681c      	ldr	r4, [r3, #0]
 8002c60:	f7ff fd96 	bl	8002790 <BSP_LCD_GetXSize>
 8002c64:	4602      	mov	r2, r0
 8002c66:	88bb      	ldrh	r3, [r7, #4]
 8002c68:	fb03 f202 	mul.w	r2, r3, r2
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	4413      	add	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4423      	add	r3, r4
 8002c74:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002c76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <BSP_LCD_DrawHLine+0x70>)
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	68f9      	ldr	r1, [r7, #12]
 8002c7c:	887c      	ldrh	r4, [r7, #2]
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <BSP_LCD_DrawHLine+0x70>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4d0b      	ldr	r5, [pc, #44]	@ (8002cb0 <BSP_LCD_DrawHLine+0x78>)
 8002c84:	4613      	mov	r3, r2
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	4413      	add	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	442b      	add	r3, r5
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2300      	movs	r3, #0
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	2301      	movs	r3, #1
 8002c98:	4622      	mov	r2, r4
 8002c9a:	f000 fa9f 	bl	80031dc <FillBuffer>
}
 8002c9e:	bf00      	nop
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20000748 	.word	0x20000748
 8002cac:	20000630 	.word	0x20000630
 8002cb0:	2000074c 	.word	0x2000074c

08002cb4 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80fb      	strh	r3, [r7, #6]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	80bb      	strh	r3, [r7, #4]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002cca:	4b18      	ldr	r3, [pc, #96]	@ (8002d2c <BSP_LCD_DrawVLine+0x78>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a18      	ldr	r2, [pc, #96]	@ (8002d30 <BSP_LCD_DrawVLine+0x7c>)
 8002cd0:	2134      	movs	r1, #52	@ 0x34
 8002cd2:	fb01 f303 	mul.w	r3, r1, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	335c      	adds	r3, #92	@ 0x5c
 8002cda:	681c      	ldr	r4, [r3, #0]
 8002cdc:	f7ff fd58 	bl	8002790 <BSP_LCD_GetXSize>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	88bb      	ldrh	r3, [r7, #4]
 8002ce4:	fb03 f202 	mul.w	r2, r3, r2
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4423      	add	r3, r4
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d2c <BSP_LCD_DrawVLine+0x78>)
 8002cf4:	681c      	ldr	r4, [r3, #0]
 8002cf6:	68fd      	ldr	r5, [r7, #12]
 8002cf8:	887e      	ldrh	r6, [r7, #2]
 8002cfa:	f7ff fd49 	bl	8002790 <BSP_LCD_GetXSize>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	1e59      	subs	r1, r3, #1
 8002d02:	4b0a      	ldr	r3, [pc, #40]	@ (8002d2c <BSP_LCD_DrawVLine+0x78>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	480b      	ldr	r0, [pc, #44]	@ (8002d34 <BSP_LCD_DrawVLine+0x80>)
 8002d08:	4613      	mov	r3, r2
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	4413      	add	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4403      	add	r3, r0
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	9301      	str	r3, [sp, #4]
 8002d16:	9100      	str	r1, [sp, #0]
 8002d18:	4633      	mov	r3, r6
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	4629      	mov	r1, r5
 8002d1e:	4620      	mov	r0, r4
 8002d20:	f000 fa5c 	bl	80031dc <FillBuffer>
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d2c:	20000748 	.word	0x20000748
 8002d30:	20000630 	.word	0x20000630
 8002d34:	2000074c 	.word	0x2000074c

08002d38 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4604      	mov	r4, r0
 8002d40:	4608      	mov	r0, r1
 8002d42:	4611      	mov	r1, r2
 8002d44:	461a      	mov	r2, r3
 8002d46:	4623      	mov	r3, r4
 8002d48:	80fb      	strh	r3, [r7, #6]
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	80bb      	strh	r3, [r7, #4]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	807b      	strh	r3, [r7, #2]
 8002d52:	4613      	mov	r3, r2
 8002d54:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8002d56:	887a      	ldrh	r2, [r7, #2]
 8002d58:	88b9      	ldrh	r1, [r7, #4]
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff6b 	bl	8002c38 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 8002d62:	88ba      	ldrh	r2, [r7, #4]
 8002d64:	883b      	ldrh	r3, [r7, #0]
 8002d66:	4413      	add	r3, r2
 8002d68:	b299      	uxth	r1, r3
 8002d6a:	887a      	ldrh	r2, [r7, #2]
 8002d6c:	88fb      	ldrh	r3, [r7, #6]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff ff62 	bl	8002c38 <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8002d74:	883a      	ldrh	r2, [r7, #0]
 8002d76:	88b9      	ldrh	r1, [r7, #4]
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff ff9a 	bl	8002cb4 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8002d80:	88fa      	ldrh	r2, [r7, #6]
 8002d82:	887b      	ldrh	r3, [r7, #2]
 8002d84:	4413      	add	r3, r2
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	883a      	ldrh	r2, [r7, #0]
 8002d8a:	88b9      	ldrh	r1, [r7, #4]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff ff91 	bl	8002cb4 <BSP_LCD_DrawVLine>
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd90      	pop	{r4, r7, pc}
	...

08002d9c <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da0:	b086      	sub	sp, #24
 8002da2:	af02      	add	r7, sp, #8
 8002da4:	4604      	mov	r4, r0
 8002da6:	4608      	mov	r0, r1
 8002da8:	4611      	mov	r1, r2
 8002daa:	461a      	mov	r2, r3
 8002dac:	4623      	mov	r3, r4
 8002dae:	80fb      	strh	r3, [r7, #6]
 8002db0:	4603      	mov	r3, r0
 8002db2:	80bb      	strh	r3, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
 8002db8:	4613      	mov	r3, r2
 8002dba:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002dc0:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <BSP_LCD_FillRect+0xa8>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	4920      	ldr	r1, [pc, #128]	@ (8002e48 <BSP_LCD_FillRect+0xac>)
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	4413      	add	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fdba 	bl	800294c <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e44 <BSP_LCD_FillRect+0xa8>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8002e4c <BSP_LCD_FillRect+0xb0>)
 8002dde:	2134      	movs	r1, #52	@ 0x34
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	335c      	adds	r3, #92	@ 0x5c
 8002de8:	681c      	ldr	r4, [r3, #0]
 8002dea:	f7ff fcd1 	bl	8002790 <BSP_LCD_GetXSize>
 8002dee:	4602      	mov	r2, r0
 8002df0:	88bb      	ldrh	r3, [r7, #4]
 8002df2:	fb03 f202 	mul.w	r2, r3, r2
 8002df6:	88fb      	ldrh	r3, [r7, #6]
 8002df8:	4413      	add	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4423      	add	r3, r4
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8002e00:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <BSP_LCD_FillRect+0xa8>)
 8002e02:	681c      	ldr	r4, [r3, #0]
 8002e04:	68fd      	ldr	r5, [r7, #12]
 8002e06:	887e      	ldrh	r6, [r7, #2]
 8002e08:	f8b7 8000 	ldrh.w	r8, [r7]
 8002e0c:	f7ff fcc0 	bl	8002790 <BSP_LCD_GetXSize>
 8002e10:	4602      	mov	r2, r0
 8002e12:	887b      	ldrh	r3, [r7, #2]
 8002e14:	1ad1      	subs	r1, r2, r3
 8002e16:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <BSP_LCD_FillRect+0xa8>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	480b      	ldr	r0, [pc, #44]	@ (8002e48 <BSP_LCD_FillRect+0xac>)
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4403      	add	r3, r0
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	9301      	str	r3, [sp, #4]
 8002e2a:	9100      	str	r1, [sp, #0]
 8002e2c:	4643      	mov	r3, r8
 8002e2e:	4632      	mov	r2, r6
 8002e30:	4629      	mov	r1, r5
 8002e32:	4620      	mov	r0, r4
 8002e34:	f000 f9d2 	bl	80031dc <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8002e38:	bf00      	nop
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e42:	bf00      	nop
 8002e44:	20000748 	.word	0x20000748
 8002e48:	2000074c 	.word	0x2000074c
 8002e4c:	20000630 	.word	0x20000630

08002e50 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002e54:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <BSP_LCD_DisplayOn+0x1c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002e5e:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <BSP_LCD_DisplayOn+0x1c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4798      	blx	r3
  }
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000764 	.word	0x20000764

08002e70 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08e      	sub	sp, #56	@ 0x38
 8002e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	623b      	str	r3, [r7, #32]
 8002e7a:	4b61      	ldr	r3, [pc, #388]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7e:	4a60      	ldr	r2, [pc, #384]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002e80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e86:	4b5e      	ldr	r3, [pc, #376]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e8e:	623b      	str	r3, [r7, #32]
 8002e90:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	4b5a      	ldr	r3, [pc, #360]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	4a59      	ldr	r2, [pc, #356]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002e9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea2:	4b57      	ldr	r3, [pc, #348]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002eaa:	61fb      	str	r3, [r7, #28]
 8002eac:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	4b53      	ldr	r3, [pc, #332]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	4a52      	ldr	r2, [pc, #328]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ebe:	4b50      	ldr	r3, [pc, #320]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	61bb      	str	r3, [r7, #24]
 8002ec8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	4b4c      	ldr	r3, [pc, #304]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a4b      	ldr	r2, [pc, #300]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b49      	ldr	r3, [pc, #292]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	4b45      	ldr	r3, [pc, #276]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	4a44      	ldr	r2, [pc, #272]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ef0:	f043 0304 	orr.w	r3, r3, #4
 8002ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef6:	4b42      	ldr	r3, [pc, #264]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	4b3e      	ldr	r3, [pc, #248]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f0c:	f043 0308 	orr.w	r3, r3, #8
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4b3b      	ldr	r3, [pc, #236]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	4b37      	ldr	r3, [pc, #220]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	4a36      	ldr	r2, [pc, #216]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f28:	f043 0320 	orr.w	r3, r3, #32
 8002f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2e:	4b34      	ldr	r3, [pc, #208]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	f003 0320 	and.w	r3, r3, #32
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	4b30      	ldr	r3, [pc, #192]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f42:	4a2f      	ldr	r2, [pc, #188]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8003000 <BSP_LCD_MspInit+0x190>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002f56:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002f5a:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002f64:	2302      	movs	r3, #2
 8002f66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002f68:	230e      	movs	r3, #14
 8002f6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002f6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f70:	4619      	mov	r1, r3
 8002f72:	4824      	ldr	r0, [pc, #144]	@ (8003004 <BSP_LCD_MspInit+0x194>)
 8002f74:	f001 f8c6 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002f78:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002f7c:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f82:	4619      	mov	r1, r3
 8002f84:	4820      	ldr	r0, [pc, #128]	@ (8003008 <BSP_LCD_MspInit+0x198>)
 8002f86:	f001 f8bd 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002f8a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f94:	4619      	mov	r1, r3
 8002f96:	481d      	ldr	r0, [pc, #116]	@ (800300c <BSP_LCD_MspInit+0x19c>)
 8002f98:	f001 f8b4 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002f9c:	2348      	movs	r3, #72	@ 0x48
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	481a      	ldr	r0, [pc, #104]	@ (8003010 <BSP_LCD_MspInit+0x1a0>)
 8002fa8:	f001 f8ac 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002fac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4816      	ldr	r0, [pc, #88]	@ (8003014 <BSP_LCD_MspInit+0x1a4>)
 8002fba:	f001 f8a3 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002fbe:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4813      	ldr	r0, [pc, #76]	@ (8003018 <BSP_LCD_MspInit+0x1a8>)
 8002fcc:	f001 f89a 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002fd4:	2309      	movs	r3, #9
 8002fd6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002fd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fdc:	4619      	mov	r1, r3
 8002fde:	480a      	ldr	r0, [pc, #40]	@ (8003008 <BSP_LCD_MspInit+0x198>)
 8002fe0:	f001 f890 	bl	8004104 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002fe4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4809      	ldr	r0, [pc, #36]	@ (8003018 <BSP_LCD_MspInit+0x1a8>)
 8002ff2:	f001 f887 	bl	8004104 <HAL_GPIO_Init>
}
 8002ff6:	bf00      	nop
 8002ff8:	3738      	adds	r7, #56	@ 0x38
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800
 8003004:	40020000 	.word	0x40020000
 8003008:	40020400 	.word	0x40020400
 800300c:	40020800 	.word	0x40020800
 8003010:	40020c00 	.word	0x40020c00
 8003014:	40021400 	.word	0x40021400
 8003018:	40021800 	.word	0x40021800

0800301c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800301c:	b5b0      	push	{r4, r5, r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	603a      	str	r2, [r7, #0]
 8003026:	80fb      	strh	r3, [r7, #6]
 8003028:	460b      	mov	r3, r1
 800302a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800302c:	4b0c      	ldr	r3, [pc, #48]	@ (8003060 <BSP_LCD_DrawPixel+0x44>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a0c      	ldr	r2, [pc, #48]	@ (8003064 <BSP_LCD_DrawPixel+0x48>)
 8003032:	2134      	movs	r1, #52	@ 0x34
 8003034:	fb01 f303 	mul.w	r3, r1, r3
 8003038:	4413      	add	r3, r2
 800303a:	335c      	adds	r3, #92	@ 0x5c
 800303c:	681c      	ldr	r4, [r3, #0]
 800303e:	88bd      	ldrh	r5, [r7, #4]
 8003040:	f7ff fba6 	bl	8002790 <BSP_LCD_GetXSize>
 8003044:	4603      	mov	r3, r0
 8003046:	fb03 f205 	mul.w	r2, r3, r5
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	4413      	add	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4423      	add	r3, r4
 8003052:	461a      	mov	r2, r3
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	6013      	str	r3, [r2, #0]
}
 8003058:	bf00      	nop
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bdb0      	pop	{r4, r5, r7, pc}
 8003060:	20000748 	.word	0x20000748
 8003064:	20000630 	.word	0x20000630

08003068 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	603a      	str	r2, [r7, #0]
 8003072:	80fb      	strh	r3, [r7, #6]
 8003074:	460b      	mov	r3, r1
 8003076:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	2300      	movs	r3, #0
 800307e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003084:	4b53      	ldr	r3, [pc, #332]	@ (80031d4 <DrawChar+0x16c>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4953      	ldr	r1, [pc, #332]	@ (80031d8 <DrawChar+0x170>)
 800308a:	4613      	mov	r3, r2
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	3308      	adds	r3, #8
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	88db      	ldrh	r3, [r3, #6]
 800309a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800309c:	4b4d      	ldr	r3, [pc, #308]	@ (80031d4 <DrawChar+0x16c>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	494d      	ldr	r1, [pc, #308]	@ (80031d8 <DrawChar+0x170>)
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	3308      	adds	r3, #8
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	889b      	ldrh	r3, [r3, #4]
 80030b2:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 80030b4:	8a3b      	ldrh	r3, [r7, #16]
 80030b6:	3307      	adds	r3, #7
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	da00      	bge.n	80030be <DrawChar+0x56>
 80030bc:	3307      	adds	r3, #7
 80030be:	10db      	asrs	r3, r3, #3
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	8a3b      	ldrh	r3, [r7, #16]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
 80030d2:	e076      	b.n	80031c2 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 80030d4:	8a3b      	ldrh	r3, [r7, #16]
 80030d6:	3307      	adds	r3, #7
 80030d8:	2b00      	cmp	r3, #0
 80030da:	da00      	bge.n	80030de <DrawChar+0x76>
 80030dc:	3307      	adds	r3, #7
 80030de:	10db      	asrs	r3, r3, #3
 80030e0:	461a      	mov	r2, r3
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	fb02 f303 	mul.w	r3, r2, r3
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	4413      	add	r3, r2
 80030ec:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 80030ee:	8a3b      	ldrh	r3, [r7, #16]
 80030f0:	3307      	adds	r3, #7
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	da00      	bge.n	80030f8 <DrawChar+0x90>
 80030f6:	3307      	adds	r3, #7
 80030f8:	10db      	asrs	r3, r3, #3
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d002      	beq.n	8003104 <DrawChar+0x9c>
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d004      	beq.n	800310c <DrawChar+0xa4>
 8003102:	e00c      	b.n	800311e <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	617b      	str	r3, [r7, #20]
        break;
 800310a:	e016      	b.n	800313a <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	3201      	adds	r2, #1
 8003116:	7812      	ldrb	r2, [r2, #0]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]
        break;
 800311c:	e00d      	b.n	800313a <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	041a      	lsls	r2, r3, #16
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	3301      	adds	r3, #1
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	021b      	lsls	r3, r3, #8
 800312c:	4313      	orrs	r3, r2
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	3202      	adds	r2, #2
 8003132:	7812      	ldrb	r2, [r2, #0]
 8003134:	4313      	orrs	r3, r2
 8003136:	617b      	str	r3, [r7, #20]
        break;
 8003138:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
 800313e:	e036      	b.n	80031ae <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8003140:	8a3a      	ldrh	r2, [r7, #16]
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	1ad2      	subs	r2, r2, r3
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	4413      	add	r3, r2
 800314a:	3b01      	subs	r3, #1
 800314c:	2201      	movs	r2, #1
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	461a      	mov	r2, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	4013      	ands	r3, r2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d012      	beq.n	8003182 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	b29a      	uxth	r2, r3
 8003160:	88fb      	ldrh	r3, [r7, #6]
 8003162:	4413      	add	r3, r2
 8003164:	b298      	uxth	r0, r3
 8003166:	4b1b      	ldr	r3, [pc, #108]	@ (80031d4 <DrawChar+0x16c>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	491b      	ldr	r1, [pc, #108]	@ (80031d8 <DrawChar+0x170>)
 800316c:	4613      	mov	r3, r2
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	4413      	add	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	88bb      	ldrh	r3, [r7, #4]
 800317a:	4619      	mov	r1, r3
 800317c:	f7ff ff4e 	bl	800301c <BSP_LCD_DrawPixel>
 8003180:	e012      	b.n	80031a8 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	b29a      	uxth	r2, r3
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	4413      	add	r3, r2
 800318a:	b298      	uxth	r0, r3
 800318c:	4b11      	ldr	r3, [pc, #68]	@ (80031d4 <DrawChar+0x16c>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4911      	ldr	r1, [pc, #68]	@ (80031d8 <DrawChar+0x170>)
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	3304      	adds	r3, #4
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	88bb      	ldrh	r3, [r7, #4]
 80031a2:	4619      	mov	r1, r3
 80031a4:	f7ff ff3a 	bl	800301c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	3301      	adds	r3, #1
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	8a3b      	ldrh	r3, [r7, #16]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d3c4      	bcc.n	8003140 <DrawChar+0xd8>
      }
    }
    Ypos++;
 80031b6:	88bb      	ldrh	r3, [r7, #4]
 80031b8:	3301      	adds	r3, #1
 80031ba:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	3301      	adds	r3, #1
 80031c0:	61fb      	str	r3, [r7, #28]
 80031c2:	8a7b      	ldrh	r3, [r7, #18]
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d384      	bcc.n	80030d4 <DrawChar+0x6c>
  }
}
 80031ca:	bf00      	nop
 80031cc:	bf00      	nop
 80031ce:	3720      	adds	r7, #32
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20000748 	.word	0x20000748
 80031d8:	2000074c 	.word	0x2000074c

080031dc <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af02      	add	r7, sp, #8
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
 80031e8:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80031ea:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <FillBuffer+0x68>)
 80031ec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80031f0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80031f2:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <FillBuffer+0x68>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 80031f8:	4a12      	ldr	r2, [pc, #72]	@ (8003244 <FillBuffer+0x68>)
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 80031fe:	4b11      	ldr	r3, [pc, #68]	@ (8003244 <FillBuffer+0x68>)
 8003200:	4a11      	ldr	r2, [pc, #68]	@ (8003248 <FillBuffer+0x6c>)
 8003202:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8003204:	480f      	ldr	r0, [pc, #60]	@ (8003244 <FillBuffer+0x68>)
 8003206:	f000 fcf1 	bl	8003bec <HAL_DMA2D_Init>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d115      	bne.n	800323c <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8003210:	68f9      	ldr	r1, [r7, #12]
 8003212:	480c      	ldr	r0, [pc, #48]	@ (8003244 <FillBuffer+0x68>)
 8003214:	f000 fe48 	bl	8003ea8 <HAL_DMA2D_ConfigLayer>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10e      	bne.n	800323c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69f9      	ldr	r1, [r7, #28]
 8003228:	4806      	ldr	r0, [pc, #24]	@ (8003244 <FillBuffer+0x68>)
 800322a:	f000 fd28 	bl	8003c7e <HAL_DMA2D_Start>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d103      	bne.n	800323c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003234:	210a      	movs	r1, #10
 8003236:	4803      	ldr	r0, [pc, #12]	@ (8003244 <FillBuffer+0x68>)
 8003238:	f000 fd4c 	bl	8003cd4 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 800323c:	bf00      	nop
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	200006d8 	.word	0x200006d8
 8003248:	4002b000 	.word	0x4002b000

0800324c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003250:	4b29      	ldr	r3, [pc, #164]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 8003252:	4a2a      	ldr	r2, [pc, #168]	@ (80032fc <BSP_SDRAM_Init+0xb0>)
 8003254:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003256:	4b2a      	ldr	r3, [pc, #168]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 8003258:	2202      	movs	r2, #2
 800325a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 800325c:	4b28      	ldr	r3, [pc, #160]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 800325e:	2207      	movs	r2, #7
 8003260:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003262:	4b27      	ldr	r3, [pc, #156]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 8003264:	2204      	movs	r2, #4
 8003266:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003268:	4b25      	ldr	r3, [pc, #148]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 800326a:	2207      	movs	r2, #7
 800326c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800326e:	4b24      	ldr	r3, [pc, #144]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 8003270:	2202      	movs	r2, #2
 8003272:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003274:	4b22      	ldr	r3, [pc, #136]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 8003276:	2202      	movs	r2, #2
 8003278:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800327a:	4b21      	ldr	r3, [pc, #132]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 800327c:	2202      	movs	r2, #2
 800327e:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003280:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 8003282:	2201      	movs	r2, #1
 8003284:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003286:	4b1c      	ldr	r3, [pc, #112]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800328c:	4b1a      	ldr	r3, [pc, #104]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 800328e:	2204      	movs	r2, #4
 8003290:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003292:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 8003294:	2210      	movs	r2, #16
 8003296:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003298:	4b17      	ldr	r3, [pc, #92]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 800329a:	2240      	movs	r2, #64	@ 0x40
 800329c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800329e:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032a0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80032a4:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80032a6:	4b14      	ldr	r3, [pc, #80]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80032ac:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032b2:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80032b4:	4b10      	ldr	r3, [pc, #64]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80032ba:	4b0f      	ldr	r3, [pc, #60]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032c0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80032c2:	2100      	movs	r1, #0
 80032c4:	480c      	ldr	r0, [pc, #48]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032c6:	f000 f87f 	bl	80033c8 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80032ca:	490d      	ldr	r1, [pc, #52]	@ (8003300 <BSP_SDRAM_Init+0xb4>)
 80032cc:	480a      	ldr	r0, [pc, #40]	@ (80032f8 <BSP_SDRAM_Init+0xac>)
 80032ce:	f002 fdc3 	bl	8005e58 <HAL_SDRAM_Init>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80032d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003304 <BSP_SDRAM_Init+0xb8>)
 80032da:	2201      	movs	r2, #1
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e002      	b.n	80032e6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80032e0:	4b08      	ldr	r3, [pc, #32]	@ (8003304 <BSP_SDRAM_Init+0xb8>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80032e6:	f240 506a 	movw	r0, #1386	@ 0x56a
 80032ea:	f000 f80d 	bl	8003308 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 80032ee:	4b05      	ldr	r3, [pc, #20]	@ (8003304 <BSP_SDRAM_Init+0xb8>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20000768 	.word	0x20000768
 80032fc:	a0000140 	.word	0xa0000140
 8003300:	2000079c 	.word	0x2000079c
 8003304:	20000060 	.word	0x20000060

08003308 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003310:	2300      	movs	r3, #0
 8003312:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003314:	4b2a      	ldr	r3, [pc, #168]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800331a:	4b29      	ldr	r3, [pc, #164]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800331c:	2208      	movs	r2, #8
 800331e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003320:	4b27      	ldr	r3, [pc, #156]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003322:	2201      	movs	r2, #1
 8003324:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003326:	4b26      	ldr	r3, [pc, #152]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003328:	2200      	movs	r2, #0
 800332a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800332c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003330:	4923      	ldr	r1, [pc, #140]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003332:	4824      	ldr	r0, [pc, #144]	@ (80033c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003334:	f002 fdc4 	bl	8005ec0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003338:	2001      	movs	r0, #1
 800333a:	f000 f993 	bl	8003664 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800333e:	4b20      	ldr	r3, [pc, #128]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003340:	2202      	movs	r2, #2
 8003342:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003344:	4b1e      	ldr	r3, [pc, #120]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003346:	2208      	movs	r2, #8
 8003348:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800334c:	2201      	movs	r2, #1
 800334e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003350:	4b1b      	ldr	r3, [pc, #108]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003352:	2200      	movs	r2, #0
 8003354:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800335a:	4919      	ldr	r1, [pc, #100]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800335c:	4819      	ldr	r0, [pc, #100]	@ (80033c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800335e:	f002 fdaf 	bl	8005ec0 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003362:	4b17      	ldr	r3, [pc, #92]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003364:	2203      	movs	r2, #3
 8003366:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003368:	4b15      	ldr	r3, [pc, #84]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800336a:	2208      	movs	r2, #8
 800336c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800336e:	4b14      	ldr	r3, [pc, #80]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003370:	2204      	movs	r2, #4
 8003372:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003374:	4b12      	ldr	r3, [pc, #72]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003376:	2200      	movs	r2, #0
 8003378:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800337a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800337e:	4910      	ldr	r1, [pc, #64]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003380:	4810      	ldr	r0, [pc, #64]	@ (80033c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003382:	f002 fd9d 	bl	8005ec0 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003386:	f44f 730c 	mov.w	r3, #560	@ 0x230
 800338a:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 800338c:	4b0c      	ldr	r3, [pc, #48]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800338e:	2204      	movs	r2, #4
 8003390:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003392:	4b0b      	ldr	r3, [pc, #44]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003394:	2208      	movs	r2, #8
 8003396:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003398:	4b09      	ldr	r3, [pc, #36]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800339a:	2201      	movs	r2, #1
 800339c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4a07      	ldr	r2, [pc, #28]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033a2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80033a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033a8:	4905      	ldr	r1, [pc, #20]	@ (80033c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033aa:	4806      	ldr	r0, [pc, #24]	@ (80033c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033ac:	f002 fd88 	bl	8005ec0 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4804      	ldr	r0, [pc, #16]	@ (80033c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033b4:	f002 fdb9 	bl	8005f2a <HAL_SDRAM_ProgramRefreshRate>
}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	200007b8 	.word	0x200007b8
 80033c4:	20000768 	.word	0x20000768

080033c8 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b090      	sub	sp, #64	@ 0x40
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 80ec 	beq.w	80035b2 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 80033da:	2300      	movs	r3, #0
 80033dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033de:	4b77      	ldr	r3, [pc, #476]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80033e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e2:	4a76      	ldr	r2, [pc, #472]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6393      	str	r3, [r2, #56]	@ 0x38
 80033ea:	4b74      	ldr	r3, [pc, #464]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80033ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80033f6:	2300      	movs	r3, #0
 80033f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033fa:	4b70      	ldr	r3, [pc, #448]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	4a6f      	ldr	r2, [pc, #444]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003400:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003404:	6313      	str	r3, [r2, #48]	@ 0x30
 8003406:	4b6d      	ldr	r3, [pc, #436]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	623b      	str	r3, [r7, #32]
 8003416:	4b69      	ldr	r3, [pc, #420]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	4a68      	ldr	r2, [pc, #416]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 800341c:	f043 0302 	orr.w	r3, r3, #2
 8003420:	6313      	str	r3, [r2, #48]	@ 0x30
 8003422:	4b66      	ldr	r3, [pc, #408]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	623b      	str	r3, [r7, #32]
 800342c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	4b62      	ldr	r3, [pc, #392]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4a61      	ldr	r2, [pc, #388]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003438:	f043 0304 	orr.w	r3, r3, #4
 800343c:	6313      	str	r3, [r2, #48]	@ 0x30
 800343e:	4b5f      	ldr	r3, [pc, #380]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	61fb      	str	r3, [r7, #28]
 8003448:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	4b5b      	ldr	r3, [pc, #364]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	4a5a      	ldr	r2, [pc, #360]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003454:	f043 0308 	orr.w	r3, r3, #8
 8003458:	6313      	str	r3, [r2, #48]	@ 0x30
 800345a:	4b58      	ldr	r3, [pc, #352]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	61bb      	str	r3, [r7, #24]
 8003464:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	4b54      	ldr	r3, [pc, #336]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	4a53      	ldr	r2, [pc, #332]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003470:	f043 0310 	orr.w	r3, r3, #16
 8003474:	6313      	str	r3, [r2, #48]	@ 0x30
 8003476:	4b51      	ldr	r3, [pc, #324]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
 8003486:	4b4d      	ldr	r3, [pc, #308]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348a:	4a4c      	ldr	r2, [pc, #304]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 800348c:	f043 0320 	orr.w	r3, r3, #32
 8003490:	6313      	str	r3, [r2, #48]	@ 0x30
 8003492:	4b4a      	ldr	r3, [pc, #296]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	f003 0320 	and.w	r3, r3, #32
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	4b46      	ldr	r3, [pc, #280]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	4a45      	ldr	r2, [pc, #276]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80034a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ae:	4b43      	ldr	r3, [pc, #268]	@ (80035bc <BSP_SDRAM_MspInit+0x1f4>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80034ba:	2302      	movs	r3, #2
 80034bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80034be:	2302      	movs	r3, #2
 80034c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80034c6:	230c      	movs	r3, #12
 80034c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80034ca:	2360      	movs	r3, #96	@ 0x60
 80034cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034d2:	4619      	mov	r1, r3
 80034d4:	483a      	ldr	r0, [pc, #232]	@ (80035c0 <BSP_SDRAM_MspInit+0x1f8>)
 80034d6:	f000 fe15 	bl	8004104 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 80034da:	2301      	movs	r3, #1
 80034dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80034de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034e2:	4619      	mov	r1, r3
 80034e4:	4837      	ldr	r0, [pc, #220]	@ (80035c4 <BSP_SDRAM_MspInit+0x1fc>)
 80034e6:	f000 fe0d 	bl	8004104 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80034ea:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80034ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80034f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034f4:	4619      	mov	r1, r3
 80034f6:	4834      	ldr	r0, [pc, #208]	@ (80035c8 <BSP_SDRAM_MspInit+0x200>)
 80034f8:	f000 fe04 	bl	8004104 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80034fc:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003500:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003502:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003506:	4619      	mov	r1, r3
 8003508:	4830      	ldr	r0, [pc, #192]	@ (80035cc <BSP_SDRAM_MspInit+0x204>)
 800350a:	f000 fdfb 	bl	8004104 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 800350e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003512:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003514:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003518:	4619      	mov	r1, r3
 800351a:	482d      	ldr	r0, [pc, #180]	@ (80035d0 <BSP_SDRAM_MspInit+0x208>)
 800351c:	f000 fdf2 	bl	8004104 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003520:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003524:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003526:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800352a:	4619      	mov	r1, r3
 800352c:	4829      	ldr	r0, [pc, #164]	@ (80035d4 <BSP_SDRAM_MspInit+0x20c>)
 800352e:	f000 fde9 	bl	8004104 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003532:	4b29      	ldr	r3, [pc, #164]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003534:	2200      	movs	r2, #0
 8003536:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003538:	4b27      	ldr	r3, [pc, #156]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 800353a:	2280      	movs	r2, #128	@ 0x80
 800353c:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800353e:	4b26      	ldr	r3, [pc, #152]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003544:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003546:	4b24      	ldr	r3, [pc, #144]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003548:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800354c:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800354e:	4b22      	ldr	r3, [pc, #136]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003550:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003554:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003556:	4b20      	ldr	r3, [pc, #128]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003558:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800355c:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 800355e:	4b1e      	ldr	r3, [pc, #120]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003560:	2200      	movs	r2, #0
 8003562:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003564:	4b1c      	ldr	r3, [pc, #112]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003566:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800356a:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800356c:	4b1a      	ldr	r3, [pc, #104]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 800356e:	2200      	movs	r2, #0
 8003570:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003572:	4b19      	ldr	r3, [pc, #100]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003574:	2203      	movs	r2, #3
 8003576:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003578:	4b17      	ldr	r3, [pc, #92]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 800357a:	2200      	movs	r2, #0
 800357c:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 800357e:	4b16      	ldr	r3, [pc, #88]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003584:	4b14      	ldr	r3, [pc, #80]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003586:	4a15      	ldr	r2, [pc, #84]	@ (80035dc <BSP_SDRAM_MspInit+0x214>)
 8003588:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a12      	ldr	r2, [pc, #72]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 800358e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003590:	4a11      	ldr	r2, [pc, #68]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8003596:	4810      	ldr	r0, [pc, #64]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 8003598:	f000 fa18 	bl	80039cc <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 800359c:	480e      	ldr	r0, [pc, #56]	@ (80035d8 <BSP_SDRAM_MspInit+0x210>)
 800359e:	f000 f967 	bl	8003870 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80035a2:	2200      	movs	r2, #0
 80035a4:	210f      	movs	r1, #15
 80035a6:	2038      	movs	r0, #56	@ 0x38
 80035a8:	f000 f938 	bl	800381c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80035ac:	2038      	movs	r0, #56	@ 0x38
 80035ae:	f000 f951 	bl	8003854 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80035b2:	bf00      	nop
 80035b4:	3740      	adds	r7, #64	@ 0x40
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40020400 	.word	0x40020400
 80035c4:	40020800 	.word	0x40020800
 80035c8:	40020c00 	.word	0x40020c00
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40021400 	.word	0x40021400
 80035d4:	40021800 	.word	0x40021800
 80035d8:	200007c8 	.word	0x200007c8
 80035dc:	40026410 	.word	0x40026410

080035e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003620 <HAL_Init+0x40>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003620 <HAL_Init+0x40>)
 80035ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <HAL_Init+0x40>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <HAL_Init+0x40>)
 80035f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035fc:	4b08      	ldr	r3, [pc, #32]	@ (8003620 <HAL_Init+0x40>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a07      	ldr	r2, [pc, #28]	@ (8003620 <HAL_Init+0x40>)
 8003602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003606:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003608:	2003      	movs	r0, #3
 800360a:	f000 f8fc 	bl	8003806 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800360e:	200f      	movs	r0, #15
 8003610:	f7fe fbea 	bl	8001de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003614:	f7fe f8e4 	bl	80017e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40023c00 	.word	0x40023c00

08003624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <HAL_IncTick+0x20>)
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	461a      	mov	r2, r3
 800362e:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <HAL_IncTick+0x24>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4413      	add	r3, r2
 8003634:	4a04      	ldr	r2, [pc, #16]	@ (8003648 <HAL_IncTick+0x24>)
 8003636:	6013      	str	r3, [r2, #0]
}
 8003638:	bf00      	nop
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	20000068 	.word	0x20000068
 8003648:	20000828 	.word	0x20000828

0800364c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  return uwTick;
 8003650:	4b03      	ldr	r3, [pc, #12]	@ (8003660 <HAL_GetTick+0x14>)
 8003652:	681b      	ldr	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	20000828 	.word	0x20000828

08003664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800366c:	f7ff ffee 	bl	800364c <HAL_GetTick>
 8003670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d005      	beq.n	800368a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800367e:	4b0a      	ldr	r3, [pc, #40]	@ (80036a8 <HAL_Delay+0x44>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4413      	add	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800368a:	bf00      	nop
 800368c:	f7ff ffde 	bl	800364c <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	429a      	cmp	r2, r3
 800369a:	d8f7      	bhi.n	800368c <HAL_Delay+0x28>
  {
  }
}
 800369c:	bf00      	nop
 800369e:	bf00      	nop
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20000068 	.word	0x20000068

080036ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036bc:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <__NVIC_SetPriorityGrouping+0x44>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036c8:	4013      	ands	r3, r2
 80036ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036de:	4a04      	ldr	r2, [pc, #16]	@ (80036f0 <__NVIC_SetPriorityGrouping+0x44>)
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	60d3      	str	r3, [r2, #12]
}
 80036e4:	bf00      	nop
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036f8:	4b04      	ldr	r3, [pc, #16]	@ (800370c <__NVIC_GetPriorityGrouping+0x18>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	0a1b      	lsrs	r3, r3, #8
 80036fe:	f003 0307 	and.w	r3, r3, #7
}
 8003702:	4618      	mov	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371e:	2b00      	cmp	r3, #0
 8003720:	db0b      	blt.n	800373a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	f003 021f 	and.w	r2, r3, #31
 8003728:	4907      	ldr	r1, [pc, #28]	@ (8003748 <__NVIC_EnableIRQ+0x38>)
 800372a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372e:	095b      	lsrs	r3, r3, #5
 8003730:	2001      	movs	r0, #1
 8003732:	fa00 f202 	lsl.w	r2, r0, r2
 8003736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	e000e100 	.word	0xe000e100

0800374c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	6039      	str	r1, [r7, #0]
 8003756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375c:	2b00      	cmp	r3, #0
 800375e:	db0a      	blt.n	8003776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	b2da      	uxtb	r2, r3
 8003764:	490c      	ldr	r1, [pc, #48]	@ (8003798 <__NVIC_SetPriority+0x4c>)
 8003766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376a:	0112      	lsls	r2, r2, #4
 800376c:	b2d2      	uxtb	r2, r2
 800376e:	440b      	add	r3, r1
 8003770:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003774:	e00a      	b.n	800378c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	b2da      	uxtb	r2, r3
 800377a:	4908      	ldr	r1, [pc, #32]	@ (800379c <__NVIC_SetPriority+0x50>)
 800377c:	79fb      	ldrb	r3, [r7, #7]
 800377e:	f003 030f 	and.w	r3, r3, #15
 8003782:	3b04      	subs	r3, #4
 8003784:	0112      	lsls	r2, r2, #4
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	440b      	add	r3, r1
 800378a:	761a      	strb	r2, [r3, #24]
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	e000e100 	.word	0xe000e100
 800379c:	e000ed00 	.word	0xe000ed00

080037a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	@ 0x24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	f1c3 0307 	rsb	r3, r3, #7
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	bf28      	it	cs
 80037be:	2304      	movcs	r3, #4
 80037c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3304      	adds	r3, #4
 80037c6:	2b06      	cmp	r3, #6
 80037c8:	d902      	bls.n	80037d0 <NVIC_EncodePriority+0x30>
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3b03      	subs	r3, #3
 80037ce:	e000      	b.n	80037d2 <NVIC_EncodePriority+0x32>
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d4:	f04f 32ff 	mov.w	r2, #4294967295
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	43da      	mvns	r2, r3
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	401a      	ands	r2, r3
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037e8:	f04f 31ff 	mov.w	r1, #4294967295
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	fa01 f303 	lsl.w	r3, r1, r3
 80037f2:	43d9      	mvns	r1, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f8:	4313      	orrs	r3, r2
         );
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3724      	adds	r7, #36	@ 0x24
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7ff ff4c 	bl	80036ac <__NVIC_SetPriorityGrouping>
}
 8003814:	bf00      	nop
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
 8003828:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800382e:	f7ff ff61 	bl	80036f4 <__NVIC_GetPriorityGrouping>
 8003832:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	68b9      	ldr	r1, [r7, #8]
 8003838:	6978      	ldr	r0, [r7, #20]
 800383a:	f7ff ffb1 	bl	80037a0 <NVIC_EncodePriority>
 800383e:	4602      	mov	r2, r0
 8003840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003844:	4611      	mov	r1, r2
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff ff80 	bl	800374c <__NVIC_SetPriority>
}
 800384c:	bf00      	nop
 800384e:	3718      	adds	r7, #24
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff ff54 	bl	8003710 <__NVIC_EnableIRQ>
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800387c:	f7ff fee6 	bl	800364c <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e099      	b.n	80039c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0201 	bic.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ac:	e00f      	b.n	80038ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038ae:	f7ff fecd 	bl	800364c <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b05      	cmp	r3, #5
 80038ba:	d908      	bls.n	80038ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2203      	movs	r2, #3
 80038c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e078      	b.n	80039c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1e8      	bne.n	80038ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4b38      	ldr	r3, [pc, #224]	@ (80039c8 <HAL_DMA_Init+0x158>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003906:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003912:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	2b04      	cmp	r3, #4
 8003926:	d107      	bne.n	8003938 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003930:	4313      	orrs	r3, r2
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	4313      	orrs	r3, r2
 8003936:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f023 0307 	bic.w	r3, r3, #7
 800394e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	2b04      	cmp	r3, #4
 8003960:	d117      	bne.n	8003992 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00e      	beq.n	8003992 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f8bd 	bl	8003af4 <DMA_CheckFifoParam>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d008      	beq.n	8003992 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2240      	movs	r2, #64	@ 0x40
 8003984:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800398e:	2301      	movs	r3, #1
 8003990:	e016      	b.n	80039c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 f874 	bl	8003a88 <DMA_CalcBaseAndBitshift>
 80039a0:	4603      	mov	r3, r0
 80039a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a8:	223f      	movs	r2, #63	@ 0x3f
 80039aa:	409a      	lsls	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	f010803f 	.word	0xf010803f

080039cc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e050      	b.n	8003a80 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d101      	bne.n	80039ee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80039ea:	2302      	movs	r3, #2
 80039ec:	e048      	b.n	8003a80 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0201 	bic.w	r2, r2, #1
 80039fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2200      	movs	r2, #0
 8003a14:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2200      	movs	r2, #0
 8003a24:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2221      	movs	r2, #33	@ 0x21
 8003a2c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f82a 	bl	8003a88 <DMA_CalcBaseAndBitshift>
 8003a34:	4603      	mov	r3, r0
 8003a36:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a60:	223f      	movs	r2, #63	@ 0x3f
 8003a62:	409a      	lsls	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	3b10      	subs	r3, #16
 8003a98:	4a14      	ldr	r2, [pc, #80]	@ (8003aec <DMA_CalcBaseAndBitshift+0x64>)
 8003a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9e:	091b      	lsrs	r3, r3, #4
 8003aa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aa2:	4a13      	ldr	r2, [pc, #76]	@ (8003af0 <DMA_CalcBaseAndBitshift+0x68>)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d909      	bls.n	8003aca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003abe:	f023 0303 	bic.w	r3, r3, #3
 8003ac2:	1d1a      	adds	r2, r3, #4
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ac8:	e007      	b.n	8003ada <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ad2:	f023 0303 	bic.w	r3, r3, #3
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	aaaaaaab 	.word	0xaaaaaaab
 8003af0:	0800cde8 	.word	0x0800cde8

08003af4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003afc:	2300      	movs	r3, #0
 8003afe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d11f      	bne.n	8003b4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	d856      	bhi.n	8003bc2 <DMA_CheckFifoParam+0xce>
 8003b14:	a201      	add	r2, pc, #4	@ (adr r2, 8003b1c <DMA_CheckFifoParam+0x28>)
 8003b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1a:	bf00      	nop
 8003b1c:	08003b2d 	.word	0x08003b2d
 8003b20:	08003b3f 	.word	0x08003b3f
 8003b24:	08003b2d 	.word	0x08003b2d
 8003b28:	08003bc3 	.word	0x08003bc3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d046      	beq.n	8003bc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b3c:	e043      	b.n	8003bc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b46:	d140      	bne.n	8003bca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b4c:	e03d      	b.n	8003bca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b56:	d121      	bne.n	8003b9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d837      	bhi.n	8003bce <DMA_CheckFifoParam+0xda>
 8003b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b64 <DMA_CheckFifoParam+0x70>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003b75 	.word	0x08003b75
 8003b68:	08003b7b 	.word	0x08003b7b
 8003b6c:	08003b75 	.word	0x08003b75
 8003b70:	08003b8d 	.word	0x08003b8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]
      break;
 8003b78:	e030      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d025      	beq.n	8003bd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8a:	e022      	b.n	8003bd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b90:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b94:	d11f      	bne.n	8003bd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b9a:	e01c      	b.n	8003bd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d903      	bls.n	8003baa <DMA_CheckFifoParam+0xb6>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d003      	beq.n	8003bb0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ba8:	e018      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
      break;
 8003bae:	e015      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00e      	beq.n	8003bda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc0:	e00b      	b.n	8003bda <DMA_CheckFifoParam+0xe6>
      break;
 8003bc2:	bf00      	nop
 8003bc4:	e00a      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e008      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bca:	bf00      	nop
 8003bcc:	e006      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bce:	bf00      	nop
 8003bd0:	e004      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bd2:	bf00      	nop
 8003bd4:	e002      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;   
 8003bd6:	bf00      	nop
 8003bd8:	e000      	b.n	8003bdc <DMA_CheckFifoParam+0xe8>
      break;
 8003bda:	bf00      	nop
    }
  } 
  
  return status; 
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop

08003bec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e03b      	b.n	8003c76 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fd fe10 	bl	8001838 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3c:	f023 0107 	bic.w	r1, r3, #7
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003c56:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	68d1      	ldr	r1, [r2, #12]
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6812      	ldr	r2, [r2, #0]
 8003c62:	430b      	orrs	r3, r1
 8003c64:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af02      	add	r7, sp, #8
 8003c84:	60f8      	str	r0, [r7, #12]
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607a      	str	r2, [r7, #4]
 8003c8a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d101      	bne.n	8003c9a <HAL_DMA2D_Start+0x1c>
 8003c96:	2302      	movs	r3, #2
 8003c98:	e018      	b.n	8003ccc <HAL_DMA2D_Start+0x4e>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f989 	bl	8003fcc <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0201 	orr.w	r2, r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d056      	beq.n	8003d9e <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cf0:	f7ff fcac 	bl	800364c <HAL_GetTick>
 8003cf4:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003cf6:	e04b      	b.n	8003d90 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d023      	beq.n	8003d52 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d005      	beq.n	8003d20 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d18:	f043 0202 	orr.w	r2, r3, #2
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d005      	beq.n	8003d36 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	f043 0201 	orr.w	r2, r3, #1
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2221      	movs	r2, #33	@ 0x21
 8003d3c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2204      	movs	r2, #4
 8003d42:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e0a5      	b.n	8003e9e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d58:	d01a      	beq.n	8003d90 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d5a:	f7ff fc77 	bl	800364c <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d302      	bcc.n	8003d70 <HAL_DMA2D_PollForTransfer+0x9c>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10f      	bne.n	8003d90 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d74:	f043 0220 	orr.w	r2, r3, #32
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2203      	movs	r2, #3
 8003d80:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e086      	b.n	8003e9e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0ac      	beq.n	8003cf8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	f003 0320 	and.w	r3, r3, #32
 8003da8:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	f003 0320 	and.w	r3, r3, #32
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d061      	beq.n	8003e84 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dc0:	f7ff fc44 	bl	800364c <HAL_GetTick>
 8003dc4:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003dc6:	e056      	b.n	8003e76 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d02e      	beq.n	8003e38 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de8:	f043 0204 	orr.w	r2, r3, #4
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f003 0320 	and.w	r3, r3, #32
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d005      	beq.n	8003e06 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	f043 0202 	orr.w	r2, r3, #2
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e14:	f043 0201 	orr.w	r2, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2229      	movs	r2, #41	@ 0x29
 8003e22:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2204      	movs	r2, #4
 8003e28:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e032      	b.n	8003e9e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3e:	d01a      	beq.n	8003e76 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e40:	f7ff fc04 	bl	800364c <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d302      	bcc.n	8003e56 <HAL_DMA2D_PollForTransfer+0x182>
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10f      	bne.n	8003e76 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5a:	f043 0220 	orr.w	r2, r3, #32
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2203      	movs	r2, #3
 8003e66:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e013      	b.n	8003e9e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f003 0310 	and.w	r3, r3, #16
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0a1      	beq.n	8003dc8 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2212      	movs	r2, #18
 8003e8a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
	...

08003ea8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_DMA2D_ConfigLayer+0x20>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e079      	b.n	8003fbc <HAL_DMA2D_ConfigLayer+0x114>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	3318      	adds	r3, #24
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	041b      	lsls	r3, r3, #16
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003ef2:	4b35      	ldr	r3, [pc, #212]	@ (8003fc8 <HAL_DMA2D_ConfigLayer+0x120>)
 8003ef4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b0a      	cmp	r3, #10
 8003efc:	d003      	beq.n	8003f06 <HAL_DMA2D_ConfigLayer+0x5e>
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b09      	cmp	r3, #9
 8003f04:	d107      	bne.n	8003f16 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
 8003f14:	e005      	b.n	8003f22 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	061b      	lsls	r3, r3, #24
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d120      	bne.n	8003f6a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	43db      	mvns	r3, r3
 8003f32:	ea02 0103 	and.w	r1, r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	2b0a      	cmp	r3, #10
 8003f50:	d003      	beq.n	8003f5a <HAL_DMA2D_ConfigLayer+0xb2>
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2b09      	cmp	r3, #9
 8003f58:	d127      	bne.n	8003faa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003f66:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f68:	e01f      	b.n	8003faa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	69da      	ldr	r2, [r3, #28]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	43db      	mvns	r3, r3
 8003f74:	ea02 0103 	and.w	r1, r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	6812      	ldr	r2, [r2, #0]
 8003f8a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	2b0a      	cmp	r3, #10
 8003f92:	d003      	beq.n	8003f9c <HAL_DMA2D_ConfigLayer+0xf4>
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b09      	cmp	r3, #9
 8003f9a:	d106      	bne.n	8003faa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	68da      	ldr	r2, [r3, #12]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003fa8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	371c      	adds	r7, #28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	ff03000f 	.word	0xff03000f

08003fcc <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b08b      	sub	sp, #44	@ 0x2c
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe0:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	041a      	lsls	r2, r3, #16
 8003fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fea:	431a      	orrs	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004004:	d174      	bne.n	80040f0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800400c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004014:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800401c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d108      	bne.n	800403e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	431a      	orrs	r2, r3
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	4313      	orrs	r3, r2
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24
 800403c:	e053      	b.n	80040e6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d106      	bne.n	8004054 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4313      	orrs	r3, r2
 800404c:	697a      	ldr	r2, [r7, #20]
 800404e:	4313      	orrs	r3, r2
 8004050:	627b      	str	r3, [r7, #36]	@ 0x24
 8004052:	e048      	b.n	80040e6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d111      	bne.n	8004080 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	0cdb      	lsrs	r3, r3, #19
 8004060:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	0a9b      	lsrs	r3, r3, #10
 8004066:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	08db      	lsrs	r3, r3, #3
 800406c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	015a      	lsls	r2, r3, #5
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	02db      	lsls	r3, r3, #11
 8004076:	4313      	orrs	r3, r2
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	4313      	orrs	r3, r2
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
 800407e:	e032      	b.n	80040e6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b03      	cmp	r3, #3
 8004086:	d117      	bne.n	80040b8 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	0fdb      	lsrs	r3, r3, #31
 800408c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	0cdb      	lsrs	r3, r3, #19
 8004092:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	0adb      	lsrs	r3, r3, #11
 8004098:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	08db      	lsrs	r3, r3, #3
 800409e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	015a      	lsls	r2, r3, #5
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	029b      	lsls	r3, r3, #10
 80040a8:	431a      	orrs	r2, r3
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	03db      	lsls	r3, r3, #15
 80040ae:	4313      	orrs	r3, r2
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80040b6:	e016      	b.n	80040e6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	0f1b      	lsrs	r3, r3, #28
 80040bc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	0d1b      	lsrs	r3, r3, #20
 80040c2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	0b1b      	lsrs	r3, r3, #12
 80040c8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	091b      	lsrs	r3, r3, #4
 80040ce:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	011a      	lsls	r2, r3, #4
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	021b      	lsls	r3, r3, #8
 80040d8:	431a      	orrs	r2, r3
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	031b      	lsls	r3, r3, #12
 80040de:	4313      	orrs	r3, r2
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ec:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80040ee:	e003      	b.n	80040f8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68ba      	ldr	r2, [r7, #8]
 80040f6:	60da      	str	r2, [r3, #12]
}
 80040f8:	bf00      	nop
 80040fa:	372c      	adds	r7, #44	@ 0x2c
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004104:	b480      	push	{r7}
 8004106:	b089      	sub	sp, #36	@ 0x24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004112:	2300      	movs	r3, #0
 8004114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004116:	2300      	movs	r3, #0
 8004118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
 800411e:	e177      	b.n	8004410 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004120:	2201      	movs	r2, #1
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4013      	ands	r3, r2
 8004132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	429a      	cmp	r2, r3
 800413a:	f040 8166 	bne.w	800440a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b01      	cmp	r3, #1
 8004148:	d005      	beq.n	8004156 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004152:	2b02      	cmp	r3, #2
 8004154:	d130      	bne.n	80041b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	2203      	movs	r2, #3
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4013      	ands	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	68da      	ldr	r2, [r3, #12]
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4313      	orrs	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800418c:	2201      	movs	r2, #1
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	43db      	mvns	r3, r3
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4013      	ands	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	091b      	lsrs	r3, r3, #4
 80041a2:	f003 0201 	and.w	r2, r3, #1
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f003 0303 	and.w	r3, r3, #3
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d017      	beq.n	80041f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	2203      	movs	r2, #3
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4013      	ands	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d123      	bne.n	8004248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	08da      	lsrs	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3208      	adds	r2, #8
 8004208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800420c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	220f      	movs	r2, #15
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	691a      	ldr	r2, [r3, #16]
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4313      	orrs	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	08da      	lsrs	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	3208      	adds	r2, #8
 8004242:	69b9      	ldr	r1, [r7, #24]
 8004244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	2203      	movs	r2, #3
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 0203 	and.w	r2, r3, #3
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 80c0 	beq.w	800440a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	4b66      	ldr	r3, [pc, #408]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	4a65      	ldr	r2, [pc, #404]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004298:	6453      	str	r3, [r2, #68]	@ 0x44
 800429a:	4b63      	ldr	r3, [pc, #396]	@ (8004428 <HAL_GPIO_Init+0x324>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042a6:	4a61      	ldr	r2, [pc, #388]	@ (800442c <HAL_GPIO_Init+0x328>)
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	089b      	lsrs	r3, r3, #2
 80042ac:	3302      	adds	r3, #2
 80042ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	220f      	movs	r2, #15
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43db      	mvns	r3, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4013      	ands	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a58      	ldr	r2, [pc, #352]	@ (8004430 <HAL_GPIO_Init+0x32c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d037      	beq.n	8004342 <HAL_GPIO_Init+0x23e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a57      	ldr	r2, [pc, #348]	@ (8004434 <HAL_GPIO_Init+0x330>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d031      	beq.n	800433e <HAL_GPIO_Init+0x23a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a56      	ldr	r2, [pc, #344]	@ (8004438 <HAL_GPIO_Init+0x334>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <HAL_GPIO_Init+0x236>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a55      	ldr	r2, [pc, #340]	@ (800443c <HAL_GPIO_Init+0x338>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d025      	beq.n	8004336 <HAL_GPIO_Init+0x232>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a54      	ldr	r2, [pc, #336]	@ (8004440 <HAL_GPIO_Init+0x33c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01f      	beq.n	8004332 <HAL_GPIO_Init+0x22e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a53      	ldr	r2, [pc, #332]	@ (8004444 <HAL_GPIO_Init+0x340>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d019      	beq.n	800432e <HAL_GPIO_Init+0x22a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a52      	ldr	r2, [pc, #328]	@ (8004448 <HAL_GPIO_Init+0x344>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <HAL_GPIO_Init+0x226>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a51      	ldr	r2, [pc, #324]	@ (800444c <HAL_GPIO_Init+0x348>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00d      	beq.n	8004326 <HAL_GPIO_Init+0x222>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a50      	ldr	r2, [pc, #320]	@ (8004450 <HAL_GPIO_Init+0x34c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d007      	beq.n	8004322 <HAL_GPIO_Init+0x21e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a4f      	ldr	r2, [pc, #316]	@ (8004454 <HAL_GPIO_Init+0x350>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d101      	bne.n	800431e <HAL_GPIO_Init+0x21a>
 800431a:	2309      	movs	r3, #9
 800431c:	e012      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800431e:	230a      	movs	r3, #10
 8004320:	e010      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004322:	2308      	movs	r3, #8
 8004324:	e00e      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004326:	2307      	movs	r3, #7
 8004328:	e00c      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432a:	2306      	movs	r3, #6
 800432c:	e00a      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432e:	2305      	movs	r3, #5
 8004330:	e008      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004332:	2304      	movs	r3, #4
 8004334:	e006      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004336:	2303      	movs	r3, #3
 8004338:	e004      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433a:	2302      	movs	r3, #2
 800433c:	e002      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433e:	2301      	movs	r3, #1
 8004340:	e000      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004342:	2300      	movs	r3, #0
 8004344:	69fa      	ldr	r2, [r7, #28]
 8004346:	f002 0203 	and.w	r2, r2, #3
 800434a:	0092      	lsls	r2, r2, #2
 800434c:	4093      	lsls	r3, r2
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	4313      	orrs	r3, r2
 8004352:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004354:	4935      	ldr	r1, [pc, #212]	@ (800442c <HAL_GPIO_Init+0x328>)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	089b      	lsrs	r3, r3, #2
 800435a:	3302      	adds	r3, #2
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	43db      	mvns	r3, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4013      	ands	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004386:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_GPIO_Init+0x354>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b0:	4a29      	ldr	r2, [pc, #164]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043b6:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	43db      	mvns	r3, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4013      	ands	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043da:	4a1f      	ldr	r2, [pc, #124]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	43db      	mvns	r3, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4013      	ands	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3301      	adds	r3, #1
 800440e:	61fb      	str	r3, [r7, #28]
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b0f      	cmp	r3, #15
 8004414:	f67f ae84 	bls.w	8004120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3724      	adds	r7, #36	@ 0x24
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	40013800 	.word	0x40013800
 8004430:	40020000 	.word	0x40020000
 8004434:	40020400 	.word	0x40020400
 8004438:	40020800 	.word	0x40020800
 800443c:	40020c00 	.word	0x40020c00
 8004440:	40021000 	.word	0x40021000
 8004444:	40021400 	.word	0x40021400
 8004448:	40021800 	.word	0x40021800
 800444c:	40021c00 	.word	0x40021c00
 8004450:	40022000 	.word	0x40022000
 8004454:	40022400 	.word	0x40022400
 8004458:	40013c00 	.word	0x40013c00

0800445c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004466:	2300      	movs	r3, #0
 8004468:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800446e:	2300      	movs	r3, #0
 8004470:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004472:	2300      	movs	r3, #0
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	e0d9      	b.n	800462c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004478:	2201      	movs	r2, #1
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	fa02 f303 	lsl.w	r3, r2, r3
 8004480:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	4013      	ands	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	429a      	cmp	r2, r3
 8004490:	f040 80c9 	bne.w	8004626 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004494:	4a6b      	ldr	r2, [pc, #428]	@ (8004644 <HAL_GPIO_DeInit+0x1e8>)
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	3302      	adds	r3, #2
 800449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f003 0303 	and.w	r3, r3, #3
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	220f      	movs	r2, #15
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	4013      	ands	r3, r2
 80044b4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a63      	ldr	r2, [pc, #396]	@ (8004648 <HAL_GPIO_DeInit+0x1ec>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d037      	beq.n	800452e <HAL_GPIO_DeInit+0xd2>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a62      	ldr	r2, [pc, #392]	@ (800464c <HAL_GPIO_DeInit+0x1f0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d031      	beq.n	800452a <HAL_GPIO_DeInit+0xce>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a61      	ldr	r2, [pc, #388]	@ (8004650 <HAL_GPIO_DeInit+0x1f4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d02b      	beq.n	8004526 <HAL_GPIO_DeInit+0xca>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a60      	ldr	r2, [pc, #384]	@ (8004654 <HAL_GPIO_DeInit+0x1f8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d025      	beq.n	8004522 <HAL_GPIO_DeInit+0xc6>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a5f      	ldr	r2, [pc, #380]	@ (8004658 <HAL_GPIO_DeInit+0x1fc>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d01f      	beq.n	800451e <HAL_GPIO_DeInit+0xc2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a5e      	ldr	r2, [pc, #376]	@ (800465c <HAL_GPIO_DeInit+0x200>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d019      	beq.n	800451a <HAL_GPIO_DeInit+0xbe>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a5d      	ldr	r2, [pc, #372]	@ (8004660 <HAL_GPIO_DeInit+0x204>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d013      	beq.n	8004516 <HAL_GPIO_DeInit+0xba>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a5c      	ldr	r2, [pc, #368]	@ (8004664 <HAL_GPIO_DeInit+0x208>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00d      	beq.n	8004512 <HAL_GPIO_DeInit+0xb6>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a5b      	ldr	r2, [pc, #364]	@ (8004668 <HAL_GPIO_DeInit+0x20c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d007      	beq.n	800450e <HAL_GPIO_DeInit+0xb2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a5a      	ldr	r2, [pc, #360]	@ (800466c <HAL_GPIO_DeInit+0x210>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d101      	bne.n	800450a <HAL_GPIO_DeInit+0xae>
 8004506:	2309      	movs	r3, #9
 8004508:	e012      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800450a:	230a      	movs	r3, #10
 800450c:	e010      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800450e:	2308      	movs	r3, #8
 8004510:	e00e      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 8004512:	2307      	movs	r3, #7
 8004514:	e00c      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 8004516:	2306      	movs	r3, #6
 8004518:	e00a      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800451a:	2305      	movs	r3, #5
 800451c:	e008      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800451e:	2304      	movs	r3, #4
 8004520:	e006      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 8004522:	2303      	movs	r3, #3
 8004524:	e004      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 8004526:	2302      	movs	r3, #2
 8004528:	e002      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <HAL_GPIO_DeInit+0xd4>
 800452e:	2300      	movs	r3, #0
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	f002 0203 	and.w	r2, r2, #3
 8004536:	0092      	lsls	r2, r2, #2
 8004538:	4093      	lsls	r3, r2
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	429a      	cmp	r2, r3
 800453e:	d132      	bne.n	80045a6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004540:	4b4b      	ldr	r3, [pc, #300]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	43db      	mvns	r3, r3
 8004548:	4949      	ldr	r1, [pc, #292]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 800454a:	4013      	ands	r3, r2
 800454c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800454e:	4b48      	ldr	r3, [pc, #288]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	43db      	mvns	r3, r3
 8004556:	4946      	ldr	r1, [pc, #280]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 8004558:	4013      	ands	r3, r2
 800455a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800455c:	4b44      	ldr	r3, [pc, #272]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	43db      	mvns	r3, r3
 8004564:	4942      	ldr	r1, [pc, #264]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 8004566:	4013      	ands	r3, r2
 8004568:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800456a:	4b41      	ldr	r3, [pc, #260]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 800456c:	689a      	ldr	r2, [r3, #8]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	43db      	mvns	r3, r3
 8004572:	493f      	ldr	r1, [pc, #252]	@ (8004670 <HAL_GPIO_DeInit+0x214>)
 8004574:	4013      	ands	r3, r2
 8004576:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	220f      	movs	r2, #15
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004588:	4a2e      	ldr	r2, [pc, #184]	@ (8004644 <HAL_GPIO_DeInit+0x1e8>)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	089b      	lsrs	r3, r3, #2
 800458e:	3302      	adds	r3, #2
 8004590:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	43da      	mvns	r2, r3
 8004598:	482a      	ldr	r0, [pc, #168]	@ (8004644 <HAL_GPIO_DeInit+0x1e8>)
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	089b      	lsrs	r3, r3, #2
 800459e:	400a      	ands	r2, r1
 80045a0:	3302      	adds	r3, #2
 80045a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	2103      	movs	r1, #3
 80045b0:	fa01 f303 	lsl.w	r3, r1, r3
 80045b4:	43db      	mvns	r3, r3
 80045b6:	401a      	ands	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	08da      	lsrs	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3208      	adds	r2, #8
 80045c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	220f      	movs	r2, #15
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	08d2      	lsrs	r2, r2, #3
 80045dc:	4019      	ands	r1, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3208      	adds	r2, #8
 80045e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	2103      	movs	r1, #3
 80045f0:	fa01 f303 	lsl.w	r3, r1, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	401a      	ands	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	2101      	movs	r1, #1
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	fa01 f303 	lsl.w	r3, r1, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	401a      	ands	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	2103      	movs	r1, #3
 800461a:	fa01 f303 	lsl.w	r3, r1, r3
 800461e:	43db      	mvns	r3, r3
 8004620:	401a      	ands	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	3301      	adds	r3, #1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2b0f      	cmp	r3, #15
 8004630:	f67f af22 	bls.w	8004478 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40013800 	.word	0x40013800
 8004648:	40020000 	.word	0x40020000
 800464c:	40020400 	.word	0x40020400
 8004650:	40020800 	.word	0x40020800
 8004654:	40020c00 	.word	0x40020c00
 8004658:	40021000 	.word	0x40021000
 800465c:	40021400 	.word	0x40021400
 8004660:	40021800 	.word	0x40021800
 8004664:	40021c00 	.word	0x40021c00
 8004668:	40022000 	.word	0x40022000
 800466c:	40022400 	.word	0x40022400
 8004670:	40013c00 	.word	0x40013c00

08004674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	460b      	mov	r3, r1
 800467e:	807b      	strh	r3, [r7, #2]
 8004680:	4613      	mov	r3, r2
 8004682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004684:	787b      	ldrb	r3, [r7, #1]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800468a:	887a      	ldrh	r2, [r7, #2]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004690:	e003      	b.n	800469a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004692:	887b      	ldrh	r3, [r7, #2]
 8004694:	041a      	lsls	r2, r3, #16
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	619a      	str	r2, [r3, #24]
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046b2:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d006      	beq.n	80046cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046be:	4a05      	ldr	r2, [pc, #20]	@ (80046d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fc fbec 	bl	8000ea4 <HAL_GPIO_EXTI_Callback>
  }
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40013c00 	.word	0x40013c00

080046d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e12b      	b.n	8004942 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd f8bc 	bl	800187c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2224      	movs	r2, #36	@ 0x24
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0201 	bic.w	r2, r2, #1
 800471a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800472a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800473a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800473c:	f001 f8f2 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8004740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	4a81      	ldr	r2, [pc, #516]	@ (800494c <HAL_I2C_Init+0x274>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d807      	bhi.n	800475c <HAL_I2C_Init+0x84>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4a80      	ldr	r2, [pc, #512]	@ (8004950 <HAL_I2C_Init+0x278>)
 8004750:	4293      	cmp	r3, r2
 8004752:	bf94      	ite	ls
 8004754:	2301      	movls	r3, #1
 8004756:	2300      	movhi	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	e006      	b.n	800476a <HAL_I2C_Init+0x92>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	4a7d      	ldr	r2, [pc, #500]	@ (8004954 <HAL_I2C_Init+0x27c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	bf94      	ite	ls
 8004764:	2301      	movls	r3, #1
 8004766:	2300      	movhi	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e0e7      	b.n	8004942 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	4a78      	ldr	r2, [pc, #480]	@ (8004958 <HAL_I2C_Init+0x280>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	0c9b      	lsrs	r3, r3, #18
 800477c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	4a6a      	ldr	r2, [pc, #424]	@ (800494c <HAL_I2C_Init+0x274>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d802      	bhi.n	80047ac <HAL_I2C_Init+0xd4>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	3301      	adds	r3, #1
 80047aa:	e009      	b.n	80047c0 <HAL_I2C_Init+0xe8>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
 80047b6:	4a69      	ldr	r2, [pc, #420]	@ (800495c <HAL_I2C_Init+0x284>)
 80047b8:	fba2 2303 	umull	r2, r3, r2, r3
 80047bc:	099b      	lsrs	r3, r3, #6
 80047be:	3301      	adds	r3, #1
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6812      	ldr	r2, [r2, #0]
 80047c4:	430b      	orrs	r3, r1
 80047c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	495c      	ldr	r1, [pc, #368]	@ (800494c <HAL_I2C_Init+0x274>)
 80047dc:	428b      	cmp	r3, r1
 80047de:	d819      	bhi.n	8004814 <HAL_I2C_Init+0x13c>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	1e59      	subs	r1, r3, #1
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ee:	1c59      	adds	r1, r3, #1
 80047f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047f4:	400b      	ands	r3, r1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <HAL_I2C_Init+0x138>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	1e59      	subs	r1, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	fbb1 f3f3 	udiv	r3, r1, r3
 8004808:	3301      	adds	r3, #1
 800480a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800480e:	e051      	b.n	80048b4 <HAL_I2C_Init+0x1dc>
 8004810:	2304      	movs	r3, #4
 8004812:	e04f      	b.n	80048b4 <HAL_I2C_Init+0x1dc>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d111      	bne.n	8004840 <HAL_I2C_Init+0x168>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	1e58      	subs	r0, r3, #1
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6859      	ldr	r1, [r3, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	440b      	add	r3, r1
 800482a:	fbb0 f3f3 	udiv	r3, r0, r3
 800482e:	3301      	adds	r3, #1
 8004830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004834:	2b00      	cmp	r3, #0
 8004836:	bf0c      	ite	eq
 8004838:	2301      	moveq	r3, #1
 800483a:	2300      	movne	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	e012      	b.n	8004866 <HAL_I2C_Init+0x18e>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1e58      	subs	r0, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6859      	ldr	r1, [r3, #4]
 8004848:	460b      	mov	r3, r1
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	0099      	lsls	r1, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	fbb0 f3f3 	udiv	r3, r0, r3
 8004856:	3301      	adds	r3, #1
 8004858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800485c:	2b00      	cmp	r3, #0
 800485e:	bf0c      	ite	eq
 8004860:	2301      	moveq	r3, #1
 8004862:	2300      	movne	r3, #0
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_I2C_Init+0x196>
 800486a:	2301      	movs	r3, #1
 800486c:	e022      	b.n	80048b4 <HAL_I2C_Init+0x1dc>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10e      	bne.n	8004894 <HAL_I2C_Init+0x1bc>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	1e58      	subs	r0, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6859      	ldr	r1, [r3, #4]
 800487e:	460b      	mov	r3, r1
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	440b      	add	r3, r1
 8004884:	fbb0 f3f3 	udiv	r3, r0, r3
 8004888:	3301      	adds	r3, #1
 800488a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800488e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004892:	e00f      	b.n	80048b4 <HAL_I2C_Init+0x1dc>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	1e58      	subs	r0, r3, #1
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	440b      	add	r3, r1
 80048a2:	0099      	lsls	r1, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048aa:	3301      	adds	r3, #1
 80048ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048b4:	6879      	ldr	r1, [r7, #4]
 80048b6:	6809      	ldr	r1, [r1, #0]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69da      	ldr	r2, [r3, #28]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6911      	ldr	r1, [r2, #16]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	68d2      	ldr	r2, [r2, #12]
 80048ee:	4311      	orrs	r1, r2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6812      	ldr	r2, [r2, #0]
 80048f4:	430b      	orrs	r3, r1
 80048f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	695a      	ldr	r2, [r3, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	431a      	orrs	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0201 	orr.w	r2, r2, #1
 8004922:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2220      	movs	r2, #32
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	000186a0 	.word	0x000186a0
 8004950:	001e847f 	.word	0x001e847f
 8004954:	003d08ff 	.word	0x003d08ff
 8004958:	431bde83 	.word	0x431bde83
 800495c:	10624dd3 	.word	0x10624dd3

08004960 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b20      	cmp	r3, #32
 8004974:	d129      	bne.n	80049ca <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2224      	movs	r2, #36	@ 0x24
 800497a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0201 	bic.w	r2, r2, #1
 800498c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0210 	bic.w	r2, r2, #16
 800499c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f042 0201 	orr.w	r2, r2, #1
 80049bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2220      	movs	r2, #32
 80049c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	e000      	b.n	80049cc <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80049ca:	2302      	movs	r3, #2
  }
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80049e2:	2300      	movs	r3, #0
 80049e4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d12a      	bne.n	8004a48 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2224      	movs	r2, #36	@ 0x24
 80049f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0201 	bic.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a10:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004a12:	89fb      	ldrh	r3, [r7, #14]
 8004a14:	f023 030f 	bic.w	r3, r3, #15
 8004a18:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	89fb      	ldrh	r3, [r7, #14]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	89fa      	ldrh	r2, [r7, #14]
 8004a2a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0201 	orr.w	r2, r2, #1
 8004a3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004a44:	2300      	movs	r3, #0
 8004a46:	e000      	b.n	8004a4a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004a48:	2302      	movs	r3, #2
  }
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b084      	sub	sp, #16
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e08f      	b.n	8004b88 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d106      	bne.n	8004a82 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7fc ff67 	bl	8001950 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	699a      	ldr	r2, [r3, #24]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004a98:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6999      	ldr	r1, [r3, #24]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004aae:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	041b      	lsls	r3, r3, #16
 8004ac4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6999      	ldr	r1, [r3, #24]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	041b      	lsls	r3, r3, #16
 8004ada:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a19      	ldr	r1, [r3, #32]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aee:	041b      	lsls	r3, r3, #16
 8004af0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b04:	041b      	lsls	r3, r3, #16
 8004b06:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b1c:	021b      	lsls	r3, r3, #8
 8004b1e:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004b26:	041b      	lsls	r3, r3, #16
 8004b28:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004b38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f042 0206 	orr.w	r2, r2, #6
 8004b64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	699a      	ldr	r2, [r3, #24]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 0201 	orr.w	r2, r2, #1
 8004b74:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004b90:	b5b0      	push	{r4, r5, r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d101      	bne.n	8004baa <HAL_LTDC_ConfigLayer+0x1a>
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	e02c      	b.n	8004c04 <HAL_LTDC_ConfigLayer+0x74>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2134      	movs	r1, #52	@ 0x34
 8004bc0:	fb01 f303 	mul.w	r3, r1, r3
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4614      	mov	r4, r2
 8004bce:	461d      	mov	r5, r3
 8004bd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004bd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004bd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004bd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004bd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004bda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004bdc:	682b      	ldr	r3, [r5, #0]
 8004bde:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f8b9 	bl	8004d5c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bdb0      	pop	{r4, r5, r7, pc}

08004c0c <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d101      	bne.n	8004c26 <HAL_LTDC_ConfigColorKeying+0x1a>
 8004c22:	2302      	movs	r3, #2
 8004c24:	e030      	b.n	8004c88 <HAL_LTDC_ConfigColorKeying+0x7c>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2202      	movs	r2, #2
 8004c32:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	01db      	lsls	r3, r3, #7
 8004c40:	4413      	add	r3, r2
 8004c42:	3384      	adds	r3, #132	@ 0x84
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	01d2      	lsls	r2, r2, #7
 8004c50:	440a      	add	r2, r1
 8004c52:	3284      	adds	r2, #132	@ 0x84
 8004c54:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004c58:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	01db      	lsls	r3, r3, #7
 8004c64:	4413      	add	r3, r2
 8004c66:	3384      	adds	r3, #132	@ 0x84
 8004c68:	461a      	mov	r2, r3
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2201      	movs	r2, #1
 8004c74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_LTDC_EnableColorKeying+0x18>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e026      	b.n	8004cfa <HAL_LTDC_EnableColorKeying+0x66>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	01db      	lsls	r3, r3, #7
 8004cc6:	4413      	add	r3, r2
 8004cc8:	3384      	adds	r3, #132	@ 0x84
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6812      	ldr	r2, [r2, #0]
 8004cd0:	4611      	mov	r1, r2
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	01d2      	lsls	r2, r2, #7
 8004cd6:	440a      	add	r2, r1
 8004cd8:	3284      	adds	r2, #132	@ 0x84
 8004cda:	f043 0302 	orr.w	r3, r3, #2
 8004cde:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_LTDC_EnableDither+0x16>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e016      	b.n	8004d4c <HAL_LTDC_EnableDither+0x44>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8004d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d58 <HAL_LTDC_EnableDither+0x50>)
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	4a09      	ldr	r2, [pc, #36]	@ (8004d58 <HAL_LTDC_EnableDither+0x50>)
 8004d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d38:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	40016800 	.word	0x40016800

08004d5c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	@ 0x24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	0c1b      	lsrs	r3, r3, #16
 8004d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d78:	4413      	add	r3, r2
 8004d7a:	041b      	lsls	r3, r3, #16
 8004d7c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	461a      	mov	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	01db      	lsls	r3, r3, #7
 8004d88:	4413      	add	r3, r2
 8004d8a:	3384      	adds	r3, #132	@ 0x84
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	6812      	ldr	r2, [r2, #0]
 8004d92:	4611      	mov	r1, r2
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	01d2      	lsls	r2, r2, #7
 8004d98:	440a      	add	r2, r1
 8004d9a:	3284      	adds	r2, #132	@ 0x84
 8004d9c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004da0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	0c1b      	lsrs	r3, r3, #16
 8004dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004db2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004db4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	01db      	lsls	r3, r3, #7
 8004dc0:	440b      	add	r3, r1
 8004dc2:	3384      	adds	r3, #132	@ 0x84
 8004dc4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004dca:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dda:	4413      	add	r3, r2
 8004ddc:	041b      	lsls	r3, r3, #16
 8004dde:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	461a      	mov	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	01db      	lsls	r3, r3, #7
 8004dea:	4413      	add	r3, r2
 8004dec:	3384      	adds	r3, #132	@ 0x84
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	6812      	ldr	r2, [r2, #0]
 8004df4:	4611      	mov	r1, r2
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	01d2      	lsls	r2, r2, #7
 8004dfa:	440a      	add	r2, r1
 8004dfc:	3284      	adds	r2, #132	@ 0x84
 8004dfe:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004e02:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	689a      	ldr	r2, [r3, #8]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e12:	4413      	add	r3, r2
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	01db      	lsls	r3, r3, #7
 8004e20:	440b      	add	r3, r1
 8004e22:	3384      	adds	r3, #132	@ 0x84
 8004e24:	4619      	mov	r1, r3
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	461a      	mov	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	01db      	lsls	r3, r3, #7
 8004e36:	4413      	add	r3, r2
 8004e38:	3384      	adds	r3, #132	@ 0x84
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	4611      	mov	r1, r2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	01d2      	lsls	r2, r2, #7
 8004e46:	440a      	add	r2, r1
 8004e48:	3284      	adds	r2, #132	@ 0x84
 8004e4a:	f023 0307 	bic.w	r3, r3, #7
 8004e4e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	461a      	mov	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	01db      	lsls	r3, r3, #7
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3384      	adds	r3, #132	@ 0x84
 8004e5e:	461a      	mov	r2, r3
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004e6c:	021b      	lsls	r3, r3, #8
 8004e6e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e76:	041b      	lsls	r3, r3, #16
 8004e78:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	061b      	lsls	r3, r3, #24
 8004e80:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e88:	461a      	mov	r2, r3
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4619      	mov	r1, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	01db      	lsls	r3, r3, #7
 8004e9c:	440b      	add	r3, r1
 8004e9e:	3384      	adds	r3, #132	@ 0x84
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	461a      	mov	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	01db      	lsls	r3, r3, #7
 8004eb2:	4413      	add	r3, r2
 8004eb4:	3384      	adds	r3, #132	@ 0x84
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	6812      	ldr	r2, [r2, #0]
 8004ebc:	4611      	mov	r1, r2
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	01d2      	lsls	r2, r2, #7
 8004ec2:	440a      	add	r2, r1
 8004ec4:	3284      	adds	r2, #132	@ 0x84
 8004ec6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004eca:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	01db      	lsls	r3, r3, #7
 8004ed6:	4413      	add	r3, r2
 8004ed8:	3384      	adds	r3, #132	@ 0x84
 8004eda:	461a      	mov	r2, r3
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	01db      	lsls	r3, r3, #7
 8004eec:	4413      	add	r3, r2
 8004eee:	3384      	adds	r3, #132	@ 0x84
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	01d2      	lsls	r2, r2, #7
 8004efc:	440a      	add	r2, r1
 8004efe:	3284      	adds	r2, #132	@ 0x84
 8004f00:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004f04:	f023 0307 	bic.w	r3, r3, #7
 8004f08:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	69da      	ldr	r2, [r3, #28]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	68f9      	ldr	r1, [r7, #12]
 8004f14:	6809      	ldr	r1, [r1, #0]
 8004f16:	4608      	mov	r0, r1
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	01c9      	lsls	r1, r1, #7
 8004f1c:	4401      	add	r1, r0
 8004f1e:	3184      	adds	r1, #132	@ 0x84
 8004f20:	4313      	orrs	r3, r2
 8004f22:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	461a      	mov	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	01db      	lsls	r3, r3, #7
 8004f2e:	4413      	add	r3, r2
 8004f30:	3384      	adds	r3, #132	@ 0x84
 8004f32:	461a      	mov	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f38:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d102      	bne.n	8004f48 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8004f42:	2304      	movs	r3, #4
 8004f44:	61fb      	str	r3, [r7, #28]
 8004f46:	e01b      	b.n	8004f80 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d102      	bne.n	8004f56 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8004f50:	2303      	movs	r3, #3
 8004f52:	61fb      	str	r3, [r7, #28]
 8004f54:	e014      	b.n	8004f80 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d00b      	beq.n	8004f76 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d007      	beq.n	8004f76 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f6a:	2b03      	cmp	r3, #3
 8004f6c:	d003      	beq.n	8004f76 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f72:	2b07      	cmp	r3, #7
 8004f74:	d102      	bne.n	8004f7c <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8004f76:	2302      	movs	r3, #2
 8004f78:	61fb      	str	r3, [r7, #28]
 8004f7a:	e001      	b.n	8004f80 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	461a      	mov	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	01db      	lsls	r3, r3, #7
 8004f8a:	4413      	add	r3, r2
 8004f8c:	3384      	adds	r3, #132	@ 0x84
 8004f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	6812      	ldr	r2, [r2, #0]
 8004f94:	4611      	mov	r1, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	01d2      	lsls	r2, r2, #7
 8004f9a:	440a      	add	r2, r1
 8004f9c:	3284      	adds	r2, #132	@ 0x84
 8004f9e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	69fa      	ldr	r2, [r7, #28]
 8004faa:	fb02 f303 	mul.w	r3, r2, r3
 8004fae:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	6859      	ldr	r1, [r3, #4]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	1acb      	subs	r3, r1, r3
 8004fba:	69f9      	ldr	r1, [r7, #28]
 8004fbc:	fb01 f303 	mul.w	r3, r1, r3
 8004fc0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004fc2:	68f9      	ldr	r1, [r7, #12]
 8004fc4:	6809      	ldr	r1, [r1, #0]
 8004fc6:	4608      	mov	r0, r1
 8004fc8:	6879      	ldr	r1, [r7, #4]
 8004fca:	01c9      	lsls	r1, r1, #7
 8004fcc:	4401      	add	r1, r0
 8004fce:	3184      	adds	r1, #132	@ 0x84
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	01db      	lsls	r3, r3, #7
 8004fde:	4413      	add	r3, r2
 8004fe0:	3384      	adds	r3, #132	@ 0x84
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	4611      	mov	r1, r2
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	01d2      	lsls	r2, r2, #7
 8004fee:	440a      	add	r2, r1
 8004ff0:	3284      	adds	r2, #132	@ 0x84
 8004ff2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004ff6:	f023 0307 	bic.w	r3, r3, #7
 8004ffa:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	01db      	lsls	r3, r3, #7
 8005006:	4413      	add	r3, r2
 8005008:	3384      	adds	r3, #132	@ 0x84
 800500a:	461a      	mov	r2, r3
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	01db      	lsls	r3, r3, #7
 800501c:	4413      	add	r3, r2
 800501e:	3384      	adds	r3, #132	@ 0x84
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	6812      	ldr	r2, [r2, #0]
 8005026:	4611      	mov	r1, r2
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	01d2      	lsls	r2, r2, #7
 800502c:	440a      	add	r2, r1
 800502e:	3284      	adds	r2, #132	@ 0x84
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	6013      	str	r3, [r2, #0]
}
 8005036:	bf00      	nop
 8005038:	3724      	adds	r7, #36	@ 0x24
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
	...

08005044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e267      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d075      	beq.n	800514e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005062:	4b88      	ldr	r3, [pc, #544]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b04      	cmp	r3, #4
 800506c:	d00c      	beq.n	8005088 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800506e:	4b85      	ldr	r3, [pc, #532]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005076:	2b08      	cmp	r3, #8
 8005078:	d112      	bne.n	80050a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800507a:	4b82      	ldr	r3, [pc, #520]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005086:	d10b      	bne.n	80050a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005088:	4b7e      	ldr	r3, [pc, #504]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d05b      	beq.n	800514c <HAL_RCC_OscConfig+0x108>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d157      	bne.n	800514c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e242      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a8:	d106      	bne.n	80050b8 <HAL_RCC_OscConfig+0x74>
 80050aa:	4b76      	ldr	r3, [pc, #472]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a75      	ldr	r2, [pc, #468]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	e01d      	b.n	80050f4 <HAL_RCC_OscConfig+0xb0>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050c0:	d10c      	bne.n	80050dc <HAL_RCC_OscConfig+0x98>
 80050c2:	4b70      	ldr	r3, [pc, #448]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a6f      	ldr	r2, [pc, #444]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a6c      	ldr	r2, [pc, #432]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050d8:	6013      	str	r3, [r2, #0]
 80050da:	e00b      	b.n	80050f4 <HAL_RCC_OscConfig+0xb0>
 80050dc:	4b69      	ldr	r3, [pc, #420]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a68      	ldr	r2, [pc, #416]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050e6:	6013      	str	r3, [r2, #0]
 80050e8:	4b66      	ldr	r3, [pc, #408]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a65      	ldr	r2, [pc, #404]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80050ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d013      	beq.n	8005124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7fe faa6 	bl	800364c <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005104:	f7fe faa2 	bl	800364c <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b64      	cmp	r3, #100	@ 0x64
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e207      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005116:	4b5b      	ldr	r3, [pc, #364]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d0f0      	beq.n	8005104 <HAL_RCC_OscConfig+0xc0>
 8005122:	e014      	b.n	800514e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005124:	f7fe fa92 	bl	800364c <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800512c:	f7fe fa8e 	bl	800364c <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b64      	cmp	r3, #100	@ 0x64
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e1f3      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800513e:	4b51      	ldr	r3, [pc, #324]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1f0      	bne.n	800512c <HAL_RCC_OscConfig+0xe8>
 800514a:	e000      	b.n	800514e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800514c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d063      	beq.n	8005222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800515a:	4b4a      	ldr	r3, [pc, #296]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 030c 	and.w	r3, r3, #12
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00b      	beq.n	800517e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005166:	4b47      	ldr	r3, [pc, #284]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800516e:	2b08      	cmp	r3, #8
 8005170:	d11c      	bne.n	80051ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005172:	4b44      	ldr	r3, [pc, #272]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d116      	bne.n	80051ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800517e:	4b41      	ldr	r3, [pc, #260]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_RCC_OscConfig+0x152>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d001      	beq.n	8005196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e1c7      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005196:	4b3b      	ldr	r3, [pc, #236]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	4937      	ldr	r1, [pc, #220]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051aa:	e03a      	b.n	8005222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d020      	beq.n	80051f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051b4:	4b34      	ldr	r3, [pc, #208]	@ (8005288 <HAL_RCC_OscConfig+0x244>)
 80051b6:	2201      	movs	r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ba:	f7fe fa47 	bl	800364c <HAL_GetTick>
 80051be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c0:	e008      	b.n	80051d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c2:	f7fe fa43 	bl	800364c <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d901      	bls.n	80051d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e1a8      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051d4:	4b2b      	ldr	r3, [pc, #172]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0f0      	beq.n	80051c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e0:	4b28      	ldr	r3, [pc, #160]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	4925      	ldr	r1, [pc, #148]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	600b      	str	r3, [r1, #0]
 80051f4:	e015      	b.n	8005222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051f6:	4b24      	ldr	r3, [pc, #144]	@ (8005288 <HAL_RCC_OscConfig+0x244>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fc:	f7fe fa26 	bl	800364c <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005204:	f7fe fa22 	bl	800364c <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e187      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005216:	4b1b      	ldr	r3, [pc, #108]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f0      	bne.n	8005204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d036      	beq.n	800529c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d016      	beq.n	8005264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005236:	4b15      	ldr	r3, [pc, #84]	@ (800528c <HAL_RCC_OscConfig+0x248>)
 8005238:	2201      	movs	r2, #1
 800523a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800523c:	f7fe fa06 	bl	800364c <HAL_GetTick>
 8005240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005242:	e008      	b.n	8005256 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005244:	f7fe fa02 	bl	800364c <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e167      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005256:	4b0b      	ldr	r3, [pc, #44]	@ (8005284 <HAL_RCC_OscConfig+0x240>)
 8005258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d0f0      	beq.n	8005244 <HAL_RCC_OscConfig+0x200>
 8005262:	e01b      	b.n	800529c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005264:	4b09      	ldr	r3, [pc, #36]	@ (800528c <HAL_RCC_OscConfig+0x248>)
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800526a:	f7fe f9ef 	bl	800364c <HAL_GetTick>
 800526e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005270:	e00e      	b.n	8005290 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005272:	f7fe f9eb 	bl	800364c <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d907      	bls.n	8005290 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e150      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
 8005284:	40023800 	.word	0x40023800
 8005288:	42470000 	.word	0x42470000
 800528c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005290:	4b88      	ldr	r3, [pc, #544]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1ea      	bne.n	8005272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0304 	and.w	r3, r3, #4
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 8097 	beq.w	80053d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052aa:	2300      	movs	r3, #0
 80052ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ae:	4b81      	ldr	r3, [pc, #516]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80052b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10f      	bne.n	80052da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052ba:	2300      	movs	r3, #0
 80052bc:	60bb      	str	r3, [r7, #8]
 80052be:	4b7d      	ldr	r3, [pc, #500]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c2:	4a7c      	ldr	r2, [pc, #496]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80052c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80052ca:	4b7a      	ldr	r3, [pc, #488]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80052cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d2:	60bb      	str	r3, [r7, #8]
 80052d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052d6:	2301      	movs	r3, #1
 80052d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052da:	4b77      	ldr	r3, [pc, #476]	@ (80054b8 <HAL_RCC_OscConfig+0x474>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d118      	bne.n	8005318 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052e6:	4b74      	ldr	r3, [pc, #464]	@ (80054b8 <HAL_RCC_OscConfig+0x474>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a73      	ldr	r2, [pc, #460]	@ (80054b8 <HAL_RCC_OscConfig+0x474>)
 80052ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f2:	f7fe f9ab 	bl	800364c <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052fa:	f7fe f9a7 	bl	800364c <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e10c      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800530c:	4b6a      	ldr	r3, [pc, #424]	@ (80054b8 <HAL_RCC_OscConfig+0x474>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0f0      	beq.n	80052fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d106      	bne.n	800532e <HAL_RCC_OscConfig+0x2ea>
 8005320:	4b64      	ldr	r3, [pc, #400]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005324:	4a63      	ldr	r2, [pc, #396]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	6713      	str	r3, [r2, #112]	@ 0x70
 800532c:	e01c      	b.n	8005368 <HAL_RCC_OscConfig+0x324>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	2b05      	cmp	r3, #5
 8005334:	d10c      	bne.n	8005350 <HAL_RCC_OscConfig+0x30c>
 8005336:	4b5f      	ldr	r3, [pc, #380]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533a:	4a5e      	ldr	r2, [pc, #376]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 800533c:	f043 0304 	orr.w	r3, r3, #4
 8005340:	6713      	str	r3, [r2, #112]	@ 0x70
 8005342:	4b5c      	ldr	r3, [pc, #368]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005346:	4a5b      	ldr	r2, [pc, #364]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005348:	f043 0301 	orr.w	r3, r3, #1
 800534c:	6713      	str	r3, [r2, #112]	@ 0x70
 800534e:	e00b      	b.n	8005368 <HAL_RCC_OscConfig+0x324>
 8005350:	4b58      	ldr	r3, [pc, #352]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005354:	4a57      	ldr	r2, [pc, #348]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005356:	f023 0301 	bic.w	r3, r3, #1
 800535a:	6713      	str	r3, [r2, #112]	@ 0x70
 800535c:	4b55      	ldr	r3, [pc, #340]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 800535e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005360:	4a54      	ldr	r2, [pc, #336]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005362:	f023 0304 	bic.w	r3, r3, #4
 8005366:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d015      	beq.n	800539c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005370:	f7fe f96c 	bl	800364c <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005376:	e00a      	b.n	800538e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005378:	f7fe f968 	bl	800364c <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005386:	4293      	cmp	r3, r2
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e0cb      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800538e:	4b49      	ldr	r3, [pc, #292]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0ee      	beq.n	8005378 <HAL_RCC_OscConfig+0x334>
 800539a:	e014      	b.n	80053c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800539c:	f7fe f956 	bl	800364c <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a2:	e00a      	b.n	80053ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a4:	f7fe f952 	bl	800364c <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e0b5      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053ba:	4b3e      	ldr	r3, [pc, #248]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80053bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1ee      	bne.n	80053a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053c6:	7dfb      	ldrb	r3, [r7, #23]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d105      	bne.n	80053d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053cc:	4b39      	ldr	r3, [pc, #228]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80053ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d0:	4a38      	ldr	r2, [pc, #224]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80053d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 80a1 	beq.w	8005524 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053e2:	4b34      	ldr	r3, [pc, #208]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f003 030c 	and.w	r3, r3, #12
 80053ea:	2b08      	cmp	r3, #8
 80053ec:	d05c      	beq.n	80054a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d141      	bne.n	800547a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053f6:	4b31      	ldr	r3, [pc, #196]	@ (80054bc <HAL_RCC_OscConfig+0x478>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053fc:	f7fe f926 	bl	800364c <HAL_GetTick>
 8005400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005402:	e008      	b.n	8005416 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005404:	f7fe f922 	bl	800364c <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e087      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005416:	4b27      	ldr	r3, [pc, #156]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1f0      	bne.n	8005404 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	69da      	ldr	r2, [r3, #28]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005430:	019b      	lsls	r3, r3, #6
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005438:	085b      	lsrs	r3, r3, #1
 800543a:	3b01      	subs	r3, #1
 800543c:	041b      	lsls	r3, r3, #16
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005444:	061b      	lsls	r3, r3, #24
 8005446:	491b      	ldr	r1, [pc, #108]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 8005448:	4313      	orrs	r3, r2
 800544a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800544c:	4b1b      	ldr	r3, [pc, #108]	@ (80054bc <HAL_RCC_OscConfig+0x478>)
 800544e:	2201      	movs	r2, #1
 8005450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005452:	f7fe f8fb 	bl	800364c <HAL_GetTick>
 8005456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005458:	e008      	b.n	800546c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545a:	f7fe f8f7 	bl	800364c <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b02      	cmp	r3, #2
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e05c      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800546c:	4b11      	ldr	r3, [pc, #68]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d0f0      	beq.n	800545a <HAL_RCC_OscConfig+0x416>
 8005478:	e054      	b.n	8005524 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800547a:	4b10      	ldr	r3, [pc, #64]	@ (80054bc <HAL_RCC_OscConfig+0x478>)
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005480:	f7fe f8e4 	bl	800364c <HAL_GetTick>
 8005484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005486:	e008      	b.n	800549a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005488:	f7fe f8e0 	bl	800364c <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	2b02      	cmp	r3, #2
 8005494:	d901      	bls.n	800549a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e045      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800549a:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <HAL_RCC_OscConfig+0x470>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1f0      	bne.n	8005488 <HAL_RCC_OscConfig+0x444>
 80054a6:	e03d      	b.n	8005524 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d107      	bne.n	80054c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e038      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
 80054b4:	40023800 	.word	0x40023800
 80054b8:	40007000 	.word	0x40007000
 80054bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005530 <HAL_RCC_OscConfig+0x4ec>)
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d028      	beq.n	8005520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054d8:	429a      	cmp	r2, r3
 80054da:	d121      	bne.n	8005520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d11a      	bne.n	8005520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054f0:	4013      	ands	r3, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d111      	bne.n	8005520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005506:	085b      	lsrs	r3, r3, #1
 8005508:	3b01      	subs	r3, #1
 800550a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800550c:	429a      	cmp	r2, r3
 800550e:	d107      	bne.n	8005520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800551c:	429a      	cmp	r2, r3
 800551e:	d001      	beq.n	8005524 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e000      	b.n	8005526 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3718      	adds	r7, #24
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	40023800 	.word	0x40023800

08005534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e0cc      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005548:	4b68      	ldr	r3, [pc, #416]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 030f 	and.w	r3, r3, #15
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d90c      	bls.n	8005570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005556:	4b65      	ldr	r3, [pc, #404]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	b2d2      	uxtb	r2, r2
 800555c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800555e:	4b63      	ldr	r3, [pc, #396]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	429a      	cmp	r2, r3
 800556a:	d001      	beq.n	8005570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e0b8      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d020      	beq.n	80055be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	d005      	beq.n	8005594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005588:	4b59      	ldr	r3, [pc, #356]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	4a58      	ldr	r2, [pc, #352]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 800558e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005592:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0308 	and.w	r3, r3, #8
 800559c:	2b00      	cmp	r3, #0
 800559e:	d005      	beq.n	80055ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055a0:	4b53      	ldr	r3, [pc, #332]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	4a52      	ldr	r2, [pc, #328]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055ac:	4b50      	ldr	r3, [pc, #320]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	494d      	ldr	r1, [pc, #308]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d044      	beq.n	8005654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d107      	bne.n	80055e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055d2:	4b47      	ldr	r3, [pc, #284]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d119      	bne.n	8005612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e07f      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d003      	beq.n	80055f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	d107      	bne.n	8005602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055f2:	4b3f      	ldr	r3, [pc, #252]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e06f      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005602:	4b3b      	ldr	r3, [pc, #236]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e067      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005612:	4b37      	ldr	r3, [pc, #220]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f023 0203 	bic.w	r2, r3, #3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	4934      	ldr	r1, [pc, #208]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005620:	4313      	orrs	r3, r2
 8005622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005624:	f7fe f812 	bl	800364c <HAL_GetTick>
 8005628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800562a:	e00a      	b.n	8005642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800562c:	f7fe f80e 	bl	800364c <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800563a:	4293      	cmp	r3, r2
 800563c:	d901      	bls.n	8005642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e04f      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005642:	4b2b      	ldr	r3, [pc, #172]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 020c 	and.w	r2, r3, #12
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	429a      	cmp	r2, r3
 8005652:	d1eb      	bne.n	800562c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005654:	4b25      	ldr	r3, [pc, #148]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 030f 	and.w	r3, r3, #15
 800565c:	683a      	ldr	r2, [r7, #0]
 800565e:	429a      	cmp	r2, r3
 8005660:	d20c      	bcs.n	800567c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005662:	4b22      	ldr	r3, [pc, #136]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 8005664:	683a      	ldr	r2, [r7, #0]
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800566a:	4b20      	ldr	r3, [pc, #128]	@ (80056ec <HAL_RCC_ClockConfig+0x1b8>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	429a      	cmp	r2, r3
 8005676:	d001      	beq.n	800567c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e032      	b.n	80056e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005688:	4b19      	ldr	r3, [pc, #100]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	4916      	ldr	r1, [pc, #88]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005696:	4313      	orrs	r3, r2
 8005698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d009      	beq.n	80056ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056a6:	4b12      	ldr	r3, [pc, #72]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	490e      	ldr	r1, [pc, #56]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056ba:	f000 f821 	bl	8005700 <HAL_RCC_GetSysClockFreq>
 80056be:	4602      	mov	r2, r0
 80056c0:	4b0b      	ldr	r3, [pc, #44]	@ (80056f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	091b      	lsrs	r3, r3, #4
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	490a      	ldr	r1, [pc, #40]	@ (80056f4 <HAL_RCC_ClockConfig+0x1c0>)
 80056cc:	5ccb      	ldrb	r3, [r1, r3]
 80056ce:	fa22 f303 	lsr.w	r3, r2, r3
 80056d2:	4a09      	ldr	r2, [pc, #36]	@ (80056f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80056d6:	4b09      	ldr	r3, [pc, #36]	@ (80056fc <HAL_RCC_ClockConfig+0x1c8>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fc fb84 	bl	8001de8 <HAL_InitTick>

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40023c00 	.word	0x40023c00
 80056f0:	40023800 	.word	0x40023800
 80056f4:	0800a440 	.word	0x0800a440
 80056f8:	20000010 	.word	0x20000010
 80056fc:	20000064 	.word	0x20000064

08005700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005704:	b094      	sub	sp, #80	@ 0x50
 8005706:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005718:	4b79      	ldr	r3, [pc, #484]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f003 030c 	and.w	r3, r3, #12
 8005720:	2b08      	cmp	r3, #8
 8005722:	d00d      	beq.n	8005740 <HAL_RCC_GetSysClockFreq+0x40>
 8005724:	2b08      	cmp	r3, #8
 8005726:	f200 80e1 	bhi.w	80058ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_RCC_GetSysClockFreq+0x34>
 800572e:	2b04      	cmp	r3, #4
 8005730:	d003      	beq.n	800573a <HAL_RCC_GetSysClockFreq+0x3a>
 8005732:	e0db      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005734:	4b73      	ldr	r3, [pc, #460]	@ (8005904 <HAL_RCC_GetSysClockFreq+0x204>)
 8005736:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005738:	e0db      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800573a:	4b73      	ldr	r3, [pc, #460]	@ (8005908 <HAL_RCC_GetSysClockFreq+0x208>)
 800573c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800573e:	e0d8      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005740:	4b6f      	ldr	r3, [pc, #444]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005748:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800574a:	4b6d      	ldr	r3, [pc, #436]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d063      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005756:	4b6a      	ldr	r3, [pc, #424]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	099b      	lsrs	r3, r3, #6
 800575c:	2200      	movs	r2, #0
 800575e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005760:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005768:	633b      	str	r3, [r7, #48]	@ 0x30
 800576a:	2300      	movs	r3, #0
 800576c:	637b      	str	r3, [r7, #52]	@ 0x34
 800576e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005772:	4622      	mov	r2, r4
 8005774:	462b      	mov	r3, r5
 8005776:	f04f 0000 	mov.w	r0, #0
 800577a:	f04f 0100 	mov.w	r1, #0
 800577e:	0159      	lsls	r1, r3, #5
 8005780:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005784:	0150      	lsls	r0, r2, #5
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	4621      	mov	r1, r4
 800578c:	1a51      	subs	r1, r2, r1
 800578e:	6139      	str	r1, [r7, #16]
 8005790:	4629      	mov	r1, r5
 8005792:	eb63 0301 	sbc.w	r3, r3, r1
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	f04f 0200 	mov.w	r2, #0
 800579c:	f04f 0300 	mov.w	r3, #0
 80057a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057a4:	4659      	mov	r1, fp
 80057a6:	018b      	lsls	r3, r1, #6
 80057a8:	4651      	mov	r1, sl
 80057aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057ae:	4651      	mov	r1, sl
 80057b0:	018a      	lsls	r2, r1, #6
 80057b2:	4651      	mov	r1, sl
 80057b4:	ebb2 0801 	subs.w	r8, r2, r1
 80057b8:	4659      	mov	r1, fp
 80057ba:	eb63 0901 	sbc.w	r9, r3, r1
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	f04f 0300 	mov.w	r3, #0
 80057c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057d2:	4690      	mov	r8, r2
 80057d4:	4699      	mov	r9, r3
 80057d6:	4623      	mov	r3, r4
 80057d8:	eb18 0303 	adds.w	r3, r8, r3
 80057dc:	60bb      	str	r3, [r7, #8]
 80057de:	462b      	mov	r3, r5
 80057e0:	eb49 0303 	adc.w	r3, r9, r3
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	f04f 0300 	mov.w	r3, #0
 80057ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057f2:	4629      	mov	r1, r5
 80057f4:	024b      	lsls	r3, r1, #9
 80057f6:	4621      	mov	r1, r4
 80057f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057fc:	4621      	mov	r1, r4
 80057fe:	024a      	lsls	r2, r1, #9
 8005800:	4610      	mov	r0, r2
 8005802:	4619      	mov	r1, r3
 8005804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005806:	2200      	movs	r2, #0
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28
 800580a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800580c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005810:	f7fa fd3e 	bl	8000290 <__aeabi_uldivmod>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4613      	mov	r3, r2
 800581a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800581c:	e058      	b.n	80058d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800581e:	4b38      	ldr	r3, [pc, #224]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	099b      	lsrs	r3, r3, #6
 8005824:	2200      	movs	r2, #0
 8005826:	4618      	mov	r0, r3
 8005828:	4611      	mov	r1, r2
 800582a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800582e:	623b      	str	r3, [r7, #32]
 8005830:	2300      	movs	r3, #0
 8005832:	627b      	str	r3, [r7, #36]	@ 0x24
 8005834:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005838:	4642      	mov	r2, r8
 800583a:	464b      	mov	r3, r9
 800583c:	f04f 0000 	mov.w	r0, #0
 8005840:	f04f 0100 	mov.w	r1, #0
 8005844:	0159      	lsls	r1, r3, #5
 8005846:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800584a:	0150      	lsls	r0, r2, #5
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4641      	mov	r1, r8
 8005852:	ebb2 0a01 	subs.w	sl, r2, r1
 8005856:	4649      	mov	r1, r9
 8005858:	eb63 0b01 	sbc.w	fp, r3, r1
 800585c:	f04f 0200 	mov.w	r2, #0
 8005860:	f04f 0300 	mov.w	r3, #0
 8005864:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005868:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800586c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005870:	ebb2 040a 	subs.w	r4, r2, sl
 8005874:	eb63 050b 	sbc.w	r5, r3, fp
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	f04f 0300 	mov.w	r3, #0
 8005880:	00eb      	lsls	r3, r5, #3
 8005882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005886:	00e2      	lsls	r2, r4, #3
 8005888:	4614      	mov	r4, r2
 800588a:	461d      	mov	r5, r3
 800588c:	4643      	mov	r3, r8
 800588e:	18e3      	adds	r3, r4, r3
 8005890:	603b      	str	r3, [r7, #0]
 8005892:	464b      	mov	r3, r9
 8005894:	eb45 0303 	adc.w	r3, r5, r3
 8005898:	607b      	str	r3, [r7, #4]
 800589a:	f04f 0200 	mov.w	r2, #0
 800589e:	f04f 0300 	mov.w	r3, #0
 80058a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058a6:	4629      	mov	r1, r5
 80058a8:	028b      	lsls	r3, r1, #10
 80058aa:	4621      	mov	r1, r4
 80058ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058b0:	4621      	mov	r1, r4
 80058b2:	028a      	lsls	r2, r1, #10
 80058b4:	4610      	mov	r0, r2
 80058b6:	4619      	mov	r1, r3
 80058b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058ba:	2200      	movs	r2, #0
 80058bc:	61bb      	str	r3, [r7, #24]
 80058be:	61fa      	str	r2, [r7, #28]
 80058c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058c4:	f7fa fce4 	bl	8000290 <__aeabi_uldivmod>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4613      	mov	r3, r2
 80058ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x200>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	0c1b      	lsrs	r3, r3, #16
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	3301      	adds	r3, #1
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80058e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058ea:	e002      	b.n	80058f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058ec:	4b05      	ldr	r3, [pc, #20]	@ (8005904 <HAL_RCC_GetSysClockFreq+0x204>)
 80058ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3750      	adds	r7, #80	@ 0x50
 80058f8:	46bd      	mov	sp, r7
 80058fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058fe:	bf00      	nop
 8005900:	40023800 	.word	0x40023800
 8005904:	00f42400 	.word	0x00f42400
 8005908:	007a1200 	.word	0x007a1200

0800590c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005910:	4b03      	ldr	r3, [pc, #12]	@ (8005920 <HAL_RCC_GetHCLKFreq+0x14>)
 8005912:	681b      	ldr	r3, [r3, #0]
}
 8005914:	4618      	mov	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	20000010 	.word	0x20000010

08005924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005928:	f7ff fff0 	bl	800590c <HAL_RCC_GetHCLKFreq>
 800592c:	4602      	mov	r2, r0
 800592e:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	0a9b      	lsrs	r3, r3, #10
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	4903      	ldr	r1, [pc, #12]	@ (8005948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800593a:	5ccb      	ldrb	r3, [r1, r3]
 800593c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005940:	4618      	mov	r0, r3
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40023800 	.word	0x40023800
 8005948:	0800a450 	.word	0x0800a450

0800594c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005950:	f7ff ffdc 	bl	800590c <HAL_RCC_GetHCLKFreq>
 8005954:	4602      	mov	r2, r0
 8005956:	4b05      	ldr	r3, [pc, #20]	@ (800596c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	0b5b      	lsrs	r3, r3, #13
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	4903      	ldr	r1, [pc, #12]	@ (8005970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005962:	5ccb      	ldrb	r3, [r1, r3]
 8005964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005968:	4618      	mov	r0, r3
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40023800 	.word	0x40023800
 8005970:	0800a450 	.word	0x0800a450

08005974 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	220f      	movs	r2, #15
 8005982:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005984:	4b12      	ldr	r3, [pc, #72]	@ (80059d0 <HAL_RCC_GetClockConfig+0x5c>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f003 0203 	and.w	r2, r3, #3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005990:	4b0f      	ldr	r3, [pc, #60]	@ (80059d0 <HAL_RCC_GetClockConfig+0x5c>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800599c:	4b0c      	ldr	r3, [pc, #48]	@ (80059d0 <HAL_RCC_GetClockConfig+0x5c>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80059a8:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <HAL_RCC_GetClockConfig+0x5c>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	08db      	lsrs	r3, r3, #3
 80059ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80059b6:	4b07      	ldr	r3, [pc, #28]	@ (80059d4 <HAL_RCC_GetClockConfig+0x60>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 020f 	and.w	r2, r3, #15
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	601a      	str	r2, [r3, #0]
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40023800 	.word	0x40023800
 80059d4:	40023c00 	.word	0x40023c00

080059d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10b      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d105      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d075      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a0c:	4b91      	ldr	r3, [pc, #580]	@ (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a12:	f7fd fe1b 	bl	800364c <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a18:	e008      	b.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a1a:	f7fd fe17 	bl	800364c <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d901      	bls.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e189      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a2c:	4b8a      	ldr	r3, [pc, #552]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1f0      	bne.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d009      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	019a      	lsls	r2, r3, #6
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	071b      	lsls	r3, r3, #28
 8005a50:	4981      	ldr	r1, [pc, #516]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d01f      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a64:	4b7c      	ldr	r3, [pc, #496]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a6a:	0f1b      	lsrs	r3, r3, #28
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	019a      	lsls	r2, r3, #6
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	061b      	lsls	r3, r3, #24
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	071b      	lsls	r3, r3, #28
 8005a84:	4974      	ldr	r1, [pc, #464]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a8c:	4b72      	ldr	r3, [pc, #456]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a92:	f023 021f 	bic.w	r2, r3, #31
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	496e      	ldr	r1, [pc, #440]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00d      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	019a      	lsls	r2, r3, #6
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	061b      	lsls	r3, r3, #24
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	071b      	lsls	r3, r3, #28
 8005ac4:	4964      	ldr	r1, [pc, #400]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005acc:	4b61      	ldr	r3, [pc, #388]	@ (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005ace:	2201      	movs	r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ad2:	f7fd fdbb 	bl	800364c <HAL_GetTick>
 8005ad6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ada:	f7fd fdb7 	bl	800364c <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e129      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aec:	4b5a      	ldr	r3, [pc, #360]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0f0      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d105      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d079      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b10:	4b52      	ldr	r3, [pc, #328]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b16:	f7fd fd99 	bl	800364c <HAL_GetTick>
 8005b1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b1c:	e008      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b1e:	f7fd fd95 	bl	800364c <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e107      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b30:	4b49      	ldr	r3, [pc, #292]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b3c:	d0ef      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0304 	and.w	r3, r3, #4
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d020      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b4a:	4b43      	ldr	r3, [pc, #268]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b50:	0f1b      	lsrs	r3, r3, #28
 8005b52:	f003 0307 	and.w	r3, r3, #7
 8005b56:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	019a      	lsls	r2, r3, #6
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	061b      	lsls	r3, r3, #24
 8005b64:	431a      	orrs	r2, r3
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	071b      	lsls	r3, r3, #28
 8005b6a:	493b      	ldr	r1, [pc, #236]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b72:	4b39      	ldr	r3, [pc, #228]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	3b01      	subs	r3, #1
 8005b82:	021b      	lsls	r3, r3, #8
 8005b84:	4934      	ldr	r1, [pc, #208]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0308 	and.w	r3, r3, #8
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d01e      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b98:	4b2f      	ldr	r3, [pc, #188]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b9e:	0e1b      	lsrs	r3, r3, #24
 8005ba0:	f003 030f 	and.w	r3, r3, #15
 8005ba4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	019a      	lsls	r2, r3, #6
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	061b      	lsls	r3, r3, #24
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	071b      	lsls	r3, r3, #28
 8005bb8:	4927      	ldr	r1, [pc, #156]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005bc0:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bc6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bce:	4922      	ldr	r1, [pc, #136]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005bd6:	4b21      	ldr	r3, [pc, #132]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005bd8:	2201      	movs	r2, #1
 8005bda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005bdc:	f7fd fd36 	bl	800364c <HAL_GetTick>
 8005be0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005be4:	f7fd fd32 	bl	800364c <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e0a4      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bf6:	4b18      	ldr	r3, [pc, #96]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c02:	d1ef      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0320 	and.w	r3, r3, #32
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 808b 	beq.w	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]
 8005c16:	4b10      	ldr	r3, [pc, #64]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c22:	4b0d      	ldr	r3, [pc, #52]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a0b      	ldr	r2, [pc, #44]	@ (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005c34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c3a:	f7fd fd07 	bl	800364c <HAL_GetTick>
 8005c3e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005c40:	e010      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c42:	f7fd fd03 	bl	800364c <HAL_GetTick>
 8005c46:	4602      	mov	r2, r0
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d909      	bls.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e075      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005c54:	42470068 	.word	0x42470068
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	42470070 	.word	0x42470070
 8005c60:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005c64:	4b38      	ldr	r3, [pc, #224]	@ (8005d48 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0e8      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c70:	4b36      	ldr	r3, [pc, #216]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c78:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d02f      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d028      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c96:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c98:	4b2d      	ldr	r3, [pc, #180]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005ca4:	4a29      	ldr	r2, [pc, #164]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005caa:	4b28      	ldr	r3, [pc, #160]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d114      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005cb6:	f7fd fcc9 	bl	800364c <HAL_GetTick>
 8005cba:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cbc:	e00a      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cbe:	f7fd fcc5 	bl	800364c <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d901      	bls.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e035      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0ee      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ce8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cec:	d10d      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005cee:	4b17      	ldr	r3, [pc, #92]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d02:	4912      	ldr	r1, [pc, #72]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	608b      	str	r3, [r1, #8]
 8005d08:	e005      	b.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005d0a:	4b10      	ldr	r3, [pc, #64]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	4a0f      	ldr	r2, [pc, #60]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005d10:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005d14:	6093      	str	r3, [r2, #8]
 8005d16:	4b0d      	ldr	r3, [pc, #52]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005d18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d22:	490a      	ldr	r1, [pc, #40]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0310 	and.w	r3, r3, #16
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d004      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005d3a:	4b06      	ldr	r3, [pc, #24]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005d3c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3718      	adds	r7, #24
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40007000 	.word	0x40007000
 8005d4c:	40023800 	.word	0x40023800
 8005d50:	42470e40 	.word	0x42470e40
 8005d54:	424711e0 	.word	0x424711e0

08005d58 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e01c      	b.n	8005da4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	795b      	ldrb	r3, [r3, #5]
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d105      	bne.n	8005d80 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7fb ff10 	bl	8001ba0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0204 	orr.w	r2, r2, #4
 8005d94:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	791b      	ldrb	r3, [r3, #4]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_RNG_GenerateRandomNumber+0x1a>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e044      	b.n	8005e50 <HAL_RNG_GenerateRandomNumber+0xa4>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	795b      	ldrb	r3, [r3, #5]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d133      	bne.n	8005e3e <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ddc:	f7fd fc36 	bl	800364c <HAL_GetTick>
 8005de0:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005de2:	e018      	b.n	8005e16 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005de4:	f7fd fc32 	bl	800364c <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d911      	bls.n	8005e16 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d00a      	beq.n	8005e16 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2202      	movs	r2, #2
 8005e0a:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e01c      	b.n	8005e50 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d1df      	bne.n	8005de4 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	715a      	strb	r2, [r3, #5]
 8005e3c:	e004      	b.n	8005e48 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2204      	movs	r2, #4
 8005e42:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	711a      	strb	r2, [r3, #4]

  return status;
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e025      	b.n	8005eb8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d106      	bne.n	8005e86 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7fb ffa7 	bl	8001dd4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2202      	movs	r2, #2
 8005e8a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4619      	mov	r1, r3
 8005e98:	4610      	mov	r0, r2
 8005e9a:	f001 f911 	bl	80070c0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6818      	ldr	r0, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	6839      	ldr	r1, [r7, #0]
 8005eaa:	f001 f966 	bl	800717a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005ed2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8005ed4:	7dfb      	ldrb	r3, [r7, #23]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d101      	bne.n	8005ede <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8005eda:	2302      	movs	r3, #2
 8005edc:	e021      	b.n	8005f22 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8005ede:	7dfb      	ldrb	r3, [r7, #23]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d002      	beq.n	8005eea <HAL_SDRAM_SendCommand+0x2a>
 8005ee4:	7dfb      	ldrb	r3, [r7, #23]
 8005ee6:	2b05      	cmp	r3, #5
 8005ee8:	d118      	bne.n	8005f1c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2202      	movs	r2, #2
 8005eee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	68b9      	ldr	r1, [r7, #8]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f001 f9a6 	bl	800724c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d104      	bne.n	8005f12 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2205      	movs	r2, #5
 8005f0c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005f10:	e006      	b.n	8005f20 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005f1a:	e001      	b.n	8005f20 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e000      	b.n	8005f22 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3718      	adds	r7, #24
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b082      	sub	sp, #8
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d101      	bne.n	8005f44 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
 8005f42:	e016      	b.n	8005f72 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d10f      	bne.n	8005f70 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6839      	ldr	r1, [r7, #0]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f001 f9b1 	bl	80072c6 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	e000      	b.n	8005f72 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b082      	sub	sp, #8
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d101      	bne.n	8005f8c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e07b      	b.n	8006084 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d108      	bne.n	8005fa6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f9c:	d009      	beq.n	8005fb2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	61da      	str	r2, [r3, #28]
 8005fa4:	e005      	b.n	8005fb2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d106      	bne.n	8005fd2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f7fb fe09 	bl	8001be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2202      	movs	r2, #2
 8005fd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fe8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	431a      	orrs	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006022:	431a      	orrs	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800602c:	431a      	orrs	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006036:	ea42 0103 	orr.w	r1, r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	0c1b      	lsrs	r3, r3, #16
 8006050:	f003 0104 	and.w	r1, r3, #4
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006058:	f003 0210 	and.w	r2, r3, #16
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	69da      	ldr	r2, [r3, #28]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006072:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3708      	adds	r7, #8
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e01a      	b.n	80060d4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2202      	movs	r2, #2
 80060a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060b4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fb fddc 	bl	8001c74 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b088      	sub	sp, #32
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	4613      	mov	r3, r2
 80060ea:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060ec:	f7fd faae 	bl	800364c <HAL_GetTick>
 80060f0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80060f2:	88fb      	ldrh	r3, [r7, #6]
 80060f4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d001      	beq.n	8006106 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006102:	2302      	movs	r3, #2
 8006104:	e12a      	b.n	800635c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <HAL_SPI_Transmit+0x36>
 800610c:	88fb      	ldrh	r3, [r7, #6]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e122      	b.n	800635c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800611c:	2b01      	cmp	r3, #1
 800611e:	d101      	bne.n	8006124 <HAL_SPI_Transmit+0x48>
 8006120:	2302      	movs	r3, #2
 8006122:	e11b      	b.n	800635c <HAL_SPI_Transmit+0x280>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2203      	movs	r2, #3
 8006130:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	88fa      	ldrh	r2, [r7, #6]
 8006144:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	88fa      	ldrh	r2, [r7, #6]
 800614a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006172:	d10f      	bne.n	8006194 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006182:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006192:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800619e:	2b40      	cmp	r3, #64	@ 0x40
 80061a0:	d007      	beq.n	80061b2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061ba:	d152      	bne.n	8006262 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <HAL_SPI_Transmit+0xee>
 80061c4:	8b7b      	ldrh	r3, [r7, #26]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d145      	bne.n	8006256 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ce:	881a      	ldrh	r2, [r3, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061da:	1c9a      	adds	r2, r3, #2
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061ee:	e032      	b.n	8006256 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d112      	bne.n	8006224 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006202:	881a      	ldrh	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800620e:	1c9a      	adds	r2, r3, #2
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006218:	b29b      	uxth	r3, r3
 800621a:	3b01      	subs	r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006222:	e018      	b.n	8006256 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006224:	f7fd fa12 	bl	800364c <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	429a      	cmp	r2, r3
 8006232:	d803      	bhi.n	800623c <HAL_SPI_Transmit+0x160>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623a:	d102      	bne.n	8006242 <HAL_SPI_Transmit+0x166>
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d109      	bne.n	8006256 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e082      	b.n	800635c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800625a:	b29b      	uxth	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1c7      	bne.n	80061f0 <HAL_SPI_Transmit+0x114>
 8006260:	e053      	b.n	800630a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d002      	beq.n	8006270 <HAL_SPI_Transmit+0x194>
 800626a:	8b7b      	ldrh	r3, [r7, #26]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d147      	bne.n	8006300 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	330c      	adds	r3, #12
 800627a:	7812      	ldrb	r2, [r2, #0]
 800627c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	1c5a      	adds	r2, r3, #1
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800628c:	b29b      	uxth	r3, r3
 800628e:	3b01      	subs	r3, #1
 8006290:	b29a      	uxth	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006296:	e033      	b.n	8006300 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d113      	bne.n	80062ce <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	330c      	adds	r3, #12
 80062b0:	7812      	ldrb	r2, [r2, #0]
 80062b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b8:	1c5a      	adds	r2, r3, #1
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	3b01      	subs	r3, #1
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80062cc:	e018      	b.n	8006300 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062ce:	f7fd f9bd 	bl	800364c <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	683a      	ldr	r2, [r7, #0]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d803      	bhi.n	80062e6 <HAL_SPI_Transmit+0x20a>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e4:	d102      	bne.n	80062ec <HAL_SPI_Transmit+0x210>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d109      	bne.n	8006300 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e02d      	b.n	800635c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006304:	b29b      	uxth	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1c6      	bne.n	8006298 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800630a:	69fa      	ldr	r2, [r7, #28]
 800630c:	6839      	ldr	r1, [r7, #0]
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 fbe6 	bl	8006ae0 <SPI_EndRxTxTransaction>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d002      	beq.n	8006320 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2220      	movs	r2, #32
 800631e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10a      	bne.n	800633e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006328:	2300      	movs	r3, #0
 800632a:	617b      	str	r3, [r7, #20]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	617b      	str	r3, [r7, #20]
 800633c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e000      	b.n	800635c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800635a:	2300      	movs	r3, #0
  }
}
 800635c:	4618      	mov	r0, r3
 800635e:	3720      	adds	r7, #32
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b01      	cmp	r3, #1
 800637e:	d001      	beq.n	8006384 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006380:	2302      	movs	r3, #2
 8006382:	e104      	b.n	800658e <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d002      	beq.n	8006390 <HAL_SPI_Receive+0x2c>
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e0fc      	b.n	800658e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800639c:	d112      	bne.n	80063c4 <HAL_SPI_Receive+0x60>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10e      	bne.n	80063c4 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2204      	movs	r2, #4
 80063aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80063ae:	88fa      	ldrh	r2, [r7, #6]
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	4613      	mov	r3, r2
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	68b9      	ldr	r1, [r7, #8]
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f000 f8eb 	bl	8006596 <HAL_SPI_TransmitReceive>
 80063c0:	4603      	mov	r3, r0
 80063c2:	e0e4      	b.n	800658e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063c4:	f7fd f942 	bl	800364c <HAL_GetTick>
 80063c8:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_SPI_Receive+0x74>
 80063d4:	2302      	movs	r3, #2
 80063d6:	e0da      	b.n	800658e <HAL_SPI_Receive+0x22a>
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2204      	movs	r2, #4
 80063e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	88fa      	ldrh	r2, [r7, #6]
 80063f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	88fa      	ldrh	r2, [r7, #6]
 80063fe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006426:	d10f      	bne.n	8006448 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006436:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006446:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d007      	beq.n	8006466 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006464:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d170      	bne.n	8006550 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800646e:	e035      	b.n	80064dc <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b01      	cmp	r3, #1
 800647c:	d115      	bne.n	80064aa <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f103 020c 	add.w	r2, r3, #12
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648a:	7812      	ldrb	r2, [r2, #0]
 800648c:	b2d2      	uxtb	r2, r2
 800648e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064a8:	e018      	b.n	80064dc <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064aa:	f7fd f8cf 	bl	800364c <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d803      	bhi.n	80064c2 <HAL_SPI_Receive+0x15e>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c0:	d102      	bne.n	80064c8 <HAL_SPI_Receive+0x164>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d109      	bne.n	80064dc <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e058      	b.n	800658e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1c4      	bne.n	8006470 <HAL_SPI_Receive+0x10c>
 80064e6:	e038      	b.n	800655a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d113      	bne.n	800651e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68da      	ldr	r2, [r3, #12]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006500:	b292      	uxth	r2, r2
 8006502:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006508:	1c9a      	adds	r2, r3, #2
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800651c:	e018      	b.n	8006550 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800651e:	f7fd f895 	bl	800364c <HAL_GetTick>
 8006522:	4602      	mov	r2, r0
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d803      	bhi.n	8006536 <HAL_SPI_Receive+0x1d2>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006534:	d102      	bne.n	800653c <HAL_SPI_Receive+0x1d8>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d109      	bne.n	8006550 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e01e      	b.n	800658e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1c6      	bne.n	80064e8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	6839      	ldr	r1, [r7, #0]
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 fa58 	bl	8006a14 <SPI_EndRxTransaction>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d002      	beq.n	8006570 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2220      	movs	r2, #32
 800656e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e000      	b.n	800658e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800658c:	2300      	movs	r3, #0
  }
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08a      	sub	sp, #40	@ 0x28
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
 80065a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065a4:	2301      	movs	r3, #1
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a8:	f7fd f850 	bl	800364c <HAL_GetTick>
 80065ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065bc:	887b      	ldrh	r3, [r7, #2]
 80065be:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065c0:	7ffb      	ldrb	r3, [r7, #31]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d00c      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065cc:	d106      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x46>
 80065d6:	7ffb      	ldrb	r3, [r7, #31]
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d001      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065dc:	2302      	movs	r3, #2
 80065de:	e17f      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d005      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x5c>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x5c>
 80065ec:	887b      	ldrh	r3, [r7, #2]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e174      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_SPI_TransmitReceive+0x6e>
 8006600:	2302      	movs	r3, #2
 8006602:	e16d      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b04      	cmp	r3, #4
 8006616:	d003      	beq.n	8006620 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2205      	movs	r2, #5
 800661c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	887a      	ldrh	r2, [r7, #2]
 8006630:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	887a      	ldrh	r2, [r7, #2]
 8006636:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	887a      	ldrh	r2, [r7, #2]
 8006642:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	887a      	ldrh	r2, [r7, #2]
 8006648:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006660:	2b40      	cmp	r3, #64	@ 0x40
 8006662:	d007      	beq.n	8006674 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800667c:	d17e      	bne.n	800677c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d002      	beq.n	800668c <HAL_SPI_TransmitReceive+0xf6>
 8006686:	8afb      	ldrh	r3, [r7, #22]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d16c      	bne.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006690:	881a      	ldrh	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800669c:	1c9a      	adds	r2, r3, #2
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066b0:	e059      	b.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d11b      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d016      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d113      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	881a      	ldrh	r2, [r3, #0]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e0:	1c9a      	adds	r2, r3, #2
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	3b01      	subs	r3, #1
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b01      	cmp	r3, #1
 8006704:	d119      	bne.n	800673a <HAL_SPI_TransmitReceive+0x1a4>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	d014      	beq.n	800673a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	b292      	uxth	r2, r2
 800671c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006722:	1c9a      	adds	r2, r3, #2
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006736:	2301      	movs	r3, #1
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800673a:	f7fc ff87 	bl	800364c <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006746:	429a      	cmp	r2, r3
 8006748:	d80d      	bhi.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
 800674a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006750:	d009      	beq.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e0bc      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800676a:	b29b      	uxth	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1a0      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x11c>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006774:	b29b      	uxth	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d19b      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x11c>
 800677a:	e082      	b.n	8006882 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_SPI_TransmitReceive+0x1f4>
 8006784:	8afb      	ldrh	r3, [r7, #22]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d171      	bne.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	7812      	ldrb	r2, [r2, #0]
 8006796:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067b0:	e05d      	b.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	f003 0302 	and.w	r3, r3, #2
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d11c      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x264>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d017      	beq.n	80067fa <HAL_SPI_TransmitReceive+0x264>
 80067ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d114      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330c      	adds	r3, #12
 80067da:	7812      	ldrb	r2, [r2, #0]
 80067dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b01      	cmp	r3, #1
 8006806:	d119      	bne.n	800683c <HAL_SPI_TransmitReceive+0x2a6>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800680c:	b29b      	uxth	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d014      	beq.n	800683c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68da      	ldr	r2, [r3, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682e:	b29b      	uxth	r3, r3
 8006830:	3b01      	subs	r3, #1
 8006832:	b29a      	uxth	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006838:	2301      	movs	r3, #1
 800683a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800683c:	f7fc ff06 	bl	800364c <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006848:	429a      	cmp	r2, r3
 800684a:	d803      	bhi.n	8006854 <HAL_SPI_TransmitReceive+0x2be>
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006852:	d102      	bne.n	800685a <HAL_SPI_TransmitReceive+0x2c4>
 8006854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006856:	2b00      	cmp	r3, #0
 8006858:	d109      	bne.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e038      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006872:	b29b      	uxth	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d19c      	bne.n	80067b2 <HAL_SPI_TransmitReceive+0x21c>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d197      	bne.n	80067b2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006882:	6a3a      	ldr	r2, [r7, #32]
 8006884:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f92a 	bl	8006ae0 <SPI_EndRxTxTransaction>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d008      	beq.n	80068a4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e01d      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068ac:	2300      	movs	r3, #0
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	613b      	str	r3, [r7, #16]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	613b      	str	r3, [r7, #16]
 80068c0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2201      	movs	r2, #1
 80068c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e000      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80068de:	2300      	movs	r3, #0
  }
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3728      	adds	r7, #40	@ 0x28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068f6:	b2db      	uxtb	r3, r3
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	603b      	str	r3, [r7, #0]
 8006910:	4613      	mov	r3, r2
 8006912:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006914:	f7fc fe9a 	bl	800364c <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	1a9b      	subs	r3, r3, r2
 800691e:	683a      	ldr	r2, [r7, #0]
 8006920:	4413      	add	r3, r2
 8006922:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006924:	f7fc fe92 	bl	800364c <HAL_GetTick>
 8006928:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800692a:	4b39      	ldr	r3, [pc, #228]	@ (8006a10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	015b      	lsls	r3, r3, #5
 8006930:	0d1b      	lsrs	r3, r3, #20
 8006932:	69fa      	ldr	r2, [r7, #28]
 8006934:	fb02 f303 	mul.w	r3, r2, r3
 8006938:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800693a:	e055      	b.n	80069e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006942:	d051      	beq.n	80069e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006944:	f7fc fe82 	bl	800364c <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	429a      	cmp	r2, r3
 8006952:	d902      	bls.n	800695a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d13d      	bne.n	80069d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006968:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006972:	d111      	bne.n	8006998 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800697c:	d004      	beq.n	8006988 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006986:	d107      	bne.n	8006998 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006996:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069a0:	d10f      	bne.n	80069c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e018      	b.n	8006a08 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d102      	bne.n	80069e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80069dc:	2300      	movs	r3, #0
 80069de:	61fb      	str	r3, [r7, #28]
 80069e0:	e002      	b.n	80069e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	3b01      	subs	r3, #1
 80069e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	689a      	ldr	r2, [r3, #8]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	4013      	ands	r3, r2
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	bf0c      	ite	eq
 80069f8:	2301      	moveq	r3, #1
 80069fa:	2300      	movne	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	461a      	mov	r2, r3
 8006a00:	79fb      	ldrb	r3, [r7, #7]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d19a      	bne.n	800693c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3720      	adds	r7, #32
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20000010 	.word	0x20000010

08006a14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af02      	add	r7, sp, #8
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a28:	d111      	bne.n	8006a4e <SPI_EndRxTransaction+0x3a>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a32:	d004      	beq.n	8006a3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a3c:	d107      	bne.n	8006a4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a56:	d12a      	bne.n	8006aae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a60:	d012      	beq.n	8006a88 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2180      	movs	r1, #128	@ 0x80
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f7ff ff49 	bl	8006904 <SPI_WaitFlagStateUntilTimeout>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d02d      	beq.n	8006ad4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a7c:	f043 0220 	orr.w	r2, r3, #32
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e026      	b.n	8006ad6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	2101      	movs	r1, #1
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f7ff ff36 	bl	8006904 <SPI_WaitFlagStateUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d01a      	beq.n	8006ad4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa2:	f043 0220 	orr.w	r2, r3, #32
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e013      	b.n	8006ad6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2101      	movs	r1, #1
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f7ff ff23 	bl	8006904 <SPI_WaitFlagStateUntilTimeout>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d007      	beq.n	8006ad4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ac8:	f043 0220 	orr.w	r2, r3, #32
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e000      	b.n	8006ad6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
	...

08006ae0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af02      	add	r7, sp, #8
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	2201      	movs	r2, #1
 8006af4:	2102      	movs	r1, #2
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f7ff ff04 	bl	8006904 <SPI_WaitFlagStateUntilTimeout>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d007      	beq.n	8006b12 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b06:	f043 0220 	orr.w	r2, r3, #32
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e032      	b.n	8006b78 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b12:	4b1b      	ldr	r3, [pc, #108]	@ (8006b80 <SPI_EndRxTxTransaction+0xa0>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a1b      	ldr	r2, [pc, #108]	@ (8006b84 <SPI_EndRxTxTransaction+0xa4>)
 8006b18:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1c:	0d5b      	lsrs	r3, r3, #21
 8006b1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006b22:	fb02 f303 	mul.w	r3, r2, r3
 8006b26:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b30:	d112      	bne.n	8006b58 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	2180      	movs	r1, #128	@ 0x80
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f7ff fee1 	bl	8006904 <SPI_WaitFlagStateUntilTimeout>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d016      	beq.n	8006b76 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b4c:	f043 0220 	orr.w	r2, r3, #32
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e00f      	b.n	8006b78 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	3b01      	subs	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b6e:	2b80      	cmp	r3, #128	@ 0x80
 8006b70:	d0f2      	beq.n	8006b58 <SPI_EndRxTxTransaction+0x78>
 8006b72:	e000      	b.n	8006b76 <SPI_EndRxTxTransaction+0x96>
        break;
 8006b74:	bf00      	nop
  }

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3718      	adds	r7, #24
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20000010 	.word	0x20000010
 8006b84:	165e9f81 	.word	0x165e9f81

08006b88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e041      	b.n	8006c1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d106      	bne.n	8006bb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f839 	bl	8006c26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2202      	movs	r2, #2
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	f000 f9c0 	bl	8006f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
	...

08006c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b085      	sub	sp, #20
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d001      	beq.n	8006c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e04e      	b.n	8006cf2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f042 0201 	orr.w	r2, r2, #1
 8006c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a23      	ldr	r2, [pc, #140]	@ (8006d00 <HAL_TIM_Base_Start_IT+0xc4>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d022      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c7e:	d01d      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a1f      	ldr	r2, [pc, #124]	@ (8006d04 <HAL_TIM_Base_Start_IT+0xc8>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d018      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006d08 <HAL_TIM_Base_Start_IT+0xcc>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d013      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a1c      	ldr	r2, [pc, #112]	@ (8006d0c <HAL_TIM_Base_Start_IT+0xd0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00e      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8006d10 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d009      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a19      	ldr	r2, [pc, #100]	@ (8006d14 <HAL_TIM_Base_Start_IT+0xd8>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d004      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x80>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a18      	ldr	r2, [pc, #96]	@ (8006d18 <HAL_TIM_Base_Start_IT+0xdc>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d111      	bne.n	8006ce0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f003 0307 	and.w	r3, r3, #7
 8006cc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b06      	cmp	r3, #6
 8006ccc:	d010      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0201 	orr.w	r2, r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cde:	e007      	b.n	8006cf0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	40010000 	.word	0x40010000
 8006d04:	40000400 	.word	0x40000400
 8006d08:	40000800 	.word	0x40000800
 8006d0c:	40000c00 	.word	0x40000c00
 8006d10:	40010400 	.word	0x40010400
 8006d14:	40014000 	.word	0x40014000
 8006d18:	40001800 	.word	0x40001800

08006d1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f003 0302 	and.w	r3, r3, #2
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d020      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01b      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f06f 0202 	mvn.w	r2, #2
 8006d50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	f003 0303 	and.w	r3, r3, #3
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d003      	beq.n	8006d6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f8d2 	bl	8006f10 <HAL_TIM_IC_CaptureCallback>
 8006d6c:	e005      	b.n	8006d7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8c4 	bl	8006efc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 f8d5 	bl	8006f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f003 0304 	and.w	r3, r3, #4
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d020      	beq.n	8006dcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f003 0304 	and.w	r3, r3, #4
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d01b      	beq.n	8006dcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f06f 0204 	mvn.w	r2, #4
 8006d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2202      	movs	r2, #2
 8006da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d003      	beq.n	8006dba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f8ac 	bl	8006f10 <HAL_TIM_IC_CaptureCallback>
 8006db8:	e005      	b.n	8006dc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 f89e 	bl	8006efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f8af 	bl	8006f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f003 0308 	and.w	r3, r3, #8
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d020      	beq.n	8006e18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f003 0308 	and.w	r3, r3, #8
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d01b      	beq.n	8006e18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0208 	mvn.w	r2, #8
 8006de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2204      	movs	r2, #4
 8006dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	f003 0303 	and.w	r3, r3, #3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f886 	bl	8006f10 <HAL_TIM_IC_CaptureCallback>
 8006e04:	e005      	b.n	8006e12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 f878 	bl	8006efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f889 	bl	8006f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f003 0310 	and.w	r3, r3, #16
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d020      	beq.n	8006e64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f003 0310 	and.w	r3, r3, #16
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d01b      	beq.n	8006e64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f06f 0210 	mvn.w	r2, #16
 8006e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2208      	movs	r2, #8
 8006e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f860 	bl	8006f10 <HAL_TIM_IC_CaptureCallback>
 8006e50:	e005      	b.n	8006e5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f852 	bl	8006efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 f863 	bl	8006f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00c      	beq.n	8006e88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d007      	beq.n	8006e88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f06f 0201 	mvn.w	r2, #1
 8006e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fa f928 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d00c      	beq.n	8006eac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d007      	beq.n	8006eac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 f900 	bl	80070ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00c      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d007      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f834 	bl	8006f38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f003 0320 	and.w	r3, r3, #32
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00c      	beq.n	8006ef4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f003 0320 	and.w	r3, r3, #32
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d007      	beq.n	8006ef4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f06f 0220 	mvn.w	r2, #32
 8006eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f8d2 	bl	8007098 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ef4:	bf00      	nop
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a43      	ldr	r2, [pc, #268]	@ (800706c <TIM_Base_SetConfig+0x120>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d013      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f6a:	d00f      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a40      	ldr	r2, [pc, #256]	@ (8007070 <TIM_Base_SetConfig+0x124>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00b      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a3f      	ldr	r2, [pc, #252]	@ (8007074 <TIM_Base_SetConfig+0x128>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d007      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a3e      	ldr	r2, [pc, #248]	@ (8007078 <TIM_Base_SetConfig+0x12c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d003      	beq.n	8006f8c <TIM_Base_SetConfig+0x40>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a3d      	ldr	r2, [pc, #244]	@ (800707c <TIM_Base_SetConfig+0x130>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d108      	bne.n	8006f9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a32      	ldr	r2, [pc, #200]	@ (800706c <TIM_Base_SetConfig+0x120>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d02b      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fac:	d027      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a2f      	ldr	r2, [pc, #188]	@ (8007070 <TIM_Base_SetConfig+0x124>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d023      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a2e      	ldr	r2, [pc, #184]	@ (8007074 <TIM_Base_SetConfig+0x128>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d01f      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8007078 <TIM_Base_SetConfig+0x12c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d01b      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800707c <TIM_Base_SetConfig+0x130>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d017      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4a2b      	ldr	r2, [pc, #172]	@ (8007080 <TIM_Base_SetConfig+0x134>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d013      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a2a      	ldr	r2, [pc, #168]	@ (8007084 <TIM_Base_SetConfig+0x138>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d00f      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a29      	ldr	r2, [pc, #164]	@ (8007088 <TIM_Base_SetConfig+0x13c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d00b      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a28      	ldr	r2, [pc, #160]	@ (800708c <TIM_Base_SetConfig+0x140>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d007      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a27      	ldr	r2, [pc, #156]	@ (8007090 <TIM_Base_SetConfig+0x144>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d003      	beq.n	8006ffe <TIM_Base_SetConfig+0xb2>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a26      	ldr	r2, [pc, #152]	@ (8007094 <TIM_Base_SetConfig+0x148>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d108      	bne.n	8007010 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	4313      	orrs	r3, r2
 800700e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	689a      	ldr	r2, [r3, #8]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a0e      	ldr	r2, [pc, #56]	@ (800706c <TIM_Base_SetConfig+0x120>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d003      	beq.n	800703e <TIM_Base_SetConfig+0xf2>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a10      	ldr	r2, [pc, #64]	@ (800707c <TIM_Base_SetConfig+0x130>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d103      	bne.n	8007046 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	691a      	ldr	r2, [r3, #16]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f043 0204 	orr.w	r2, r3, #4
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	601a      	str	r2, [r3, #0]
}
 800705e:	bf00      	nop
 8007060:	3714      	adds	r7, #20
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	40010000 	.word	0x40010000
 8007070:	40000400 	.word	0x40000400
 8007074:	40000800 	.word	0x40000800
 8007078:	40000c00 	.word	0x40000c00
 800707c:	40010400 	.word	0x40010400
 8007080:	40014000 	.word	0x40014000
 8007084:	40014400 	.word	0x40014400
 8007088:	40014800 	.word	0x40014800
 800708c:	40001800 	.word	0x40001800
 8007090:	40001c00 	.word	0x40001c00
 8007094:	40002000 	.word	0x40002000

08007098 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d123      	bne.n	800711a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80070da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	6851      	ldr	r1, [r2, #4]
 80070e2:	683a      	ldr	r2, [r7, #0]
 80070e4:	6892      	ldr	r2, [r2, #8]
 80070e6:	4311      	orrs	r1, r2
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	68d2      	ldr	r2, [r2, #12]
 80070ec:	4311      	orrs	r1, r2
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	6912      	ldr	r2, [r2, #16]
 80070f2:	4311      	orrs	r1, r2
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	6952      	ldr	r2, [r2, #20]
 80070f8:	4311      	orrs	r1, r2
 80070fa:	683a      	ldr	r2, [r7, #0]
 80070fc:	6992      	ldr	r2, [r2, #24]
 80070fe:	4311      	orrs	r1, r2
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	69d2      	ldr	r2, [r2, #28]
 8007104:	4311      	orrs	r1, r2
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	6a12      	ldr	r2, [r2, #32]
 800710a:	4311      	orrs	r1, r2
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007110:	430a      	orrs	r2, r1
 8007112:	431a      	orrs	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	e028      	b.n	800716c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	69d9      	ldr	r1, [r3, #28]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	4319      	orrs	r1, r3
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007130:	430b      	orrs	r3, r1
 8007132:	431a      	orrs	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007140:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	6851      	ldr	r1, [r2, #4]
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	6892      	ldr	r2, [r2, #8]
 800714c:	4311      	orrs	r1, r2
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	68d2      	ldr	r2, [r2, #12]
 8007152:	4311      	orrs	r1, r2
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	6912      	ldr	r2, [r2, #16]
 8007158:	4311      	orrs	r1, r2
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	6952      	ldr	r2, [r2, #20]
 800715e:	4311      	orrs	r1, r2
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	6992      	ldr	r2, [r2, #24]
 8007164:	430a      	orrs	r2, r1
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	370c      	adds	r7, #12
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800717a:	b480      	push	{r7}
 800717c:	b085      	sub	sp, #20
 800717e:	af00      	add	r7, sp, #0
 8007180:	60f8      	str	r0, [r7, #12]
 8007182:	60b9      	str	r1, [r7, #8]
 8007184:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d128      	bne.n	80071de <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	1e59      	subs	r1, r3, #1
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	3b01      	subs	r3, #1
 80071a0:	011b      	lsls	r3, r3, #4
 80071a2:	4319      	orrs	r1, r3
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	021b      	lsls	r3, r3, #8
 80071ac:	4319      	orrs	r1, r3
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	3b01      	subs	r3, #1
 80071b4:	031b      	lsls	r3, r3, #12
 80071b6:	4319      	orrs	r1, r3
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	3b01      	subs	r3, #1
 80071be:	041b      	lsls	r3, r3, #16
 80071c0:	4319      	orrs	r1, r3
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	695b      	ldr	r3, [r3, #20]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	051b      	lsls	r3, r3, #20
 80071ca:	4319      	orrs	r1, r3
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	3b01      	subs	r3, #1
 80071d2:	061b      	lsls	r3, r3, #24
 80071d4:	430b      	orrs	r3, r1
 80071d6:	431a      	orrs	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	609a      	str	r2, [r3, #8]
 80071dc:	e02f      	b.n	800723e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80071e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	68d2      	ldr	r2, [r2, #12]
 80071ee:	3a01      	subs	r2, #1
 80071f0:	0311      	lsls	r1, r2, #12
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	6952      	ldr	r2, [r2, #20]
 80071f6:	3a01      	subs	r2, #1
 80071f8:	0512      	lsls	r2, r2, #20
 80071fa:	430a      	orrs	r2, r1
 80071fc:	431a      	orrs	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	1e59      	subs	r1, r3, #1
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	3b01      	subs	r3, #1
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	4319      	orrs	r1, r3
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	3b01      	subs	r3, #1
 8007220:	021b      	lsls	r3, r3, #8
 8007222:	4319      	orrs	r1, r3
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	3b01      	subs	r3, #1
 800722a:	041b      	lsls	r3, r3, #16
 800722c:	4319      	orrs	r1, r3
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	3b01      	subs	r3, #1
 8007234:	061b      	lsls	r3, r3, #24
 8007236:	430b      	orrs	r3, r1
 8007238:	431a      	orrs	r2, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b086      	sub	sp, #24
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	0d9b      	lsrs	r3, r3, #22
 8007262:	059b      	lsls	r3, r3, #22
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	6811      	ldr	r1, [r2, #0]
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	6852      	ldr	r2, [r2, #4]
 800726c:	4311      	orrs	r1, r2
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	6892      	ldr	r2, [r2, #8]
 8007272:	3a01      	subs	r2, #1
 8007274:	0152      	lsls	r2, r2, #5
 8007276:	4311      	orrs	r1, r2
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	68d2      	ldr	r2, [r2, #12]
 800727c:	0252      	lsls	r2, r2, #9
 800727e:	430a      	orrs	r2, r1
 8007280:	431a      	orrs	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8007286:	f7fc f9e1 	bl	800364c <HAL_GetTick>
 800728a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800728c:	e010      	b.n	80072b0 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007294:	d00c      	beq.n	80072b0 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d007      	beq.n	80072ac <FMC_SDRAM_SendCommand+0x60>
 800729c:	f7fc f9d6 	bl	800364c <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d201      	bcs.n	80072b0 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e006      	b.n	80072be <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	f003 0320 	and.w	r3, r3, #32
 80072b8:	2b20      	cmp	r3, #32
 80072ba:	d0e8      	beq.n	800728e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}

080072c6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b083      	sub	sp, #12
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
 80072ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	695b      	ldr	r3, [r3, #20]
 80072d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80072d8:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 80072dc:	683a      	ldr	r2, [r7, #0]
 80072de:	0052      	lsls	r2, r2, #1
 80072e0:	431a      	orrs	r2, r3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f103 0208 	add.w	r2, r3, #8
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f04f 32ff 	mov.w	r2, #4294967295
 800730c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f103 0208 	add.w	r2, r3, #8
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f103 0208 	add.w	r2, r3, #8
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007342:	bf00      	nop
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800734e:	b480      	push	{r7}
 8007350:	b085      	sub	sp, #20
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
 8007356:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	689a      	ldr	r2, [r3, #8]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	683a      	ldr	r2, [r7, #0]
 8007372:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	1c5a      	adds	r2, r3, #1
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	601a      	str	r2, [r3, #0]
}
 800738a:	bf00      	nop
 800738c:	3714      	adds	r7, #20
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007396:	b480      	push	{r7}
 8007398:	b085      	sub	sp, #20
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
 800739e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ac:	d103      	bne.n	80073b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	e00c      	b.n	80073d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3308      	adds	r3, #8
 80073ba:	60fb      	str	r3, [r7, #12]
 80073bc:	e002      	b.n	80073c4 <vListInsert+0x2e>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d2f6      	bcs.n	80073be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	683a      	ldr	r2, [r7, #0]
 80073de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	68fa      	ldr	r2, [r7, #12]
 80073e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	1c5a      	adds	r2, r3, #1
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	601a      	str	r2, [r3, #0]
}
 80073fc:	bf00      	nop
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	6892      	ldr	r2, [r2, #8]
 800741e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	6852      	ldr	r2, [r2, #4]
 8007428:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	429a      	cmp	r2, r3
 8007432:	d103      	bne.n	800743c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689a      	ldr	r2, [r3, #8]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	1e5a      	subs	r2, r3, #1
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d10b      	bne.n	8007488 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007474:	f383 8811 	msr	BASEPRI, r3
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007482:	bf00      	nop
 8007484:	bf00      	nop
 8007486:	e7fd      	b.n	8007484 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007488:	f001 ff9e 	bl	80093c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007494:	68f9      	ldr	r1, [r7, #12]
 8007496:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	441a      	add	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b8:	3b01      	subs	r3, #1
 80074ba:	68f9      	ldr	r1, [r7, #12]
 80074bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80074be:	fb01 f303 	mul.w	r3, r1, r3
 80074c2:	441a      	add	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	22ff      	movs	r2, #255	@ 0xff
 80074cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	22ff      	movs	r2, #255	@ 0xff
 80074d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d114      	bne.n	8007508 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d01a      	beq.n	800751c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	3310      	adds	r3, #16
 80074ea:	4618      	mov	r0, r3
 80074ec:	f001 fa50 	bl	8008990 <xTaskRemoveFromEventList>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d012      	beq.n	800751c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80074f6:	4b0d      	ldr	r3, [pc, #52]	@ (800752c <xQueueGenericReset+0xd0>)
 80074f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	e009      	b.n	800751c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	3310      	adds	r3, #16
 800750c:	4618      	mov	r0, r3
 800750e:	f7ff fef1 	bl	80072f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3324      	adds	r3, #36	@ 0x24
 8007516:	4618      	mov	r0, r3
 8007518:	f7ff feec 	bl	80072f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800751c:	f001 ff86 	bl	800942c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007520:	2301      	movs	r3, #1
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	e000ed04 	.word	0xe000ed04

08007530 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007530:	b580      	push	{r7, lr}
 8007532:	b08a      	sub	sp, #40	@ 0x28
 8007534:	af02      	add	r7, sp, #8
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	4613      	mov	r3, r2
 800753c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10b      	bne.n	800755c <xQueueGenericCreate+0x2c>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	613b      	str	r3, [r7, #16]
}
 8007556:	bf00      	nop
 8007558:	bf00      	nop
 800755a:	e7fd      	b.n	8007558 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	fb02 f303 	mul.w	r3, r2, r3
 8007564:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	3348      	adds	r3, #72	@ 0x48
 800756a:	4618      	mov	r0, r3
 800756c:	f002 f84e 	bl	800960c <pvPortMalloc>
 8007570:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d011      	beq.n	800759c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	3348      	adds	r3, #72	@ 0x48
 8007580:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800758a:	79fa      	ldrb	r2, [r7, #7]
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	4613      	mov	r3, r2
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	68b9      	ldr	r1, [r7, #8]
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f000 f805 	bl	80075a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800759c:	69bb      	ldr	r3, [r7, #24]
	}
 800759e:	4618      	mov	r0, r3
 80075a0:	3720      	adds	r7, #32
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b084      	sub	sp, #16
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	60f8      	str	r0, [r7, #12]
 80075ae:	60b9      	str	r1, [r7, #8]
 80075b0:	607a      	str	r2, [r7, #4]
 80075b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d103      	bne.n	80075c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	69ba      	ldr	r2, [r7, #24]
 80075be:	601a      	str	r2, [r3, #0]
 80075c0:	e002      	b.n	80075c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	68ba      	ldr	r2, [r7, #8]
 80075d2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80075d4:	2101      	movs	r1, #1
 80075d6:	69b8      	ldr	r0, [r7, #24]
 80075d8:	f7ff ff40 	bl	800745c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80075dc:	bf00      	nop
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00e      	beq.n	8007610 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007604:	2300      	movs	r3, #0
 8007606:	2200      	movs	r2, #0
 8007608:	2100      	movs	r1, #0
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f81c 	bl	8007648 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007610:	bf00      	nop
 8007612:	3708      	adds	r7, #8
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007618:	b580      	push	{r7, lr}
 800761a:	b086      	sub	sp, #24
 800761c:	af00      	add	r7, sp, #0
 800761e:	4603      	mov	r3, r0
 8007620:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007622:	2301      	movs	r3, #1
 8007624:	617b      	str	r3, [r7, #20]
 8007626:	2300      	movs	r3, #0
 8007628:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800762a:	79fb      	ldrb	r3, [r7, #7]
 800762c:	461a      	mov	r2, r3
 800762e:	6939      	ldr	r1, [r7, #16]
 8007630:	6978      	ldr	r0, [r7, #20]
 8007632:	f7ff ff7d 	bl	8007530 <xQueueGenericCreate>
 8007636:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f7ff ffd3 	bl	80075e4 <prvInitialiseMutex>

		return xNewQueue;
 800763e:	68fb      	ldr	r3, [r7, #12]
	}
 8007640:	4618      	mov	r0, r3
 8007642:	3718      	adds	r7, #24
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b08e      	sub	sp, #56	@ 0x38
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
 8007654:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007656:	2300      	movs	r3, #0
 8007658:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10b      	bne.n	800767c <xQueueGenericSend+0x34>
	__asm volatile
 8007664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007676:	bf00      	nop
 8007678:	bf00      	nop
 800767a:	e7fd      	b.n	8007678 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d103      	bne.n	800768a <xQueueGenericSend+0x42>
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007686:	2b00      	cmp	r3, #0
 8007688:	d101      	bne.n	800768e <xQueueGenericSend+0x46>
 800768a:	2301      	movs	r3, #1
 800768c:	e000      	b.n	8007690 <xQueueGenericSend+0x48>
 800768e:	2300      	movs	r3, #0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10b      	bne.n	80076ac <xQueueGenericSend+0x64>
	__asm volatile
 8007694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80076a6:	bf00      	nop
 80076a8:	bf00      	nop
 80076aa:	e7fd      	b.n	80076a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d103      	bne.n	80076ba <xQueueGenericSend+0x72>
 80076b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <xQueueGenericSend+0x76>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e000      	b.n	80076c0 <xQueueGenericSend+0x78>
 80076be:	2300      	movs	r3, #0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10b      	bne.n	80076dc <xQueueGenericSend+0x94>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	623b      	str	r3, [r7, #32]
}
 80076d6:	bf00      	nop
 80076d8:	bf00      	nop
 80076da:	e7fd      	b.n	80076d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076dc:	f001 fb1e 	bl	8008d1c <xTaskGetSchedulerState>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d102      	bne.n	80076ec <xQueueGenericSend+0xa4>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <xQueueGenericSend+0xa8>
 80076ec:	2301      	movs	r3, #1
 80076ee:	e000      	b.n	80076f2 <xQueueGenericSend+0xaa>
 80076f0:	2300      	movs	r3, #0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d10b      	bne.n	800770e <xQueueGenericSend+0xc6>
	__asm volatile
 80076f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fa:	f383 8811 	msr	BASEPRI, r3
 80076fe:	f3bf 8f6f 	isb	sy
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	61fb      	str	r3, [r7, #28]
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	e7fd      	b.n	800770a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800770e:	f001 fe5b 	bl	80093c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800771a:	429a      	cmp	r2, r3
 800771c:	d302      	bcc.n	8007724 <xQueueGenericSend+0xdc>
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b02      	cmp	r3, #2
 8007722:	d129      	bne.n	8007778 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007724:	683a      	ldr	r2, [r7, #0]
 8007726:	68b9      	ldr	r1, [r7, #8]
 8007728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800772a:	f000 fb37 	bl	8007d9c <prvCopyDataToQueue>
 800772e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007734:	2b00      	cmp	r3, #0
 8007736:	d010      	beq.n	800775a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773a:	3324      	adds	r3, #36	@ 0x24
 800773c:	4618      	mov	r0, r3
 800773e:	f001 f927 	bl	8008990 <xTaskRemoveFromEventList>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d013      	beq.n	8007770 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007748:	4b3f      	ldr	r3, [pc, #252]	@ (8007848 <xQueueGenericSend+0x200>)
 800774a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	f3bf 8f6f 	isb	sy
 8007758:	e00a      	b.n	8007770 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800775a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d007      	beq.n	8007770 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007760:	4b39      	ldr	r3, [pc, #228]	@ (8007848 <xQueueGenericSend+0x200>)
 8007762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007766:	601a      	str	r2, [r3, #0]
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007770:	f001 fe5c 	bl	800942c <vPortExitCritical>
				return pdPASS;
 8007774:	2301      	movs	r3, #1
 8007776:	e063      	b.n	8007840 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d103      	bne.n	8007786 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800777e:	f001 fe55 	bl	800942c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007782:	2300      	movs	r3, #0
 8007784:	e05c      	b.n	8007840 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007788:	2b00      	cmp	r3, #0
 800778a:	d106      	bne.n	800779a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800778c:	f107 0314 	add.w	r3, r7, #20
 8007790:	4618      	mov	r0, r3
 8007792:	f001 f961 	bl	8008a58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007796:	2301      	movs	r3, #1
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800779a:	f001 fe47 	bl	800942c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800779e:	f000 fef7 	bl	8008590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077a2:	f001 fe11 	bl	80093c8 <vPortEnterCritical>
 80077a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077ac:	b25b      	sxtb	r3, r3
 80077ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b2:	d103      	bne.n	80077bc <xQueueGenericSend+0x174>
 80077b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80077c2:	b25b      	sxtb	r3, r3
 80077c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c8:	d103      	bne.n	80077d2 <xQueueGenericSend+0x18a>
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077d2:	f001 fe2b 	bl	800942c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077d6:	1d3a      	adds	r2, r7, #4
 80077d8:	f107 0314 	add.w	r3, r7, #20
 80077dc:	4611      	mov	r1, r2
 80077de:	4618      	mov	r0, r3
 80077e0:	f001 f950 	bl	8008a84 <xTaskCheckForTimeOut>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d124      	bne.n	8007834 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80077ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077ec:	f000 fbce 	bl	8007f8c <prvIsQueueFull>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d018      	beq.n	8007828 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	3310      	adds	r3, #16
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	4611      	mov	r1, r2
 80077fe:	4618      	mov	r0, r3
 8007800:	f001 f8a0 	bl	8008944 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007804:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007806:	f000 fb59 	bl	8007ebc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800780a:	f000 fecf 	bl	80085ac <xTaskResumeAll>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	f47f af7c 	bne.w	800770e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007816:	4b0c      	ldr	r3, [pc, #48]	@ (8007848 <xQueueGenericSend+0x200>)
 8007818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	e772      	b.n	800770e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007828:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800782a:	f000 fb47 	bl	8007ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800782e:	f000 febd 	bl	80085ac <xTaskResumeAll>
 8007832:	e76c      	b.n	800770e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007834:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007836:	f000 fb41 	bl	8007ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800783a:	f000 feb7 	bl	80085ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800783e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007840:	4618      	mov	r0, r3
 8007842:	3738      	adds	r7, #56	@ 0x38
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	e000ed04 	.word	0xe000ed04

0800784c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b090      	sub	sp, #64	@ 0x40
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800785e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10b      	bne.n	800787c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007876:	bf00      	nop
 8007878:	bf00      	nop
 800787a:	e7fd      	b.n	8007878 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d103      	bne.n	800788a <xQueueGenericSendFromISR+0x3e>
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007886:	2b00      	cmp	r3, #0
 8007888:	d101      	bne.n	800788e <xQueueGenericSendFromISR+0x42>
 800788a:	2301      	movs	r3, #1
 800788c:	e000      	b.n	8007890 <xQueueGenericSendFromISR+0x44>
 800788e:	2300      	movs	r3, #0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10b      	bne.n	80078ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078a6:	bf00      	nop
 80078a8:	bf00      	nop
 80078aa:	e7fd      	b.n	80078a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d103      	bne.n	80078ba <xQueueGenericSendFromISR+0x6e>
 80078b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d101      	bne.n	80078be <xQueueGenericSendFromISR+0x72>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <xQueueGenericSendFromISR+0x74>
 80078be:	2300      	movs	r3, #0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d10b      	bne.n	80078dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80078c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c8:	f383 8811 	msr	BASEPRI, r3
 80078cc:	f3bf 8f6f 	isb	sy
 80078d0:	f3bf 8f4f 	dsb	sy
 80078d4:	623b      	str	r3, [r7, #32]
}
 80078d6:	bf00      	nop
 80078d8:	bf00      	nop
 80078da:	e7fd      	b.n	80078d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078dc:	f001 fe54 	bl	8009588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80078e0:	f3ef 8211 	mrs	r2, BASEPRI
 80078e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	61fa      	str	r2, [r7, #28]
 80078f6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007904:	429a      	cmp	r2, r3
 8007906:	d302      	bcc.n	800790e <xQueueGenericSendFromISR+0xc2>
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2b02      	cmp	r3, #2
 800790c:	d12f      	bne.n	800796e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800790e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007910:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007914:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	68b9      	ldr	r1, [r7, #8]
 8007922:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007924:	f000 fa3a 	bl	8007d9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007928:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007930:	d112      	bne.n	8007958 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007936:	2b00      	cmp	r3, #0
 8007938:	d016      	beq.n	8007968 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800793a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793c:	3324      	adds	r3, #36	@ 0x24
 800793e:	4618      	mov	r0, r3
 8007940:	f001 f826 	bl	8008990 <xTaskRemoveFromEventList>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00e      	beq.n	8007968 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00b      	beq.n	8007968 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	e007      	b.n	8007968 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007958:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800795c:	3301      	adds	r3, #1
 800795e:	b2db      	uxtb	r3, r3
 8007960:	b25a      	sxtb	r2, r3
 8007962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007968:	2301      	movs	r3, #1
 800796a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800796c:	e001      	b.n	8007972 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800796e:	2300      	movs	r3, #0
 8007970:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007974:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800797c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800797e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007980:	4618      	mov	r0, r3
 8007982:	3740      	adds	r7, #64	@ 0x40
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b08c      	sub	sp, #48	@ 0x30
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007994:	2300      	movs	r3, #0
 8007996:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800799c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <xQueueReceive+0x32>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	623b      	str	r3, [r7, #32]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d103      	bne.n	80079c8 <xQueueReceive+0x40>
 80079c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <xQueueReceive+0x44>
 80079c8:	2301      	movs	r3, #1
 80079ca:	e000      	b.n	80079ce <xQueueReceive+0x46>
 80079cc:	2300      	movs	r3, #0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d10b      	bne.n	80079ea <xQueueReceive+0x62>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	61fb      	str	r3, [r7, #28]
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	e7fd      	b.n	80079e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079ea:	f001 f997 	bl	8008d1c <xTaskGetSchedulerState>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d102      	bne.n	80079fa <xQueueReceive+0x72>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <xQueueReceive+0x76>
 80079fa:	2301      	movs	r3, #1
 80079fc:	e000      	b.n	8007a00 <xQueueReceive+0x78>
 80079fe:	2300      	movs	r3, #0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10b      	bne.n	8007a1c <xQueueReceive+0x94>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	61bb      	str	r3, [r7, #24]
}
 8007a16:	bf00      	nop
 8007a18:	bf00      	nop
 8007a1a:	e7fd      	b.n	8007a18 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a1c:	f001 fcd4 	bl	80093c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a24:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d01f      	beq.n	8007a6c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a2c:	68b9      	ldr	r1, [r7, #8]
 8007a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a30:	f000 fa1e 	bl	8007e70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a36:	1e5a      	subs	r2, r3, #1
 8007a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00f      	beq.n	8007a64 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a46:	3310      	adds	r3, #16
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f000 ffa1 	bl	8008990 <xTaskRemoveFromEventList>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d007      	beq.n	8007a64 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a54:	4b3c      	ldr	r3, [pc, #240]	@ (8007b48 <xQueueReceive+0x1c0>)
 8007a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a5a:	601a      	str	r2, [r3, #0]
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a64:	f001 fce2 	bl	800942c <vPortExitCritical>
				return pdPASS;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e069      	b.n	8007b40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d103      	bne.n	8007a7a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a72:	f001 fcdb 	bl	800942c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a76:	2300      	movs	r3, #0
 8007a78:	e062      	b.n	8007b40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d106      	bne.n	8007a8e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a80:	f107 0310 	add.w	r3, r7, #16
 8007a84:	4618      	mov	r0, r3
 8007a86:	f000 ffe7 	bl	8008a58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a8e:	f001 fccd 	bl	800942c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a92:	f000 fd7d 	bl	8008590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a96:	f001 fc97 	bl	80093c8 <vPortEnterCritical>
 8007a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007aa0:	b25b      	sxtb	r3, r3
 8007aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa6:	d103      	bne.n	8007ab0 <xQueueReceive+0x128>
 8007aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ab6:	b25b      	sxtb	r3, r3
 8007ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007abc:	d103      	bne.n	8007ac6 <xQueueReceive+0x13e>
 8007abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ac6:	f001 fcb1 	bl	800942c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007aca:	1d3a      	adds	r2, r7, #4
 8007acc:	f107 0310 	add.w	r3, r7, #16
 8007ad0:	4611      	mov	r1, r2
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f000 ffd6 	bl	8008a84 <xTaskCheckForTimeOut>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d123      	bne.n	8007b26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ae0:	f000 fa3e 	bl	8007f60 <prvIsQueueEmpty>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d017      	beq.n	8007b1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aec:	3324      	adds	r3, #36	@ 0x24
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	4611      	mov	r1, r2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 ff26 	bl	8008944 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007af8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007afa:	f000 f9df 	bl	8007ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007afe:	f000 fd55 	bl	80085ac <xTaskResumeAll>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d189      	bne.n	8007a1c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007b08:	4b0f      	ldr	r3, [pc, #60]	@ (8007b48 <xQueueReceive+0x1c0>)
 8007b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	e780      	b.n	8007a1c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b1c:	f000 f9ce 	bl	8007ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b20:	f000 fd44 	bl	80085ac <xTaskResumeAll>
 8007b24:	e77a      	b.n	8007a1c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007b26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b28:	f000 f9c8 	bl	8007ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b2c:	f000 fd3e 	bl	80085ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b32:	f000 fa15 	bl	8007f60 <prvIsQueueEmpty>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f43f af6f 	beq.w	8007a1c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3730      	adds	r7, #48	@ 0x30
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08e      	sub	sp, #56	@ 0x38
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007b56:	2300      	movs	r3, #0
 8007b58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	623b      	str	r3, [r7, #32]
}
 8007b7a:	bf00      	nop
 8007b7c:	bf00      	nop
 8007b7e:	e7fd      	b.n	8007b7c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00b      	beq.n	8007ba0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	61fb      	str	r3, [r7, #28]
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	e7fd      	b.n	8007b9c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ba0:	f001 f8bc 	bl	8008d1c <xTaskGetSchedulerState>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d102      	bne.n	8007bb0 <xQueueSemaphoreTake+0x64>
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d101      	bne.n	8007bb4 <xQueueSemaphoreTake+0x68>
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e000      	b.n	8007bb6 <xQueueSemaphoreTake+0x6a>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	61bb      	str	r3, [r7, #24]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007bd2:	f001 fbf9 	bl	80093c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bda:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d024      	beq.n	8007c2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be4:	1e5a      	subs	r2, r3, #1
 8007be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007be8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007bf2:	f001 fa3f 	bl	8009074 <pvTaskIncrementMutexHeldCount>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00f      	beq.n	8007c24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c06:	3310      	adds	r3, #16
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f000 fec1 	bl	8008990 <xTaskRemoveFromEventList>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d007      	beq.n	8007c24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007c14:	4b54      	ldr	r3, [pc, #336]	@ (8007d68 <xQueueSemaphoreTake+0x21c>)
 8007c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	f3bf 8f4f 	dsb	sy
 8007c20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007c24:	f001 fc02 	bl	800942c <vPortExitCritical>
				return pdPASS;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e098      	b.n	8007d5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d112      	bne.n	8007c58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00b      	beq.n	8007c50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3c:	f383 8811 	msr	BASEPRI, r3
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	617b      	str	r3, [r7, #20]
}
 8007c4a:	bf00      	nop
 8007c4c:	bf00      	nop
 8007c4e:	e7fd      	b.n	8007c4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007c50:	f001 fbec 	bl	800942c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007c54:	2300      	movs	r3, #0
 8007c56:	e082      	b.n	8007d5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d106      	bne.n	8007c6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c5e:	f107 030c 	add.w	r3, r7, #12
 8007c62:	4618      	mov	r0, r3
 8007c64:	f000 fef8 	bl	8008a58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c6c:	f001 fbde 	bl	800942c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c70:	f000 fc8e 	bl	8008590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c74:	f001 fba8 	bl	80093c8 <vPortEnterCritical>
 8007c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c7e:	b25b      	sxtb	r3, r3
 8007c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c84:	d103      	bne.n	8007c8e <xQueueSemaphoreTake+0x142>
 8007c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c94:	b25b      	sxtb	r3, r3
 8007c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9a:	d103      	bne.n	8007ca4 <xQueueSemaphoreTake+0x158>
 8007c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ca4:	f001 fbc2 	bl	800942c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ca8:	463a      	mov	r2, r7
 8007caa:	f107 030c 	add.w	r3, r7, #12
 8007cae:	4611      	mov	r1, r2
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f000 fee7 	bl	8008a84 <xTaskCheckForTimeOut>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d132      	bne.n	8007d22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007cbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cbe:	f000 f94f 	bl	8007f60 <prvIsQueueEmpty>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d026      	beq.n	8007d16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d109      	bne.n	8007ce4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007cd0:	f001 fb7a 	bl	80093c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f001 f83d 	bl	8008d58 <xTaskPriorityInherit>
 8007cde:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ce0:	f001 fba4 	bl	800942c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce6:	3324      	adds	r3, #36	@ 0x24
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	4611      	mov	r1, r2
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 fe29 	bl	8008944 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007cf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cf4:	f000 f8e2 	bl	8007ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007cf8:	f000 fc58 	bl	80085ac <xTaskResumeAll>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f47f af67 	bne.w	8007bd2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007d04:	4b18      	ldr	r3, [pc, #96]	@ (8007d68 <xQueueSemaphoreTake+0x21c>)
 8007d06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	f3bf 8f6f 	isb	sy
 8007d14:	e75d      	b.n	8007bd2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007d16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d18:	f000 f8d0 	bl	8007ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d1c:	f000 fc46 	bl	80085ac <xTaskResumeAll>
 8007d20:	e757      	b.n	8007bd2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007d22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d24:	f000 f8ca 	bl	8007ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d28:	f000 fc40 	bl	80085ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d2e:	f000 f917 	bl	8007f60 <prvIsQueueEmpty>
 8007d32:	4603      	mov	r3, r0
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f43f af4c 	beq.w	8007bd2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00d      	beq.n	8007d5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007d40:	f001 fb42 	bl	80093c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007d44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d46:	f000 f811 	bl	8007d6c <prvGetDisinheritPriorityAfterTimeout>
 8007d4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d52:	4618      	mov	r0, r3
 8007d54:	f001 f8fe 	bl	8008f54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007d58:	f001 fb68 	bl	800942c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007d5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3738      	adds	r7, #56	@ 0x38
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	e000ed04 	.word	0xe000ed04

08007d6c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d006      	beq.n	8007d8a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f1c3 0320 	rsb	r3, r3, #32
 8007d86:	60fb      	str	r3, [r7, #12]
 8007d88:	e001      	b.n	8007d8e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
	}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007da8:	2300      	movs	r3, #0
 8007daa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10d      	bne.n	8007dd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d14d      	bne.n	8007e5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f001 f83c 	bl	8008e44 <xTaskPriorityDisinherit>
 8007dcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	609a      	str	r2, [r3, #8]
 8007dd4:	e043      	b.n	8007e5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d119      	bne.n	8007e10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6858      	ldr	r0, [r3, #4]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de4:	461a      	mov	r2, r3
 8007de6:	68b9      	ldr	r1, [r7, #8]
 8007de8:	f001 feb2 	bl	8009b50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	685a      	ldr	r2, [r3, #4]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df4:	441a      	add	r2, r3
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d32b      	bcc.n	8007e5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	605a      	str	r2, [r3, #4]
 8007e0e:	e026      	b.n	8007e5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	68d8      	ldr	r0, [r3, #12]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e18:	461a      	mov	r2, r3
 8007e1a:	68b9      	ldr	r1, [r7, #8]
 8007e1c:	f001 fe98 	bl	8009b50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	68da      	ldr	r2, [r3, #12]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e28:	425b      	negs	r3, r3
 8007e2a:	441a      	add	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	68da      	ldr	r2, [r3, #12]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d207      	bcs.n	8007e4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e44:	425b      	negs	r3, r3
 8007e46:	441a      	add	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b02      	cmp	r3, #2
 8007e50:	d105      	bne.n	8007e5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	1c5a      	adds	r2, r3, #1
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007e66:	697b      	ldr	r3, [r7, #20]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d018      	beq.n	8007eb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	68da      	ldr	r2, [r3, #12]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8a:	441a      	add	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	68da      	ldr	r2, [r3, #12]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	d303      	bcc.n	8007ea4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68d9      	ldr	r1, [r3, #12]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eac:	461a      	mov	r2, r3
 8007eae:	6838      	ldr	r0, [r7, #0]
 8007eb0:	f001 fe4e 	bl	8009b50 <memcpy>
	}
}
 8007eb4:	bf00      	nop
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007ec4:	f001 fa80 	bl	80093c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ece:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ed0:	e011      	b.n	8007ef6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d012      	beq.n	8007f00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	3324      	adds	r3, #36	@ 0x24
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f000 fd56 	bl	8008990 <xTaskRemoveFromEventList>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007eea:	f000 fe2f 	bl	8008b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007eee:	7bfb      	ldrb	r3, [r7, #15]
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	dce9      	bgt.n	8007ed2 <prvUnlockQueue+0x16>
 8007efe:	e000      	b.n	8007f02 <prvUnlockQueue+0x46>
					break;
 8007f00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	22ff      	movs	r2, #255	@ 0xff
 8007f06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007f0a:	f001 fa8f 	bl	800942c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007f0e:	f001 fa5b 	bl	80093c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f1a:	e011      	b.n	8007f40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d012      	beq.n	8007f4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	3310      	adds	r3, #16
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f000 fd31 	bl	8008990 <xTaskRemoveFromEventList>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d001      	beq.n	8007f38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007f34:	f000 fe0a 	bl	8008b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007f38:	7bbb      	ldrb	r3, [r7, #14]
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	dce9      	bgt.n	8007f1c <prvUnlockQueue+0x60>
 8007f48:	e000      	b.n	8007f4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007f4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	22ff      	movs	r2, #255	@ 0xff
 8007f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007f54:	f001 fa6a 	bl	800942c <vPortExitCritical>
}
 8007f58:	bf00      	nop
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f68:	f001 fa2e 	bl	80093c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d102      	bne.n	8007f7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007f74:	2301      	movs	r3, #1
 8007f76:	60fb      	str	r3, [r7, #12]
 8007f78:	e001      	b.n	8007f7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f7e:	f001 fa55 	bl	800942c <vPortExitCritical>

	return xReturn;
 8007f82:	68fb      	ldr	r3, [r7, #12]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3710      	adds	r7, #16
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b084      	sub	sp, #16
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f94:	f001 fa18 	bl	80093c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d102      	bne.n	8007faa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	60fb      	str	r3, [r7, #12]
 8007fa8:	e001      	b.n	8007fae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007faa:	2300      	movs	r3, #0
 8007fac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007fae:	f001 fa3d 	bl	800942c <vPortExitCritical>

	return xReturn;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b08e      	sub	sp, #56	@ 0x38
 8007fc0:	af04      	add	r7, sp, #16
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
 8007fc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10b      	bne.n	8007fe8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	623b      	str	r3, [r7, #32]
}
 8007fe2:	bf00      	nop
 8007fe4:	bf00      	nop
 8007fe6:	e7fd      	b.n	8007fe4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d10b      	bne.n	8008006 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	61fb      	str	r3, [r7, #28]
}
 8008000:	bf00      	nop
 8008002:	bf00      	nop
 8008004:	e7fd      	b.n	8008002 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008006:	23a0      	movs	r3, #160	@ 0xa0
 8008008:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	2ba0      	cmp	r3, #160	@ 0xa0
 800800e:	d00b      	beq.n	8008028 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	61bb      	str	r3, [r7, #24]
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008028:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800802a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802c:	2b00      	cmp	r3, #0
 800802e:	d01e      	beq.n	800806e <xTaskCreateStatic+0xb2>
 8008030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008032:	2b00      	cmp	r3, #0
 8008034:	d01b      	beq.n	800806e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008038:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800803e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008042:	2202      	movs	r2, #2
 8008044:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008048:	2300      	movs	r3, #0
 800804a:	9303      	str	r3, [sp, #12]
 800804c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804e:	9302      	str	r3, [sp, #8]
 8008050:	f107 0314 	add.w	r3, r7, #20
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	68b9      	ldr	r1, [r7, #8]
 8008060:	68f8      	ldr	r0, [r7, #12]
 8008062:	f000 f851 	bl	8008108 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008066:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008068:	f000 f8ee 	bl	8008248 <prvAddNewTaskToReadyList>
 800806c:	e001      	b.n	8008072 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008072:	697b      	ldr	r3, [r7, #20]
	}
 8008074:	4618      	mov	r0, r3
 8008076:	3728      	adds	r7, #40	@ 0x28
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800807c:	b580      	push	{r7, lr}
 800807e:	b08c      	sub	sp, #48	@ 0x30
 8008080:	af04      	add	r7, sp, #16
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	603b      	str	r3, [r7, #0]
 8008088:	4613      	mov	r3, r2
 800808a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800808c:	88fb      	ldrh	r3, [r7, #6]
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	4618      	mov	r0, r3
 8008092:	f001 fabb 	bl	800960c <pvPortMalloc>
 8008096:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00e      	beq.n	80080bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800809e:	20a0      	movs	r0, #160	@ 0xa0
 80080a0:	f001 fab4 	bl	800960c <pvPortMalloc>
 80080a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	697a      	ldr	r2, [r7, #20]
 80080b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80080b2:	e005      	b.n	80080c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80080b4:	6978      	ldr	r0, [r7, #20]
 80080b6:	f001 fb77 	bl	80097a8 <vPortFree>
 80080ba:	e001      	b.n	80080c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80080bc:	2300      	movs	r3, #0
 80080be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d017      	beq.n	80080f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080ce:	88fa      	ldrh	r2, [r7, #6]
 80080d0:	2300      	movs	r3, #0
 80080d2:	9303      	str	r3, [sp, #12]
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	9302      	str	r3, [sp, #8]
 80080d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	68b9      	ldr	r1, [r7, #8]
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 f80f 	bl	8008108 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080ea:	69f8      	ldr	r0, [r7, #28]
 80080ec:	f000 f8ac 	bl	8008248 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80080f0:	2301      	movs	r3, #1
 80080f2:	61bb      	str	r3, [r7, #24]
 80080f4:	e002      	b.n	80080fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80080f6:	f04f 33ff 	mov.w	r3, #4294967295
 80080fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80080fc:	69bb      	ldr	r3, [r7, #24]
	}
 80080fe:	4618      	mov	r0, r3
 8008100:	3720      	adds	r7, #32
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
	...

08008108 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b088      	sub	sp, #32
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008118:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008120:	3b01      	subs	r3, #1
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	f023 0307 	bic.w	r3, r3, #7
 800812e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	f003 0307 	and.w	r3, r3, #7
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00b      	beq.n	8008152 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	617b      	str	r3, [r7, #20]
}
 800814c:	bf00      	nop
 800814e:	bf00      	nop
 8008150:	e7fd      	b.n	800814e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d01f      	beq.n	8008198 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008158:	2300      	movs	r3, #0
 800815a:	61fb      	str	r3, [r7, #28]
 800815c:	e012      	b.n	8008184 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	4413      	add	r3, r2
 8008164:	7819      	ldrb	r1, [r3, #0]
 8008166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	4413      	add	r3, r2
 800816c:	3334      	adds	r3, #52	@ 0x34
 800816e:	460a      	mov	r2, r1
 8008170:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008172:	68ba      	ldr	r2, [r7, #8]
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	4413      	add	r3, r2
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d006      	beq.n	800818c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	3301      	adds	r3, #1
 8008182:	61fb      	str	r3, [r7, #28]
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	2b0f      	cmp	r3, #15
 8008188:	d9e9      	bls.n	800815e <prvInitialiseNewTask+0x56>
 800818a:	e000      	b.n	800818e <prvInitialiseNewTask+0x86>
			{
				break;
 800818c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	2200      	movs	r2, #0
 8008192:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008196:	e003      	b.n	80081a0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80081a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a2:	2b1f      	cmp	r3, #31
 80081a4:	d901      	bls.n	80081aa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80081a6:	231f      	movs	r3, #31
 80081a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80081aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081b4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	2200      	movs	r2, #0
 80081ba:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80081bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081be:	3304      	adds	r3, #4
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7ff f8b7 	bl	8007334 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80081c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c8:	3318      	adds	r3, #24
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7ff f8b2 	bl	8007334 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80081d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	f1c3 0220 	rsb	r2, r3, #32
 80081dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	334c      	adds	r3, #76	@ 0x4c
 80081fa:	224c      	movs	r2, #76	@ 0x4c
 80081fc:	2100      	movs	r1, #0
 80081fe:	4618      	mov	r0, r3
 8008200:	f001 fc14 	bl	8009a2c <memset>
 8008204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008206:	4a0d      	ldr	r2, [pc, #52]	@ (800823c <prvInitialiseNewTask+0x134>)
 8008208:	651a      	str	r2, [r3, #80]	@ 0x50
 800820a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820c:	4a0c      	ldr	r2, [pc, #48]	@ (8008240 <prvInitialiseNewTask+0x138>)
 800820e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008212:	4a0c      	ldr	r2, [pc, #48]	@ (8008244 <prvInitialiseNewTask+0x13c>)
 8008214:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008216:	683a      	ldr	r2, [r7, #0]
 8008218:	68f9      	ldr	r1, [r7, #12]
 800821a:	69b8      	ldr	r0, [r7, #24]
 800821c:	f000 ffa4 	bl	8009168 <pxPortInitialiseStack>
 8008220:	4602      	mov	r2, r0
 8008222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008224:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008228:	2b00      	cmp	r3, #0
 800822a:	d002      	beq.n	8008232 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800822c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800822e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008230:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008232:	bf00      	nop
 8008234:	3720      	adds	r7, #32
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	20004774 	.word	0x20004774
 8008240:	200047dc 	.word	0x200047dc
 8008244:	20004844 	.word	0x20004844

08008248 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008250:	f001 f8ba 	bl	80093c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008254:	4b2a      	ldr	r3, [pc, #168]	@ (8008300 <prvAddNewTaskToReadyList+0xb8>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	3301      	adds	r3, #1
 800825a:	4a29      	ldr	r2, [pc, #164]	@ (8008300 <prvAddNewTaskToReadyList+0xb8>)
 800825c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800825e:	4b29      	ldr	r3, [pc, #164]	@ (8008304 <prvAddNewTaskToReadyList+0xbc>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d109      	bne.n	800827a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008266:	4a27      	ldr	r2, [pc, #156]	@ (8008304 <prvAddNewTaskToReadyList+0xbc>)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800826c:	4b24      	ldr	r3, [pc, #144]	@ (8008300 <prvAddNewTaskToReadyList+0xb8>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d110      	bne.n	8008296 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008274:	f000 fc8e 	bl	8008b94 <prvInitialiseTaskLists>
 8008278:	e00d      	b.n	8008296 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800827a:	4b23      	ldr	r3, [pc, #140]	@ (8008308 <prvAddNewTaskToReadyList+0xc0>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d109      	bne.n	8008296 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008282:	4b20      	ldr	r3, [pc, #128]	@ (8008304 <prvAddNewTaskToReadyList+0xbc>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800828c:	429a      	cmp	r2, r3
 800828e:	d802      	bhi.n	8008296 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008290:	4a1c      	ldr	r2, [pc, #112]	@ (8008304 <prvAddNewTaskToReadyList+0xbc>)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008296:	4b1d      	ldr	r3, [pc, #116]	@ (800830c <prvAddNewTaskToReadyList+0xc4>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	3301      	adds	r3, #1
 800829c:	4a1b      	ldr	r2, [pc, #108]	@ (800830c <prvAddNewTaskToReadyList+0xc4>)
 800829e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a4:	2201      	movs	r2, #1
 80082a6:	409a      	lsls	r2, r3
 80082a8:	4b19      	ldr	r3, [pc, #100]	@ (8008310 <prvAddNewTaskToReadyList+0xc8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	4a18      	ldr	r2, [pc, #96]	@ (8008310 <prvAddNewTaskToReadyList+0xc8>)
 80082b0:	6013      	str	r3, [r2, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	4a15      	ldr	r2, [pc, #84]	@ (8008314 <prvAddNewTaskToReadyList+0xcc>)
 80082c0:	441a      	add	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	3304      	adds	r3, #4
 80082c6:	4619      	mov	r1, r3
 80082c8:	4610      	mov	r0, r2
 80082ca:	f7ff f840 	bl	800734e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80082ce:	f001 f8ad 	bl	800942c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80082d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008308 <prvAddNewTaskToReadyList+0xc0>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00e      	beq.n	80082f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80082da:	4b0a      	ldr	r3, [pc, #40]	@ (8008304 <prvAddNewTaskToReadyList+0xbc>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d207      	bcs.n	80082f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80082e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008318 <prvAddNewTaskToReadyList+0xd0>)
 80082ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082ee:	601a      	str	r2, [r3, #0]
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082f8:	bf00      	nop
 80082fa:	3708      	adds	r7, #8
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	20000b20 	.word	0x20000b20
 8008304:	2000082c 	.word	0x2000082c
 8008308:	20000b2c 	.word	0x20000b2c
 800830c:	20000b3c 	.word	0x20000b3c
 8008310:	20000b28 	.word	0x20000b28
 8008314:	20000830 	.word	0x20000830
 8008318:	e000ed04 	.word	0xe000ed04

0800831c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800831c:	b580      	push	{r7, lr}
 800831e:	b08a      	sub	sp, #40	@ 0x28
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008326:	2300      	movs	r3, #0
 8008328:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d10b      	bne.n	8008348 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	617b      	str	r3, [r7, #20]
}
 8008342:	bf00      	nop
 8008344:	bf00      	nop
 8008346:	e7fd      	b.n	8008344 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10b      	bne.n	8008366 <vTaskDelayUntil+0x4a>
	__asm volatile
 800834e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008352:	f383 8811 	msr	BASEPRI, r3
 8008356:	f3bf 8f6f 	isb	sy
 800835a:	f3bf 8f4f 	dsb	sy
 800835e:	613b      	str	r3, [r7, #16]
}
 8008360:	bf00      	nop
 8008362:	bf00      	nop
 8008364:	e7fd      	b.n	8008362 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008366:	4b2a      	ldr	r3, [pc, #168]	@ (8008410 <vTaskDelayUntil+0xf4>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00b      	beq.n	8008386 <vTaskDelayUntil+0x6a>
	__asm volatile
 800836e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008372:	f383 8811 	msr	BASEPRI, r3
 8008376:	f3bf 8f6f 	isb	sy
 800837a:	f3bf 8f4f 	dsb	sy
 800837e:	60fb      	str	r3, [r7, #12]
}
 8008380:	bf00      	nop
 8008382:	bf00      	nop
 8008384:	e7fd      	b.n	8008382 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008386:	f000 f903 	bl	8008590 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800838a:	4b22      	ldr	r3, [pc, #136]	@ (8008414 <vTaskDelayUntil+0xf8>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	683a      	ldr	r2, [r7, #0]
 8008396:	4413      	add	r3, r2
 8008398:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6a3a      	ldr	r2, [r7, #32]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d20b      	bcs.n	80083bc <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	69fa      	ldr	r2, [r7, #28]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d211      	bcs.n	80083d2 <vTaskDelayUntil+0xb6>
 80083ae:	69fa      	ldr	r2, [r7, #28]
 80083b0:	6a3b      	ldr	r3, [r7, #32]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d90d      	bls.n	80083d2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80083b6:	2301      	movs	r3, #1
 80083b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ba:	e00a      	b.n	80083d2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	69fa      	ldr	r2, [r7, #28]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d303      	bcc.n	80083ce <vTaskDelayUntil+0xb2>
 80083c6:	69fa      	ldr	r2, [r7, #28]
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d901      	bls.n	80083d2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80083ce:	2301      	movs	r3, #1
 80083d0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	69fa      	ldr	r2, [r7, #28]
 80083d6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d006      	beq.n	80083ec <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80083de:	69fa      	ldr	r2, [r7, #28]
 80083e0:	6a3b      	ldr	r3, [r7, #32]
 80083e2:	1ad3      	subs	r3, r2, r3
 80083e4:	2100      	movs	r1, #0
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 fe58 	bl	800909c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80083ec:	f000 f8de 	bl	80085ac <xTaskResumeAll>
 80083f0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083f2:	69bb      	ldr	r3, [r7, #24]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d107      	bne.n	8008408 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80083f8:	4b07      	ldr	r3, [pc, #28]	@ (8008418 <vTaskDelayUntil+0xfc>)
 80083fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083fe:	601a      	str	r2, [r3, #0]
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008408:	bf00      	nop
 800840a:	3728      	adds	r7, #40	@ 0x28
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	20000b48 	.word	0x20000b48
 8008414:	20000b24 	.word	0x20000b24
 8008418:	e000ed04 	.word	0xe000ed04

0800841c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008424:	2300      	movs	r3, #0
 8008426:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d018      	beq.n	8008460 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800842e:	4b14      	ldr	r3, [pc, #80]	@ (8008480 <vTaskDelay+0x64>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00b      	beq.n	800844e <vTaskDelay+0x32>
	__asm volatile
 8008436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843a:	f383 8811 	msr	BASEPRI, r3
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	60bb      	str	r3, [r7, #8]
}
 8008448:	bf00      	nop
 800844a:	bf00      	nop
 800844c:	e7fd      	b.n	800844a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800844e:	f000 f89f 	bl	8008590 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008452:	2100      	movs	r1, #0
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fe21 	bl	800909c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800845a:	f000 f8a7 	bl	80085ac <xTaskResumeAll>
 800845e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d107      	bne.n	8008476 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008466:	4b07      	ldr	r3, [pc, #28]	@ (8008484 <vTaskDelay+0x68>)
 8008468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008476:	bf00      	nop
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20000b48 	.word	0x20000b48
 8008484:	e000ed04 	.word	0xe000ed04

08008488 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8008490:	f000 ff9a 	bl	80093c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d102      	bne.n	80084a0 <uxTaskPriorityGet+0x18>
 800849a:	4b07      	ldr	r3, [pc, #28]	@ (80084b8 <uxTaskPriorityGet+0x30>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	e000      	b.n	80084a2 <uxTaskPriorityGet+0x1a>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a8:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 80084aa:	f000 ffbf 	bl	800942c <vPortExitCritical>

		return uxReturn;
 80084ae:	68bb      	ldr	r3, [r7, #8]
	}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3710      	adds	r7, #16
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	2000082c 	.word	0x2000082c

080084bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b08a      	sub	sp, #40	@ 0x28
 80084c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80084c6:	2300      	movs	r3, #0
 80084c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80084ca:	463a      	mov	r2, r7
 80084cc:	1d39      	adds	r1, r7, #4
 80084ce:	f107 0308 	add.w	r3, r7, #8
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7f8 f872 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	68ba      	ldr	r2, [r7, #8]
 80084de:	9202      	str	r2, [sp, #8]
 80084e0:	9301      	str	r3, [sp, #4]
 80084e2:	2300      	movs	r3, #0
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	2300      	movs	r3, #0
 80084e8:	460a      	mov	r2, r1
 80084ea:	4921      	ldr	r1, [pc, #132]	@ (8008570 <vTaskStartScheduler+0xb4>)
 80084ec:	4821      	ldr	r0, [pc, #132]	@ (8008574 <vTaskStartScheduler+0xb8>)
 80084ee:	f7ff fd65 	bl	8007fbc <xTaskCreateStatic>
 80084f2:	4603      	mov	r3, r0
 80084f4:	4a20      	ldr	r2, [pc, #128]	@ (8008578 <vTaskStartScheduler+0xbc>)
 80084f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80084f8:	4b1f      	ldr	r3, [pc, #124]	@ (8008578 <vTaskStartScheduler+0xbc>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d002      	beq.n	8008506 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008500:	2301      	movs	r3, #1
 8008502:	617b      	str	r3, [r7, #20]
 8008504:	e001      	b.n	800850a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008506:	2300      	movs	r3, #0
 8008508:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	2b01      	cmp	r3, #1
 800850e:	d11b      	bne.n	8008548 <vTaskStartScheduler+0x8c>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	613b      	str	r3, [r7, #16]
}
 8008522:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008524:	4b15      	ldr	r3, [pc, #84]	@ (800857c <vTaskStartScheduler+0xc0>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	334c      	adds	r3, #76	@ 0x4c
 800852a:	4a15      	ldr	r2, [pc, #84]	@ (8008580 <vTaskStartScheduler+0xc4>)
 800852c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800852e:	4b15      	ldr	r3, [pc, #84]	@ (8008584 <vTaskStartScheduler+0xc8>)
 8008530:	f04f 32ff 	mov.w	r2, #4294967295
 8008534:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008536:	4b14      	ldr	r3, [pc, #80]	@ (8008588 <vTaskStartScheduler+0xcc>)
 8008538:	2201      	movs	r2, #1
 800853a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800853c:	4b13      	ldr	r3, [pc, #76]	@ (800858c <vTaskStartScheduler+0xd0>)
 800853e:	2200      	movs	r2, #0
 8008540:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008542:	f000 fe9d 	bl	8009280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008546:	e00f      	b.n	8008568 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800854e:	d10b      	bne.n	8008568 <vTaskStartScheduler+0xac>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	60fb      	str	r3, [r7, #12]
}
 8008562:	bf00      	nop
 8008564:	bf00      	nop
 8008566:	e7fd      	b.n	8008564 <vTaskStartScheduler+0xa8>
}
 8008568:	bf00      	nop
 800856a:	3718      	adds	r7, #24
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	0800a430 	.word	0x0800a430
 8008574:	08008b65 	.word	0x08008b65
 8008578:	20000b44 	.word	0x20000b44
 800857c:	2000082c 	.word	0x2000082c
 8008580:	20000070 	.word	0x20000070
 8008584:	20000b40 	.word	0x20000b40
 8008588:	20000b2c 	.word	0x20000b2c
 800858c:	20000b24 	.word	0x20000b24

08008590 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008590:	b480      	push	{r7}
 8008592:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008594:	4b04      	ldr	r3, [pc, #16]	@ (80085a8 <vTaskSuspendAll+0x18>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3301      	adds	r3, #1
 800859a:	4a03      	ldr	r2, [pc, #12]	@ (80085a8 <vTaskSuspendAll+0x18>)
 800859c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800859e:	bf00      	nop
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	20000b48 	.word	0x20000b48

080085ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80085b2:	2300      	movs	r3, #0
 80085b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80085b6:	2300      	movs	r3, #0
 80085b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80085ba:	4b42      	ldr	r3, [pc, #264]	@ (80086c4 <xTaskResumeAll+0x118>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d10b      	bne.n	80085da <xTaskResumeAll+0x2e>
	__asm volatile
 80085c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	603b      	str	r3, [r7, #0]
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop
 80085d8:	e7fd      	b.n	80085d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80085da:	f000 fef5 	bl	80093c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80085de:	4b39      	ldr	r3, [pc, #228]	@ (80086c4 <xTaskResumeAll+0x118>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3b01      	subs	r3, #1
 80085e4:	4a37      	ldr	r2, [pc, #220]	@ (80086c4 <xTaskResumeAll+0x118>)
 80085e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085e8:	4b36      	ldr	r3, [pc, #216]	@ (80086c4 <xTaskResumeAll+0x118>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d161      	bne.n	80086b4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80085f0:	4b35      	ldr	r3, [pc, #212]	@ (80086c8 <xTaskResumeAll+0x11c>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d05d      	beq.n	80086b4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085f8:	e02e      	b.n	8008658 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085fa:	4b34      	ldr	r3, [pc, #208]	@ (80086cc <xTaskResumeAll+0x120>)
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	3318      	adds	r3, #24
 8008606:	4618      	mov	r0, r3
 8008608:	f7fe fefe 	bl	8007408 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3304      	adds	r3, #4
 8008610:	4618      	mov	r0, r3
 8008612:	f7fe fef9 	bl	8007408 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800861a:	2201      	movs	r2, #1
 800861c:	409a      	lsls	r2, r3
 800861e:	4b2c      	ldr	r3, [pc, #176]	@ (80086d0 <xTaskResumeAll+0x124>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4313      	orrs	r3, r2
 8008624:	4a2a      	ldr	r2, [pc, #168]	@ (80086d0 <xTaskResumeAll+0x124>)
 8008626:	6013      	str	r3, [r2, #0]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800862c:	4613      	mov	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4a27      	ldr	r2, [pc, #156]	@ (80086d4 <xTaskResumeAll+0x128>)
 8008636:	441a      	add	r2, r3
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3304      	adds	r3, #4
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	f7fe fe85 	bl	800734e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008648:	4b23      	ldr	r3, [pc, #140]	@ (80086d8 <xTaskResumeAll+0x12c>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800864e:	429a      	cmp	r2, r3
 8008650:	d302      	bcc.n	8008658 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008652:	4b22      	ldr	r3, [pc, #136]	@ (80086dc <xTaskResumeAll+0x130>)
 8008654:	2201      	movs	r2, #1
 8008656:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008658:	4b1c      	ldr	r3, [pc, #112]	@ (80086cc <xTaskResumeAll+0x120>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1cc      	bne.n	80085fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d001      	beq.n	800866a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008666:	f000 fb39 	bl	8008cdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800866a:	4b1d      	ldr	r3, [pc, #116]	@ (80086e0 <xTaskResumeAll+0x134>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d010      	beq.n	8008698 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008676:	f000 f847 	bl	8008708 <xTaskIncrementTick>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d002      	beq.n	8008686 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008680:	4b16      	ldr	r3, [pc, #88]	@ (80086dc <xTaskResumeAll+0x130>)
 8008682:	2201      	movs	r2, #1
 8008684:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	3b01      	subs	r3, #1
 800868a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1f1      	bne.n	8008676 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008692:	4b13      	ldr	r3, [pc, #76]	@ (80086e0 <xTaskResumeAll+0x134>)
 8008694:	2200      	movs	r2, #0
 8008696:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008698:	4b10      	ldr	r3, [pc, #64]	@ (80086dc <xTaskResumeAll+0x130>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d009      	beq.n	80086b4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80086a0:	2301      	movs	r3, #1
 80086a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80086a4:	4b0f      	ldr	r3, [pc, #60]	@ (80086e4 <xTaskResumeAll+0x138>)
 80086a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086aa:	601a      	str	r2, [r3, #0]
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086b4:	f000 feba 	bl	800942c <vPortExitCritical>

	return xAlreadyYielded;
 80086b8:	68bb      	ldr	r3, [r7, #8]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	20000b48 	.word	0x20000b48
 80086c8:	20000b20 	.word	0x20000b20
 80086cc:	20000ae0 	.word	0x20000ae0
 80086d0:	20000b28 	.word	0x20000b28
 80086d4:	20000830 	.word	0x20000830
 80086d8:	2000082c 	.word	0x2000082c
 80086dc:	20000b34 	.word	0x20000b34
 80086e0:	20000b30 	.word	0x20000b30
 80086e4:	e000ed04 	.word	0xe000ed04

080086e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80086ee:	4b05      	ldr	r3, [pc, #20]	@ (8008704 <xTaskGetTickCount+0x1c>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80086f4:	687b      	ldr	r3, [r7, #4]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop
 8008704:	20000b24 	.word	0x20000b24

08008708 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800870e:	2300      	movs	r3, #0
 8008710:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008712:	4b4f      	ldr	r3, [pc, #316]	@ (8008850 <xTaskIncrementTick+0x148>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f040 808f 	bne.w	800883a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800871c:	4b4d      	ldr	r3, [pc, #308]	@ (8008854 <xTaskIncrementTick+0x14c>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3301      	adds	r3, #1
 8008722:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008724:	4a4b      	ldr	r2, [pc, #300]	@ (8008854 <xTaskIncrementTick+0x14c>)
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d121      	bne.n	8008774 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008730:	4b49      	ldr	r3, [pc, #292]	@ (8008858 <xTaskIncrementTick+0x150>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00b      	beq.n	8008752 <xTaskIncrementTick+0x4a>
	__asm volatile
 800873a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873e:	f383 8811 	msr	BASEPRI, r3
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	603b      	str	r3, [r7, #0]
}
 800874c:	bf00      	nop
 800874e:	bf00      	nop
 8008750:	e7fd      	b.n	800874e <xTaskIncrementTick+0x46>
 8008752:	4b41      	ldr	r3, [pc, #260]	@ (8008858 <xTaskIncrementTick+0x150>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	60fb      	str	r3, [r7, #12]
 8008758:	4b40      	ldr	r3, [pc, #256]	@ (800885c <xTaskIncrementTick+0x154>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a3e      	ldr	r2, [pc, #248]	@ (8008858 <xTaskIncrementTick+0x150>)
 800875e:	6013      	str	r3, [r2, #0]
 8008760:	4a3e      	ldr	r2, [pc, #248]	@ (800885c <xTaskIncrementTick+0x154>)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6013      	str	r3, [r2, #0]
 8008766:	4b3e      	ldr	r3, [pc, #248]	@ (8008860 <xTaskIncrementTick+0x158>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3301      	adds	r3, #1
 800876c:	4a3c      	ldr	r2, [pc, #240]	@ (8008860 <xTaskIncrementTick+0x158>)
 800876e:	6013      	str	r3, [r2, #0]
 8008770:	f000 fab4 	bl	8008cdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008774:	4b3b      	ldr	r3, [pc, #236]	@ (8008864 <xTaskIncrementTick+0x15c>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	429a      	cmp	r2, r3
 800877c:	d348      	bcc.n	8008810 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800877e:	4b36      	ldr	r3, [pc, #216]	@ (8008858 <xTaskIncrementTick+0x150>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d104      	bne.n	8008792 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008788:	4b36      	ldr	r3, [pc, #216]	@ (8008864 <xTaskIncrementTick+0x15c>)
 800878a:	f04f 32ff 	mov.w	r2, #4294967295
 800878e:	601a      	str	r2, [r3, #0]
					break;
 8008790:	e03e      	b.n	8008810 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008792:	4b31      	ldr	r3, [pc, #196]	@ (8008858 <xTaskIncrementTick+0x150>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80087a2:	693a      	ldr	r2, [r7, #16]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d203      	bcs.n	80087b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80087aa:	4a2e      	ldr	r2, [pc, #184]	@ (8008864 <xTaskIncrementTick+0x15c>)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80087b0:	e02e      	b.n	8008810 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	3304      	adds	r3, #4
 80087b6:	4618      	mov	r0, r3
 80087b8:	f7fe fe26 	bl	8007408 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d004      	beq.n	80087ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	3318      	adds	r3, #24
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7fe fe1d 	bl	8007408 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d2:	2201      	movs	r2, #1
 80087d4:	409a      	lsls	r2, r3
 80087d6:	4b24      	ldr	r3, [pc, #144]	@ (8008868 <xTaskIncrementTick+0x160>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4313      	orrs	r3, r2
 80087dc:	4a22      	ldr	r2, [pc, #136]	@ (8008868 <xTaskIncrementTick+0x160>)
 80087de:	6013      	str	r3, [r2, #0]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087e4:	4613      	mov	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4413      	add	r3, r2
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	4a1f      	ldr	r2, [pc, #124]	@ (800886c <xTaskIncrementTick+0x164>)
 80087ee:	441a      	add	r2, r3
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	3304      	adds	r3, #4
 80087f4:	4619      	mov	r1, r3
 80087f6:	4610      	mov	r0, r2
 80087f8:	f7fe fda9 	bl	800734e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	4b1b      	ldr	r3, [pc, #108]	@ (8008870 <xTaskIncrementTick+0x168>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008806:	429a      	cmp	r2, r3
 8008808:	d3b9      	bcc.n	800877e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800880a:	2301      	movs	r3, #1
 800880c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800880e:	e7b6      	b.n	800877e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008810:	4b17      	ldr	r3, [pc, #92]	@ (8008870 <xTaskIncrementTick+0x168>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008816:	4915      	ldr	r1, [pc, #84]	@ (800886c <xTaskIncrementTick+0x164>)
 8008818:	4613      	mov	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4413      	add	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d901      	bls.n	800882c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008828:	2301      	movs	r3, #1
 800882a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800882c:	4b11      	ldr	r3, [pc, #68]	@ (8008874 <xTaskIncrementTick+0x16c>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d007      	beq.n	8008844 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008834:	2301      	movs	r3, #1
 8008836:	617b      	str	r3, [r7, #20]
 8008838:	e004      	b.n	8008844 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800883a:	4b0f      	ldr	r3, [pc, #60]	@ (8008878 <xTaskIncrementTick+0x170>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3301      	adds	r3, #1
 8008840:	4a0d      	ldr	r2, [pc, #52]	@ (8008878 <xTaskIncrementTick+0x170>)
 8008842:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008844:	697b      	ldr	r3, [r7, #20]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3718      	adds	r7, #24
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000b48 	.word	0x20000b48
 8008854:	20000b24 	.word	0x20000b24
 8008858:	20000ad8 	.word	0x20000ad8
 800885c:	20000adc 	.word	0x20000adc
 8008860:	20000b38 	.word	0x20000b38
 8008864:	20000b40 	.word	0x20000b40
 8008868:	20000b28 	.word	0x20000b28
 800886c:	20000830 	.word	0x20000830
 8008870:	2000082c 	.word	0x2000082c
 8008874:	20000b34 	.word	0x20000b34
 8008878:	20000b30 	.word	0x20000b30

0800887c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008882:	4b2a      	ldr	r3, [pc, #168]	@ (800892c <vTaskSwitchContext+0xb0>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800888a:	4b29      	ldr	r3, [pc, #164]	@ (8008930 <vTaskSwitchContext+0xb4>)
 800888c:	2201      	movs	r2, #1
 800888e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008890:	e045      	b.n	800891e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008892:	4b27      	ldr	r3, [pc, #156]	@ (8008930 <vTaskSwitchContext+0xb4>)
 8008894:	2200      	movs	r2, #0
 8008896:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008898:	4b26      	ldr	r3, [pc, #152]	@ (8008934 <vTaskSwitchContext+0xb8>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	fab3 f383 	clz	r3, r3
 80088a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80088a6:	7afb      	ldrb	r3, [r7, #11]
 80088a8:	f1c3 031f 	rsb	r3, r3, #31
 80088ac:	617b      	str	r3, [r7, #20]
 80088ae:	4922      	ldr	r1, [pc, #136]	@ (8008938 <vTaskSwitchContext+0xbc>)
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10b      	bne.n	80088da <vTaskSwitchContext+0x5e>
	__asm volatile
 80088c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	607b      	str	r3, [r7, #4]
}
 80088d4:	bf00      	nop
 80088d6:	bf00      	nop
 80088d8:	e7fd      	b.n	80088d6 <vTaskSwitchContext+0x5a>
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	4613      	mov	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4413      	add	r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4a14      	ldr	r2, [pc, #80]	@ (8008938 <vTaskSwitchContext+0xbc>)
 80088e6:	4413      	add	r3, r2
 80088e8:	613b      	str	r3, [r7, #16]
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	605a      	str	r2, [r3, #4]
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	685a      	ldr	r2, [r3, #4]
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	3308      	adds	r3, #8
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d104      	bne.n	800890a <vTaskSwitchContext+0x8e>
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	605a      	str	r2, [r3, #4]
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	4a0a      	ldr	r2, [pc, #40]	@ (800893c <vTaskSwitchContext+0xc0>)
 8008912:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008914:	4b09      	ldr	r3, [pc, #36]	@ (800893c <vTaskSwitchContext+0xc0>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	334c      	adds	r3, #76	@ 0x4c
 800891a:	4a09      	ldr	r2, [pc, #36]	@ (8008940 <vTaskSwitchContext+0xc4>)
 800891c:	6013      	str	r3, [r2, #0]
}
 800891e:	bf00      	nop
 8008920:	371c      	adds	r7, #28
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr
 800892a:	bf00      	nop
 800892c:	20000b48 	.word	0x20000b48
 8008930:	20000b34 	.word	0x20000b34
 8008934:	20000b28 	.word	0x20000b28
 8008938:	20000830 	.word	0x20000830
 800893c:	2000082c 	.word	0x2000082c
 8008940:	20000070 	.word	0x20000070

08008944 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10b      	bne.n	800896c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	60fb      	str	r3, [r7, #12]
}
 8008966:	bf00      	nop
 8008968:	bf00      	nop
 800896a:	e7fd      	b.n	8008968 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800896c:	4b07      	ldr	r3, [pc, #28]	@ (800898c <vTaskPlaceOnEventList+0x48>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	3318      	adds	r3, #24
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7fe fd0e 	bl	8007396 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800897a:	2101      	movs	r1, #1
 800897c:	6838      	ldr	r0, [r7, #0]
 800897e:	f000 fb8d 	bl	800909c <prvAddCurrentTaskToDelayedList>
}
 8008982:	bf00      	nop
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	2000082c 	.word	0x2000082c

08008990 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d10b      	bne.n	80089be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	60fb      	str	r3, [r7, #12]
}
 80089b8:	bf00      	nop
 80089ba:	bf00      	nop
 80089bc:	e7fd      	b.n	80089ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	3318      	adds	r3, #24
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fe fd20 	bl	8007408 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008a40 <xTaskRemoveFromEventList+0xb0>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d11c      	bne.n	8008a0a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	3304      	adds	r3, #4
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7fe fd17 	bl	8007408 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089de:	2201      	movs	r2, #1
 80089e0:	409a      	lsls	r2, r3
 80089e2:	4b18      	ldr	r3, [pc, #96]	@ (8008a44 <xTaskRemoveFromEventList+0xb4>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	4a16      	ldr	r2, [pc, #88]	@ (8008a44 <xTaskRemoveFromEventList+0xb4>)
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f0:	4613      	mov	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4413      	add	r3, r2
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	4a13      	ldr	r2, [pc, #76]	@ (8008a48 <xTaskRemoveFromEventList+0xb8>)
 80089fa:	441a      	add	r2, r3
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	3304      	adds	r3, #4
 8008a00:	4619      	mov	r1, r3
 8008a02:	4610      	mov	r0, r2
 8008a04:	f7fe fca3 	bl	800734e <vListInsertEnd>
 8008a08:	e005      	b.n	8008a16 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	3318      	adds	r3, #24
 8008a0e:	4619      	mov	r1, r3
 8008a10:	480e      	ldr	r0, [pc, #56]	@ (8008a4c <xTaskRemoveFromEventList+0xbc>)
 8008a12:	f7fe fc9c 	bl	800734e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a50 <xTaskRemoveFromEventList+0xc0>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d905      	bls.n	8008a30 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a24:	2301      	movs	r3, #1
 8008a26:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a28:	4b0a      	ldr	r3, [pc, #40]	@ (8008a54 <xTaskRemoveFromEventList+0xc4>)
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e001      	b.n	8008a34 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008a30:	2300      	movs	r3, #0
 8008a32:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a34:	697b      	ldr	r3, [r7, #20]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3718      	adds	r7, #24
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	20000b48 	.word	0x20000b48
 8008a44:	20000b28 	.word	0x20000b28
 8008a48:	20000830 	.word	0x20000830
 8008a4c:	20000ae0 	.word	0x20000ae0
 8008a50:	2000082c 	.word	0x2000082c
 8008a54:	20000b34 	.word	0x20000b34

08008a58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a60:	4b06      	ldr	r3, [pc, #24]	@ (8008a7c <vTaskInternalSetTimeOutState+0x24>)
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <vTaskInternalSetTimeOutState+0x28>)
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	605a      	str	r2, [r3, #4]
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr
 8008a7c:	20000b38 	.word	0x20000b38
 8008a80:	20000b24 	.word	0x20000b24

08008a84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b088      	sub	sp, #32
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10b      	bne.n	8008aac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	613b      	str	r3, [r7, #16]
}
 8008aa6:	bf00      	nop
 8008aa8:	bf00      	nop
 8008aaa:	e7fd      	b.n	8008aa8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10b      	bne.n	8008aca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab6:	f383 8811 	msr	BASEPRI, r3
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	60fb      	str	r3, [r7, #12]
}
 8008ac4:	bf00      	nop
 8008ac6:	bf00      	nop
 8008ac8:	e7fd      	b.n	8008ac6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008aca:	f000 fc7d 	bl	80093c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ace:	4b1d      	ldr	r3, [pc, #116]	@ (8008b44 <xTaskCheckForTimeOut+0xc0>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae6:	d102      	bne.n	8008aee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	61fb      	str	r3, [r7, #28]
 8008aec:	e023      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	4b15      	ldr	r3, [pc, #84]	@ (8008b48 <xTaskCheckForTimeOut+0xc4>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d007      	beq.n	8008b0a <xTaskCheckForTimeOut+0x86>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d302      	bcc.n	8008b0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b04:	2301      	movs	r3, #1
 8008b06:	61fb      	str	r3, [r7, #28]
 8008b08:	e015      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d20b      	bcs.n	8008b2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	1ad2      	subs	r2, r2, r3
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f7ff ff99 	bl	8008a58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b26:	2300      	movs	r3, #0
 8008b28:	61fb      	str	r3, [r7, #28]
 8008b2a:	e004      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b32:	2301      	movs	r3, #1
 8008b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b36:	f000 fc79 	bl	800942c <vPortExitCritical>

	return xReturn;
 8008b3a:	69fb      	ldr	r3, [r7, #28]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3720      	adds	r7, #32
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20000b24 	.word	0x20000b24
 8008b48:	20000b38 	.word	0x20000b38

08008b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b50:	4b03      	ldr	r3, [pc, #12]	@ (8008b60 <vTaskMissedYield+0x14>)
 8008b52:	2201      	movs	r2, #1
 8008b54:	601a      	str	r2, [r3, #0]
}
 8008b56:	bf00      	nop
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	20000b34 	.word	0x20000b34

08008b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b6c:	f000 f852 	bl	8008c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b70:	4b06      	ldr	r3, [pc, #24]	@ (8008b8c <prvIdleTask+0x28>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d9f9      	bls.n	8008b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b78:	4b05      	ldr	r3, [pc, #20]	@ (8008b90 <prvIdleTask+0x2c>)
 8008b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b7e:	601a      	str	r2, [r3, #0]
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008b88:	e7f0      	b.n	8008b6c <prvIdleTask+0x8>
 8008b8a:	bf00      	nop
 8008b8c:	20000830 	.word	0x20000830
 8008b90:	e000ed04 	.word	0xe000ed04

08008b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	607b      	str	r3, [r7, #4]
 8008b9e:	e00c      	b.n	8008bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4a12      	ldr	r2, [pc, #72]	@ (8008bf4 <prvInitialiseTaskLists+0x60>)
 8008bac:	4413      	add	r3, r2
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7fe fba0 	bl	80072f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	607b      	str	r3, [r7, #4]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b1f      	cmp	r3, #31
 8008bbe:	d9ef      	bls.n	8008ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008bc0:	480d      	ldr	r0, [pc, #52]	@ (8008bf8 <prvInitialiseTaskLists+0x64>)
 8008bc2:	f7fe fb97 	bl	80072f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bc6:	480d      	ldr	r0, [pc, #52]	@ (8008bfc <prvInitialiseTaskLists+0x68>)
 8008bc8:	f7fe fb94 	bl	80072f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008bcc:	480c      	ldr	r0, [pc, #48]	@ (8008c00 <prvInitialiseTaskLists+0x6c>)
 8008bce:	f7fe fb91 	bl	80072f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008bd2:	480c      	ldr	r0, [pc, #48]	@ (8008c04 <prvInitialiseTaskLists+0x70>)
 8008bd4:	f7fe fb8e 	bl	80072f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008bd8:	480b      	ldr	r0, [pc, #44]	@ (8008c08 <prvInitialiseTaskLists+0x74>)
 8008bda:	f7fe fb8b 	bl	80072f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008bde:	4b0b      	ldr	r3, [pc, #44]	@ (8008c0c <prvInitialiseTaskLists+0x78>)
 8008be0:	4a05      	ldr	r2, [pc, #20]	@ (8008bf8 <prvInitialiseTaskLists+0x64>)
 8008be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008be4:	4b0a      	ldr	r3, [pc, #40]	@ (8008c10 <prvInitialiseTaskLists+0x7c>)
 8008be6:	4a05      	ldr	r2, [pc, #20]	@ (8008bfc <prvInitialiseTaskLists+0x68>)
 8008be8:	601a      	str	r2, [r3, #0]
}
 8008bea:	bf00      	nop
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	20000830 	.word	0x20000830
 8008bf8:	20000ab0 	.word	0x20000ab0
 8008bfc:	20000ac4 	.word	0x20000ac4
 8008c00:	20000ae0 	.word	0x20000ae0
 8008c04:	20000af4 	.word	0x20000af4
 8008c08:	20000b0c 	.word	0x20000b0c
 8008c0c:	20000ad8 	.word	0x20000ad8
 8008c10:	20000adc 	.word	0x20000adc

08008c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c1a:	e019      	b.n	8008c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c1c:	f000 fbd4 	bl	80093c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c20:	4b10      	ldr	r3, [pc, #64]	@ (8008c64 <prvCheckTasksWaitingTermination+0x50>)
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f7fe fbeb 	bl	8007408 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c32:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <prvCheckTasksWaitingTermination+0x54>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	4a0b      	ldr	r2, [pc, #44]	@ (8008c68 <prvCheckTasksWaitingTermination+0x54>)
 8008c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	3b01      	subs	r3, #1
 8008c42:	4a0a      	ldr	r2, [pc, #40]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c46:	f000 fbf1 	bl	800942c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f810 	bl	8008c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c50:	4b06      	ldr	r3, [pc, #24]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1e1      	bne.n	8008c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c58:	bf00      	nop
 8008c5a:	bf00      	nop
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	20000af4 	.word	0x20000af4
 8008c68:	20000b20 	.word	0x20000b20
 8008c6c:	20000b08 	.word	0x20000b08

08008c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	334c      	adds	r3, #76	@ 0x4c
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 fedd 	bl	8009a3c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d108      	bne.n	8008c9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 fd89 	bl	80097a8 <vPortFree>
				vPortFree( pxTCB );
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fd86 	bl	80097a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008c9c:	e019      	b.n	8008cd2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d103      	bne.n	8008cb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fd7d 	bl	80097a8 <vPortFree>
	}
 8008cae:	e010      	b.n	8008cd2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d00b      	beq.n	8008cd2 <prvDeleteTCB+0x62>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	60fb      	str	r3, [r7, #12]
}
 8008ccc:	bf00      	nop
 8008cce:	bf00      	nop
 8008cd0:	e7fd      	b.n	8008cce <prvDeleteTCB+0x5e>
	}
 8008cd2:	bf00      	nop
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8008d14 <prvResetNextTaskUnblockTime+0x38>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d104      	bne.n	8008cf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008cec:	4b0a      	ldr	r3, [pc, #40]	@ (8008d18 <prvResetNextTaskUnblockTime+0x3c>)
 8008cee:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008cf4:	e008      	b.n	8008d08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cf6:	4b07      	ldr	r3, [pc, #28]	@ (8008d14 <prvResetNextTaskUnblockTime+0x38>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	4a04      	ldr	r2, [pc, #16]	@ (8008d18 <prvResetNextTaskUnblockTime+0x3c>)
 8008d06:	6013      	str	r3, [r2, #0]
}
 8008d08:	bf00      	nop
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr
 8008d14:	20000ad8 	.word	0x20000ad8
 8008d18:	20000b40 	.word	0x20000b40

08008d1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d22:	4b0b      	ldr	r3, [pc, #44]	@ (8008d50 <xTaskGetSchedulerState+0x34>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	607b      	str	r3, [r7, #4]
 8008d2e:	e008      	b.n	8008d42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d30:	4b08      	ldr	r3, [pc, #32]	@ (8008d54 <xTaskGetSchedulerState+0x38>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d102      	bne.n	8008d3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d38:	2302      	movs	r3, #2
 8008d3a:	607b      	str	r3, [r7, #4]
 8008d3c:	e001      	b.n	8008d42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d42:	687b      	ldr	r3, [r7, #4]
	}
 8008d44:	4618      	mov	r0, r3
 8008d46:	370c      	adds	r7, #12
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	20000b2c 	.word	0x20000b2c
 8008d54:	20000b48 	.word	0x20000b48

08008d58 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008d64:	2300      	movs	r3, #0
 8008d66:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d05e      	beq.n	8008e2c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d72:	4b31      	ldr	r3, [pc, #196]	@ (8008e38 <xTaskPriorityInherit+0xe0>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d24e      	bcs.n	8008e1a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	699b      	ldr	r3, [r3, #24]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	db06      	blt.n	8008d92 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d84:	4b2c      	ldr	r3, [pc, #176]	@ (8008e38 <xTaskPriorityInherit+0xe0>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8a:	f1c3 0220 	rsb	r2, r3, #32
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	6959      	ldr	r1, [r3, #20]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9a:	4613      	mov	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	4413      	add	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4a26      	ldr	r2, [pc, #152]	@ (8008e3c <xTaskPriorityInherit+0xe4>)
 8008da4:	4413      	add	r3, r2
 8008da6:	4299      	cmp	r1, r3
 8008da8:	d12f      	bne.n	8008e0a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	3304      	adds	r3, #4
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe fb2a 	bl	8007408 <uxListRemove>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10a      	bne.n	8008dd0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc4:	43da      	mvns	r2, r3
 8008dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8008e40 <xTaskPriorityInherit+0xe8>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4013      	ands	r3, r2
 8008dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8008e40 <xTaskPriorityInherit+0xe8>)
 8008dce:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008dd0:	4b19      	ldr	r3, [pc, #100]	@ (8008e38 <xTaskPriorityInherit+0xe0>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dde:	2201      	movs	r2, #1
 8008de0:	409a      	lsls	r2, r3
 8008de2:	4b17      	ldr	r3, [pc, #92]	@ (8008e40 <xTaskPriorityInherit+0xe8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	4a15      	ldr	r2, [pc, #84]	@ (8008e40 <xTaskPriorityInherit+0xe8>)
 8008dea:	6013      	str	r3, [r2, #0]
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df0:	4613      	mov	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	4a10      	ldr	r2, [pc, #64]	@ (8008e3c <xTaskPriorityInherit+0xe4>)
 8008dfa:	441a      	add	r2, r3
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	3304      	adds	r3, #4
 8008e00:	4619      	mov	r1, r3
 8008e02:	4610      	mov	r0, r2
 8008e04:	f7fe faa3 	bl	800734e <vListInsertEnd>
 8008e08:	e004      	b.n	8008e14 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e38 <xTaskPriorityInherit+0xe0>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008e14:	2301      	movs	r3, #1
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	e008      	b.n	8008e2c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e1e:	4b06      	ldr	r3, [pc, #24]	@ (8008e38 <xTaskPriorityInherit+0xe0>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d201      	bcs.n	8008e2c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
	}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	2000082c 	.word	0x2000082c
 8008e3c:	20000830 	.word	0x20000830
 8008e40:	20000b28 	.word	0x20000b28

08008e44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b086      	sub	sp, #24
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008e50:	2300      	movs	r3, #0
 8008e52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d070      	beq.n	8008f3c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8008f48 <xTaskPriorityDisinherit+0x104>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d00b      	beq.n	8008e7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	60fb      	str	r3, [r7, #12]
}
 8008e76:	bf00      	nop
 8008e78:	bf00      	nop
 8008e7a:	e7fd      	b.n	8008e78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d10b      	bne.n	8008e9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	60bb      	str	r3, [r7, #8]
}
 8008e96:	bf00      	nop
 8008e98:	bf00      	nop
 8008e9a:	e7fd      	b.n	8008e98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ea0:	1e5a      	subs	r2, r3, #1
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d044      	beq.n	8008f3c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d140      	bne.n	8008f3c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	3304      	adds	r3, #4
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7fe faa2 	bl	8007408 <uxListRemove>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d115      	bne.n	8008ef6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ece:	491f      	ldr	r1, [pc, #124]	@ (8008f4c <xTaskPriorityDisinherit+0x108>)
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	4413      	add	r3, r2
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	440b      	add	r3, r1
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d10a      	bne.n	8008ef6 <xTaskPriorityDisinherit+0xb2>
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eea:	43da      	mvns	r2, r3
 8008eec:	4b18      	ldr	r3, [pc, #96]	@ (8008f50 <xTaskPriorityDisinherit+0x10c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	4a17      	ldr	r2, [pc, #92]	@ (8008f50 <xTaskPriorityDisinherit+0x10c>)
 8008ef4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f02:	f1c3 0220 	rsb	r2, r3, #32
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0e:	2201      	movs	r2, #1
 8008f10:	409a      	lsls	r2, r3
 8008f12:	4b0f      	ldr	r3, [pc, #60]	@ (8008f50 <xTaskPriorityDisinherit+0x10c>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	4a0d      	ldr	r2, [pc, #52]	@ (8008f50 <xTaskPriorityDisinherit+0x10c>)
 8008f1a:	6013      	str	r3, [r2, #0]
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f20:	4613      	mov	r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4413      	add	r3, r2
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	4a08      	ldr	r2, [pc, #32]	@ (8008f4c <xTaskPriorityDisinherit+0x108>)
 8008f2a:	441a      	add	r2, r3
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	3304      	adds	r3, #4
 8008f30:	4619      	mov	r1, r3
 8008f32:	4610      	mov	r0, r2
 8008f34:	f7fe fa0b 	bl	800734e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f3c:	697b      	ldr	r3, [r7, #20]
	}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3718      	adds	r7, #24
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	bf00      	nop
 8008f48:	2000082c 	.word	0x2000082c
 8008f4c:	20000830 	.word	0x20000830
 8008f50:	20000b28 	.word	0x20000b28

08008f54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b088      	sub	sp, #32
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008f62:	2301      	movs	r3, #1
 8008f64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d079      	beq.n	8009060 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10b      	bne.n	8008f8c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f78:	f383 8811 	msr	BASEPRI, r3
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	60fb      	str	r3, [r7, #12]
}
 8008f86:	bf00      	nop
 8008f88:	bf00      	nop
 8008f8a:	e7fd      	b.n	8008f88 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d902      	bls.n	8008f9c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	61fb      	str	r3, [r7, #28]
 8008f9a:	e002      	b.n	8008fa2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008f9c:	69bb      	ldr	r3, [r7, #24]
 8008f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fa0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa6:	69fa      	ldr	r2, [r7, #28]
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d059      	beq.n	8009060 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d154      	bne.n	8009060 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008fb6:	4b2c      	ldr	r3, [pc, #176]	@ (8009068 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	69ba      	ldr	r2, [r7, #24]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d10b      	bne.n	8008fd8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	60bb      	str	r3, [r7, #8]
}
 8008fd2:	bf00      	nop
 8008fd4:	bf00      	nop
 8008fd6:	e7fd      	b.n	8008fd4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fdc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	69fa      	ldr	r2, [r7, #28]
 8008fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	db04      	blt.n	8008ff6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	f1c3 0220 	rsb	r2, r3, #32
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	6959      	ldr	r1, [r3, #20]
 8008ffa:	693a      	ldr	r2, [r7, #16]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	4413      	add	r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	4a19      	ldr	r2, [pc, #100]	@ (800906c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009006:	4413      	add	r3, r2
 8009008:	4299      	cmp	r1, r3
 800900a:	d129      	bne.n	8009060 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	3304      	adds	r3, #4
 8009010:	4618      	mov	r0, r3
 8009012:	f7fe f9f9 	bl	8007408 <uxListRemove>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10a      	bne.n	8009032 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	2201      	movs	r2, #1
 8009022:	fa02 f303 	lsl.w	r3, r2, r3
 8009026:	43da      	mvns	r2, r3
 8009028:	4b11      	ldr	r3, [pc, #68]	@ (8009070 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4013      	ands	r3, r2
 800902e:	4a10      	ldr	r2, [pc, #64]	@ (8009070 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009030:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009036:	2201      	movs	r2, #1
 8009038:	409a      	lsls	r2, r3
 800903a:	4b0d      	ldr	r3, [pc, #52]	@ (8009070 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4313      	orrs	r3, r2
 8009040:	4a0b      	ldr	r2, [pc, #44]	@ (8009070 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009042:	6013      	str	r3, [r2, #0]
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009048:	4613      	mov	r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	4413      	add	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4a06      	ldr	r2, [pc, #24]	@ (800906c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009052:	441a      	add	r2, r3
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	3304      	adds	r3, #4
 8009058:	4619      	mov	r1, r3
 800905a:	4610      	mov	r0, r2
 800905c:	f7fe f977 	bl	800734e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009060:	bf00      	nop
 8009062:	3720      	adds	r7, #32
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	2000082c 	.word	0x2000082c
 800906c:	20000830 	.word	0x20000830
 8009070:	20000b28 	.word	0x20000b28

08009074 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009074:	b480      	push	{r7}
 8009076:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009078:	4b07      	ldr	r3, [pc, #28]	@ (8009098 <pvTaskIncrementMutexHeldCount+0x24>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d004      	beq.n	800908a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009080:	4b05      	ldr	r3, [pc, #20]	@ (8009098 <pvTaskIncrementMutexHeldCount+0x24>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009086:	3201      	adds	r2, #1
 8009088:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800908a:	4b03      	ldr	r3, [pc, #12]	@ (8009098 <pvTaskIncrementMutexHeldCount+0x24>)
 800908c:	681b      	ldr	r3, [r3, #0]
	}
 800908e:	4618      	mov	r0, r3
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr
 8009098:	2000082c 	.word	0x2000082c

0800909c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80090a6:	4b29      	ldr	r3, [pc, #164]	@ (800914c <prvAddCurrentTaskToDelayedList+0xb0>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090ac:	4b28      	ldr	r3, [pc, #160]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	3304      	adds	r3, #4
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fe f9a8 	bl	8007408 <uxListRemove>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10b      	bne.n	80090d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80090be:	4b24      	ldr	r3, [pc, #144]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c4:	2201      	movs	r2, #1
 80090c6:	fa02 f303 	lsl.w	r3, r2, r3
 80090ca:	43da      	mvns	r2, r3
 80090cc:	4b21      	ldr	r3, [pc, #132]	@ (8009154 <prvAddCurrentTaskToDelayedList+0xb8>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4013      	ands	r3, r2
 80090d2:	4a20      	ldr	r2, [pc, #128]	@ (8009154 <prvAddCurrentTaskToDelayedList+0xb8>)
 80090d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090dc:	d10a      	bne.n	80090f4 <prvAddCurrentTaskToDelayedList+0x58>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d007      	beq.n	80090f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	3304      	adds	r3, #4
 80090ea:	4619      	mov	r1, r3
 80090ec:	481a      	ldr	r0, [pc, #104]	@ (8009158 <prvAddCurrentTaskToDelayedList+0xbc>)
 80090ee:	f7fe f92e 	bl	800734e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090f2:	e026      	b.n	8009142 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4413      	add	r3, r2
 80090fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090fc:	4b14      	ldr	r3, [pc, #80]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	68ba      	ldr	r2, [r7, #8]
 8009102:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009104:	68ba      	ldr	r2, [r7, #8]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	429a      	cmp	r2, r3
 800910a:	d209      	bcs.n	8009120 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800910c:	4b13      	ldr	r3, [pc, #76]	@ (800915c <prvAddCurrentTaskToDelayedList+0xc0>)
 800910e:	681a      	ldr	r2, [r3, #0]
 8009110:	4b0f      	ldr	r3, [pc, #60]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3304      	adds	r3, #4
 8009116:	4619      	mov	r1, r3
 8009118:	4610      	mov	r0, r2
 800911a:	f7fe f93c 	bl	8007396 <vListInsert>
}
 800911e:	e010      	b.n	8009142 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009120:	4b0f      	ldr	r3, [pc, #60]	@ (8009160 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	4b0a      	ldr	r3, [pc, #40]	@ (8009150 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	3304      	adds	r3, #4
 800912a:	4619      	mov	r1, r3
 800912c:	4610      	mov	r0, r2
 800912e:	f7fe f932 	bl	8007396 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009132:	4b0c      	ldr	r3, [pc, #48]	@ (8009164 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	429a      	cmp	r2, r3
 800913a:	d202      	bcs.n	8009142 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800913c:	4a09      	ldr	r2, [pc, #36]	@ (8009164 <prvAddCurrentTaskToDelayedList+0xc8>)
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	6013      	str	r3, [r2, #0]
}
 8009142:	bf00      	nop
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	20000b24 	.word	0x20000b24
 8009150:	2000082c 	.word	0x2000082c
 8009154:	20000b28 	.word	0x20000b28
 8009158:	20000b0c 	.word	0x20000b0c
 800915c:	20000adc 	.word	0x20000adc
 8009160:	20000ad8 	.word	0x20000ad8
 8009164:	20000b40 	.word	0x20000b40

08009168 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3b04      	subs	r3, #4
 8009178:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009180:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	3b04      	subs	r3, #4
 8009186:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	f023 0201 	bic.w	r2, r3, #1
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	3b04      	subs	r3, #4
 8009196:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009198:	4a0c      	ldr	r2, [pc, #48]	@ (80091cc <pxPortInitialiseStack+0x64>)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	3b14      	subs	r3, #20
 80091a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	3b04      	subs	r3, #4
 80091ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f06f 0202 	mvn.w	r2, #2
 80091b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	3b20      	subs	r3, #32
 80091bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091be:	68fb      	ldr	r3, [r7, #12]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3714      	adds	r7, #20
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr
 80091cc:	080091d1 	.word	0x080091d1

080091d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091d6:	2300      	movs	r3, #0
 80091d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091da:	4b13      	ldr	r3, [pc, #76]	@ (8009228 <prvTaskExitError+0x58>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e2:	d00b      	beq.n	80091fc <prvTaskExitError+0x2c>
	__asm volatile
 80091e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e8:	f383 8811 	msr	BASEPRI, r3
 80091ec:	f3bf 8f6f 	isb	sy
 80091f0:	f3bf 8f4f 	dsb	sy
 80091f4:	60fb      	str	r3, [r7, #12]
}
 80091f6:	bf00      	nop
 80091f8:	bf00      	nop
 80091fa:	e7fd      	b.n	80091f8 <prvTaskExitError+0x28>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60bb      	str	r3, [r7, #8]
}
 800920e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009210:	bf00      	nop
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0fc      	beq.n	8009212 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009218:	bf00      	nop
 800921a:	bf00      	nop
 800921c:	3714      	adds	r7, #20
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	2000006c 	.word	0x2000006c
 800922c:	00000000 	.word	0x00000000

08009230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009230:	4b07      	ldr	r3, [pc, #28]	@ (8009250 <pxCurrentTCBConst2>)
 8009232:	6819      	ldr	r1, [r3, #0]
 8009234:	6808      	ldr	r0, [r1, #0]
 8009236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923a:	f380 8809 	msr	PSP, r0
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f04f 0000 	mov.w	r0, #0
 8009246:	f380 8811 	msr	BASEPRI, r0
 800924a:	4770      	bx	lr
 800924c:	f3af 8000 	nop.w

08009250 <pxCurrentTCBConst2>:
 8009250:	2000082c 	.word	0x2000082c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009254:	bf00      	nop
 8009256:	bf00      	nop

08009258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009258:	4808      	ldr	r0, [pc, #32]	@ (800927c <prvPortStartFirstTask+0x24>)
 800925a:	6800      	ldr	r0, [r0, #0]
 800925c:	6800      	ldr	r0, [r0, #0]
 800925e:	f380 8808 	msr	MSP, r0
 8009262:	f04f 0000 	mov.w	r0, #0
 8009266:	f380 8814 	msr	CONTROL, r0
 800926a:	b662      	cpsie	i
 800926c:	b661      	cpsie	f
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	df00      	svc	0
 8009278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800927a:	bf00      	nop
 800927c:	e000ed08 	.word	0xe000ed08

08009280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009286:	4b47      	ldr	r3, [pc, #284]	@ (80093a4 <xPortStartScheduler+0x124>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a47      	ldr	r2, [pc, #284]	@ (80093a8 <xPortStartScheduler+0x128>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d10b      	bne.n	80092a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	60fb      	str	r3, [r7, #12]
}
 80092a2:	bf00      	nop
 80092a4:	bf00      	nop
 80092a6:	e7fd      	b.n	80092a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80092a8:	4b3e      	ldr	r3, [pc, #248]	@ (80093a4 <xPortStartScheduler+0x124>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a3f      	ldr	r2, [pc, #252]	@ (80093ac <xPortStartScheduler+0x12c>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d10b      	bne.n	80092ca <xPortStartScheduler+0x4a>
	__asm volatile
 80092b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b6:	f383 8811 	msr	BASEPRI, r3
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	613b      	str	r3, [r7, #16]
}
 80092c4:	bf00      	nop
 80092c6:	bf00      	nop
 80092c8:	e7fd      	b.n	80092c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092ca:	4b39      	ldr	r3, [pc, #228]	@ (80093b0 <xPortStartScheduler+0x130>)
 80092cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	22ff      	movs	r2, #255	@ 0xff
 80092da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092e4:	78fb      	ldrb	r3, [r7, #3]
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80092ec:	b2da      	uxtb	r2, r3
 80092ee:	4b31      	ldr	r3, [pc, #196]	@ (80093b4 <xPortStartScheduler+0x134>)
 80092f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092f2:	4b31      	ldr	r3, [pc, #196]	@ (80093b8 <xPortStartScheduler+0x138>)
 80092f4:	2207      	movs	r2, #7
 80092f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092f8:	e009      	b.n	800930e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80092fa:	4b2f      	ldr	r3, [pc, #188]	@ (80093b8 <xPortStartScheduler+0x138>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3b01      	subs	r3, #1
 8009300:	4a2d      	ldr	r2, [pc, #180]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009302:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009304:	78fb      	ldrb	r3, [r7, #3]
 8009306:	b2db      	uxtb	r3, r3
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800930e:	78fb      	ldrb	r3, [r7, #3]
 8009310:	b2db      	uxtb	r3, r3
 8009312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009316:	2b80      	cmp	r3, #128	@ 0x80
 8009318:	d0ef      	beq.n	80092fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800931a:	4b27      	ldr	r3, [pc, #156]	@ (80093b8 <xPortStartScheduler+0x138>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f1c3 0307 	rsb	r3, r3, #7
 8009322:	2b04      	cmp	r3, #4
 8009324:	d00b      	beq.n	800933e <xPortStartScheduler+0xbe>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	60bb      	str	r3, [r7, #8]
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	e7fd      	b.n	800933a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800933e:	4b1e      	ldr	r3, [pc, #120]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	021b      	lsls	r3, r3, #8
 8009344:	4a1c      	ldr	r2, [pc, #112]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009346:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009348:	4b1b      	ldr	r3, [pc, #108]	@ (80093b8 <xPortStartScheduler+0x138>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009350:	4a19      	ldr	r2, [pc, #100]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009352:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	b2da      	uxtb	r2, r3
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800935c:	4b17      	ldr	r3, [pc, #92]	@ (80093bc <xPortStartScheduler+0x13c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a16      	ldr	r2, [pc, #88]	@ (80093bc <xPortStartScheduler+0x13c>)
 8009362:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009366:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009368:	4b14      	ldr	r3, [pc, #80]	@ (80093bc <xPortStartScheduler+0x13c>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a13      	ldr	r2, [pc, #76]	@ (80093bc <xPortStartScheduler+0x13c>)
 800936e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009372:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009374:	f000 f8da 	bl	800952c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009378:	4b11      	ldr	r3, [pc, #68]	@ (80093c0 <xPortStartScheduler+0x140>)
 800937a:	2200      	movs	r2, #0
 800937c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800937e:	f000 f8f9 	bl	8009574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009382:	4b10      	ldr	r3, [pc, #64]	@ (80093c4 <xPortStartScheduler+0x144>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a0f      	ldr	r2, [pc, #60]	@ (80093c4 <xPortStartScheduler+0x144>)
 8009388:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800938c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800938e:	f7ff ff63 	bl	8009258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009392:	f7ff fa73 	bl	800887c <vTaskSwitchContext>
	prvTaskExitError();
 8009396:	f7ff ff1b 	bl	80091d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3718      	adds	r7, #24
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	e000ed00 	.word	0xe000ed00
 80093a8:	410fc271 	.word	0x410fc271
 80093ac:	410fc270 	.word	0x410fc270
 80093b0:	e000e400 	.word	0xe000e400
 80093b4:	20000b4c 	.word	0x20000b4c
 80093b8:	20000b50 	.word	0x20000b50
 80093bc:	e000ed20 	.word	0xe000ed20
 80093c0:	2000006c 	.word	0x2000006c
 80093c4:	e000ef34 	.word	0xe000ef34

080093c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	607b      	str	r3, [r7, #4]
}
 80093e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093e2:	4b10      	ldr	r3, [pc, #64]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	3301      	adds	r3, #1
 80093e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d110      	bne.n	8009416 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009428 <vPortEnterCritical+0x60>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00b      	beq.n	8009416 <vPortEnterCritical+0x4e>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	603b      	str	r3, [r7, #0]
}
 8009410:	bf00      	nop
 8009412:	bf00      	nop
 8009414:	e7fd      	b.n	8009412 <vPortEnterCritical+0x4a>
	}
}
 8009416:	bf00      	nop
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
 8009422:	bf00      	nop
 8009424:	2000006c 	.word	0x2000006c
 8009428:	e000ed04 	.word	0xe000ed04

0800942c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009432:	4b12      	ldr	r3, [pc, #72]	@ (800947c <vPortExitCritical+0x50>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10b      	bne.n	8009452 <vPortExitCritical+0x26>
	__asm volatile
 800943a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943e:	f383 8811 	msr	BASEPRI, r3
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	f3bf 8f4f 	dsb	sy
 800944a:	607b      	str	r3, [r7, #4]
}
 800944c:	bf00      	nop
 800944e:	bf00      	nop
 8009450:	e7fd      	b.n	800944e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009452:	4b0a      	ldr	r3, [pc, #40]	@ (800947c <vPortExitCritical+0x50>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	3b01      	subs	r3, #1
 8009458:	4a08      	ldr	r2, [pc, #32]	@ (800947c <vPortExitCritical+0x50>)
 800945a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800945c:	4b07      	ldr	r3, [pc, #28]	@ (800947c <vPortExitCritical+0x50>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d105      	bne.n	8009470 <vPortExitCritical+0x44>
 8009464:	2300      	movs	r3, #0
 8009466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	f383 8811 	msr	BASEPRI, r3
}
 800946e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr
 800947c:	2000006c 	.word	0x2000006c

08009480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009480:	f3ef 8009 	mrs	r0, PSP
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	4b15      	ldr	r3, [pc, #84]	@ (80094e0 <pxCurrentTCBConst>)
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	f01e 0f10 	tst.w	lr, #16
 8009490:	bf08      	it	eq
 8009492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949a:	6010      	str	r0, [r2, #0]
 800949c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80094a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80094a4:	f380 8811 	msr	BASEPRI, r0
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f7ff f9e4 	bl	800887c <vTaskSwitchContext>
 80094b4:	f04f 0000 	mov.w	r0, #0
 80094b8:	f380 8811 	msr	BASEPRI, r0
 80094bc:	bc09      	pop	{r0, r3}
 80094be:	6819      	ldr	r1, [r3, #0]
 80094c0:	6808      	ldr	r0, [r1, #0]
 80094c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c6:	f01e 0f10 	tst.w	lr, #16
 80094ca:	bf08      	it	eq
 80094cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094d0:	f380 8809 	msr	PSP, r0
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	f3af 8000 	nop.w

080094e0 <pxCurrentTCBConst>:
 80094e0:	2000082c 	.word	0x2000082c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094e4:	bf00      	nop
 80094e6:	bf00      	nop

080094e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
	__asm volatile
 80094ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f2:	f383 8811 	msr	BASEPRI, r3
 80094f6:	f3bf 8f6f 	isb	sy
 80094fa:	f3bf 8f4f 	dsb	sy
 80094fe:	607b      	str	r3, [r7, #4]
}
 8009500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009502:	f7ff f901 	bl	8008708 <xTaskIncrementTick>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d003      	beq.n	8009514 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800950c:	4b06      	ldr	r3, [pc, #24]	@ (8009528 <SysTick_Handler+0x40>)
 800950e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	2300      	movs	r3, #0
 8009516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	f383 8811 	msr	BASEPRI, r3
}
 800951e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009520:	bf00      	nop
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	e000ed04 	.word	0xe000ed04

0800952c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800952c:	b480      	push	{r7}
 800952e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009530:	4b0b      	ldr	r3, [pc, #44]	@ (8009560 <vPortSetupTimerInterrupt+0x34>)
 8009532:	2200      	movs	r2, #0
 8009534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009536:	4b0b      	ldr	r3, [pc, #44]	@ (8009564 <vPortSetupTimerInterrupt+0x38>)
 8009538:	2200      	movs	r2, #0
 800953a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800953c:	4b0a      	ldr	r3, [pc, #40]	@ (8009568 <vPortSetupTimerInterrupt+0x3c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a0a      	ldr	r2, [pc, #40]	@ (800956c <vPortSetupTimerInterrupt+0x40>)
 8009542:	fba2 2303 	umull	r2, r3, r2, r3
 8009546:	099b      	lsrs	r3, r3, #6
 8009548:	4a09      	ldr	r2, [pc, #36]	@ (8009570 <vPortSetupTimerInterrupt+0x44>)
 800954a:	3b01      	subs	r3, #1
 800954c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800954e:	4b04      	ldr	r3, [pc, #16]	@ (8009560 <vPortSetupTimerInterrupt+0x34>)
 8009550:	2207      	movs	r2, #7
 8009552:	601a      	str	r2, [r3, #0]
}
 8009554:	bf00      	nop
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	e000e010 	.word	0xe000e010
 8009564:	e000e018 	.word	0xe000e018
 8009568:	20000010 	.word	0x20000010
 800956c:	10624dd3 	.word	0x10624dd3
 8009570:	e000e014 	.word	0xe000e014

08009574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009574:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009584 <vPortEnableVFP+0x10>
 8009578:	6801      	ldr	r1, [r0, #0]
 800957a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800957e:	6001      	str	r1, [r0, #0]
 8009580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009582:	bf00      	nop
 8009584:	e000ed88 	.word	0xe000ed88

08009588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800958e:	f3ef 8305 	mrs	r3, IPSR
 8009592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2b0f      	cmp	r3, #15
 8009598:	d915      	bls.n	80095c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800959a:	4a18      	ldr	r2, [pc, #96]	@ (80095fc <vPortValidateInterruptPriority+0x74>)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	4413      	add	r3, r2
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80095a4:	4b16      	ldr	r3, [pc, #88]	@ (8009600 <vPortValidateInterruptPriority+0x78>)
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	7afa      	ldrb	r2, [r7, #11]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d20b      	bcs.n	80095c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	607b      	str	r3, [r7, #4]
}
 80095c0:	bf00      	nop
 80095c2:	bf00      	nop
 80095c4:	e7fd      	b.n	80095c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009604 <vPortValidateInterruptPriority+0x7c>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80095ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009608 <vPortValidateInterruptPriority+0x80>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d90b      	bls.n	80095ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80095d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095da:	f383 8811 	msr	BASEPRI, r3
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f3bf 8f4f 	dsb	sy
 80095e6:	603b      	str	r3, [r7, #0]
}
 80095e8:	bf00      	nop
 80095ea:	bf00      	nop
 80095ec:	e7fd      	b.n	80095ea <vPortValidateInterruptPriority+0x62>
	}
 80095ee:	bf00      	nop
 80095f0:	3714      	adds	r7, #20
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	e000e3f0 	.word	0xe000e3f0
 8009600:	20000b4c 	.word	0x20000b4c
 8009604:	e000ed0c 	.word	0xe000ed0c
 8009608:	20000b50 	.word	0x20000b50

0800960c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b08a      	sub	sp, #40	@ 0x28
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009614:	2300      	movs	r3, #0
 8009616:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009618:	f7fe ffba 	bl	8008590 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800961c:	4b5c      	ldr	r3, [pc, #368]	@ (8009790 <pvPortMalloc+0x184>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009624:	f000 f924 	bl	8009870 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009628:	4b5a      	ldr	r3, [pc, #360]	@ (8009794 <pvPortMalloc+0x188>)
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4013      	ands	r3, r2
 8009630:	2b00      	cmp	r3, #0
 8009632:	f040 8095 	bne.w	8009760 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d01e      	beq.n	800967a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800963c:	2208      	movs	r2, #8
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	4413      	add	r3, r2
 8009642:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f003 0307 	and.w	r3, r3, #7
 800964a:	2b00      	cmp	r3, #0
 800964c:	d015      	beq.n	800967a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f023 0307 	bic.w	r3, r3, #7
 8009654:	3308      	adds	r3, #8
 8009656:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f003 0307 	and.w	r3, r3, #7
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00b      	beq.n	800967a <pvPortMalloc+0x6e>
	__asm volatile
 8009662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009666:	f383 8811 	msr	BASEPRI, r3
 800966a:	f3bf 8f6f 	isb	sy
 800966e:	f3bf 8f4f 	dsb	sy
 8009672:	617b      	str	r3, [r7, #20]
}
 8009674:	bf00      	nop
 8009676:	bf00      	nop
 8009678:	e7fd      	b.n	8009676 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d06f      	beq.n	8009760 <pvPortMalloc+0x154>
 8009680:	4b45      	ldr	r3, [pc, #276]	@ (8009798 <pvPortMalloc+0x18c>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	429a      	cmp	r2, r3
 8009688:	d86a      	bhi.n	8009760 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800968a:	4b44      	ldr	r3, [pc, #272]	@ (800979c <pvPortMalloc+0x190>)
 800968c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800968e:	4b43      	ldr	r3, [pc, #268]	@ (800979c <pvPortMalloc+0x190>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009694:	e004      	b.n	80096a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009698:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800969a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d903      	bls.n	80096b2 <pvPortMalloc+0xa6>
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1f1      	bne.n	8009696 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80096b2:	4b37      	ldr	r3, [pc, #220]	@ (8009790 <pvPortMalloc+0x184>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d051      	beq.n	8009760 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096bc:	6a3b      	ldr	r3, [r7, #32]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2208      	movs	r2, #8
 80096c2:	4413      	add	r3, r2
 80096c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c8:	681a      	ldr	r2, [r3, #0]
 80096ca:	6a3b      	ldr	r3, [r7, #32]
 80096cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	1ad2      	subs	r2, r2, r3
 80096d6:	2308      	movs	r3, #8
 80096d8:	005b      	lsls	r3, r3, #1
 80096da:	429a      	cmp	r2, r3
 80096dc:	d920      	bls.n	8009720 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4413      	add	r3, r2
 80096e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	f003 0307 	and.w	r3, r3, #7
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <pvPortMalloc+0xfc>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	613b      	str	r3, [r7, #16]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	1ad2      	subs	r2, r2, r3
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800971a:	69b8      	ldr	r0, [r7, #24]
 800971c:	f000 f90a 	bl	8009934 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009720:	4b1d      	ldr	r3, [pc, #116]	@ (8009798 <pvPortMalloc+0x18c>)
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	4a1b      	ldr	r2, [pc, #108]	@ (8009798 <pvPortMalloc+0x18c>)
 800972c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800972e:	4b1a      	ldr	r3, [pc, #104]	@ (8009798 <pvPortMalloc+0x18c>)
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	4b1b      	ldr	r3, [pc, #108]	@ (80097a0 <pvPortMalloc+0x194>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	429a      	cmp	r2, r3
 8009738:	d203      	bcs.n	8009742 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800973a:	4b17      	ldr	r3, [pc, #92]	@ (8009798 <pvPortMalloc+0x18c>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a18      	ldr	r2, [pc, #96]	@ (80097a0 <pvPortMalloc+0x194>)
 8009740:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	4b13      	ldr	r3, [pc, #76]	@ (8009794 <pvPortMalloc+0x188>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	431a      	orrs	r2, r3
 800974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009752:	2200      	movs	r2, #0
 8009754:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009756:	4b13      	ldr	r3, [pc, #76]	@ (80097a4 <pvPortMalloc+0x198>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3301      	adds	r3, #1
 800975c:	4a11      	ldr	r2, [pc, #68]	@ (80097a4 <pvPortMalloc+0x198>)
 800975e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009760:	f7fe ff24 	bl	80085ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	f003 0307 	and.w	r3, r3, #7
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00b      	beq.n	8009786 <pvPortMalloc+0x17a>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	60fb      	str	r3, [r7, #12]
}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	e7fd      	b.n	8009782 <pvPortMalloc+0x176>
	return pvReturn;
 8009786:	69fb      	ldr	r3, [r7, #28]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3728      	adds	r7, #40	@ 0x28
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	2000475c 	.word	0x2000475c
 8009794:	20004770 	.word	0x20004770
 8009798:	20004760 	.word	0x20004760
 800979c:	20004754 	.word	0x20004754
 80097a0:	20004764 	.word	0x20004764
 80097a4:	20004768 	.word	0x20004768

080097a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d04f      	beq.n	800985a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097ba:	2308      	movs	r3, #8
 80097bc:	425b      	negs	r3, r3
 80097be:	697a      	ldr	r2, [r7, #20]
 80097c0:	4413      	add	r3, r2
 80097c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	4b25      	ldr	r3, [pc, #148]	@ (8009864 <vPortFree+0xbc>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4013      	ands	r3, r2
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d10b      	bne.n	80097ee <vPortFree+0x46>
	__asm volatile
 80097d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097da:	f383 8811 	msr	BASEPRI, r3
 80097de:	f3bf 8f6f 	isb	sy
 80097e2:	f3bf 8f4f 	dsb	sy
 80097e6:	60fb      	str	r3, [r7, #12]
}
 80097e8:	bf00      	nop
 80097ea:	bf00      	nop
 80097ec:	e7fd      	b.n	80097ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00b      	beq.n	800980e <vPortFree+0x66>
	__asm volatile
 80097f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fa:	f383 8811 	msr	BASEPRI, r3
 80097fe:	f3bf 8f6f 	isb	sy
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	60bb      	str	r3, [r7, #8]
}
 8009808:	bf00      	nop
 800980a:	bf00      	nop
 800980c:	e7fd      	b.n	800980a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	4b14      	ldr	r3, [pc, #80]	@ (8009864 <vPortFree+0xbc>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4013      	ands	r3, r2
 8009818:	2b00      	cmp	r3, #0
 800981a:	d01e      	beq.n	800985a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d11a      	bne.n	800985a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	685a      	ldr	r2, [r3, #4]
 8009828:	4b0e      	ldr	r3, [pc, #56]	@ (8009864 <vPortFree+0xbc>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	43db      	mvns	r3, r3
 800982e:	401a      	ands	r2, r3
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009834:	f7fe feac 	bl	8008590 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	4b0a      	ldr	r3, [pc, #40]	@ (8009868 <vPortFree+0xc0>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4413      	add	r3, r2
 8009842:	4a09      	ldr	r2, [pc, #36]	@ (8009868 <vPortFree+0xc0>)
 8009844:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009846:	6938      	ldr	r0, [r7, #16]
 8009848:	f000 f874 	bl	8009934 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800984c:	4b07      	ldr	r3, [pc, #28]	@ (800986c <vPortFree+0xc4>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	3301      	adds	r3, #1
 8009852:	4a06      	ldr	r2, [pc, #24]	@ (800986c <vPortFree+0xc4>)
 8009854:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009856:	f7fe fea9 	bl	80085ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800985a:	bf00      	nop
 800985c:	3718      	adds	r7, #24
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	20004770 	.word	0x20004770
 8009868:	20004760 	.word	0x20004760
 800986c:	2000476c 	.word	0x2000476c

08009870 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009876:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800987a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800987c:	4b27      	ldr	r3, [pc, #156]	@ (800991c <prvHeapInit+0xac>)
 800987e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f003 0307 	and.w	r3, r3, #7
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00c      	beq.n	80098a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	3307      	adds	r3, #7
 800988e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f023 0307 	bic.w	r3, r3, #7
 8009896:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	1ad3      	subs	r3, r2, r3
 800989e:	4a1f      	ldr	r2, [pc, #124]	@ (800991c <prvHeapInit+0xac>)
 80098a0:	4413      	add	r3, r2
 80098a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009920 <prvHeapInit+0xb0>)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80098ae:	4b1c      	ldr	r3, [pc, #112]	@ (8009920 <prvHeapInit+0xb0>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	68ba      	ldr	r2, [r7, #8]
 80098b8:	4413      	add	r3, r2
 80098ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098bc:	2208      	movs	r2, #8
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	1a9b      	subs	r3, r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0307 	bic.w	r3, r3, #7
 80098ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	4a15      	ldr	r2, [pc, #84]	@ (8009924 <prvHeapInit+0xb4>)
 80098d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098d2:	4b14      	ldr	r3, [pc, #80]	@ (8009924 <prvHeapInit+0xb4>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2200      	movs	r2, #0
 80098d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098da:	4b12      	ldr	r3, [pc, #72]	@ (8009924 <prvHeapInit+0xb4>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2200      	movs	r2, #0
 80098e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	68fa      	ldr	r2, [r7, #12]
 80098ea:	1ad2      	subs	r2, r2, r3
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80098f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009924 <prvHeapInit+0xb4>)
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	4a0a      	ldr	r2, [pc, #40]	@ (8009928 <prvHeapInit+0xb8>)
 80098fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	4a09      	ldr	r2, [pc, #36]	@ (800992c <prvHeapInit+0xbc>)
 8009906:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009908:	4b09      	ldr	r3, [pc, #36]	@ (8009930 <prvHeapInit+0xc0>)
 800990a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800990e:	601a      	str	r2, [r3, #0]
}
 8009910:	bf00      	nop
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	20000b54 	.word	0x20000b54
 8009920:	20004754 	.word	0x20004754
 8009924:	2000475c 	.word	0x2000475c
 8009928:	20004764 	.word	0x20004764
 800992c:	20004760 	.word	0x20004760
 8009930:	20004770 	.word	0x20004770

08009934 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800993c:	4b28      	ldr	r3, [pc, #160]	@ (80099e0 <prvInsertBlockIntoFreeList+0xac>)
 800993e:	60fb      	str	r3, [r7, #12]
 8009940:	e002      	b.n	8009948 <prvInsertBlockIntoFreeList+0x14>
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	60fb      	str	r3, [r7, #12]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	429a      	cmp	r2, r3
 8009950:	d8f7      	bhi.n	8009942 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	4413      	add	r3, r2
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	429a      	cmp	r2, r3
 8009962:	d108      	bne.n	8009976 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	685a      	ldr	r2, [r3, #4]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	441a      	add	r2, r3
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	68ba      	ldr	r2, [r7, #8]
 8009980:	441a      	add	r2, r3
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	429a      	cmp	r2, r3
 8009988:	d118      	bne.n	80099bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	4b15      	ldr	r3, [pc, #84]	@ (80099e4 <prvInsertBlockIntoFreeList+0xb0>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	429a      	cmp	r2, r3
 8009994:	d00d      	beq.n	80099b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	685a      	ldr	r2, [r3, #4]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	441a      	add	r2, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	e008      	b.n	80099c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80099b2:	4b0c      	ldr	r3, [pc, #48]	@ (80099e4 <prvInsertBlockIntoFreeList+0xb0>)
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	e003      	b.n	80099c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d002      	beq.n	80099d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099d2:	bf00      	nop
 80099d4:	3714      	adds	r7, #20
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	20004754 	.word	0x20004754
 80099e4:	2000475c 	.word	0x2000475c

080099e8 <siprintf>:
 80099e8:	b40e      	push	{r1, r2, r3}
 80099ea:	b510      	push	{r4, lr}
 80099ec:	b09d      	sub	sp, #116	@ 0x74
 80099ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80099f0:	9002      	str	r0, [sp, #8]
 80099f2:	9006      	str	r0, [sp, #24]
 80099f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80099f8:	480a      	ldr	r0, [pc, #40]	@ (8009a24 <siprintf+0x3c>)
 80099fa:	9107      	str	r1, [sp, #28]
 80099fc:	9104      	str	r1, [sp, #16]
 80099fe:	490a      	ldr	r1, [pc, #40]	@ (8009a28 <siprintf+0x40>)
 8009a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a04:	9105      	str	r1, [sp, #20]
 8009a06:	2400      	movs	r4, #0
 8009a08:	a902      	add	r1, sp, #8
 8009a0a:	6800      	ldr	r0, [r0, #0]
 8009a0c:	9301      	str	r3, [sp, #4]
 8009a0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009a10:	f000 fa00 	bl	8009e14 <_svfiprintf_r>
 8009a14:	9b02      	ldr	r3, [sp, #8]
 8009a16:	701c      	strb	r4, [r3, #0]
 8009a18:	b01d      	add	sp, #116	@ 0x74
 8009a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1e:	b003      	add	sp, #12
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	20000070 	.word	0x20000070
 8009a28:	ffff0208 	.word	0xffff0208

08009a2c <memset>:
 8009a2c:	4402      	add	r2, r0
 8009a2e:	4603      	mov	r3, r0
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d100      	bne.n	8009a36 <memset+0xa>
 8009a34:	4770      	bx	lr
 8009a36:	f803 1b01 	strb.w	r1, [r3], #1
 8009a3a:	e7f9      	b.n	8009a30 <memset+0x4>

08009a3c <_reclaim_reent>:
 8009a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8009af4 <_reclaim_reent+0xb8>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4283      	cmp	r3, r0
 8009a42:	b570      	push	{r4, r5, r6, lr}
 8009a44:	4604      	mov	r4, r0
 8009a46:	d053      	beq.n	8009af0 <_reclaim_reent+0xb4>
 8009a48:	69c3      	ldr	r3, [r0, #28]
 8009a4a:	b31b      	cbz	r3, 8009a94 <_reclaim_reent+0x58>
 8009a4c:	68db      	ldr	r3, [r3, #12]
 8009a4e:	b163      	cbz	r3, 8009a6a <_reclaim_reent+0x2e>
 8009a50:	2500      	movs	r5, #0
 8009a52:	69e3      	ldr	r3, [r4, #28]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	5959      	ldr	r1, [r3, r5]
 8009a58:	b9b1      	cbnz	r1, 8009a88 <_reclaim_reent+0x4c>
 8009a5a:	3504      	adds	r5, #4
 8009a5c:	2d80      	cmp	r5, #128	@ 0x80
 8009a5e:	d1f8      	bne.n	8009a52 <_reclaim_reent+0x16>
 8009a60:	69e3      	ldr	r3, [r4, #28]
 8009a62:	4620      	mov	r0, r4
 8009a64:	68d9      	ldr	r1, [r3, #12]
 8009a66:	f000 f881 	bl	8009b6c <_free_r>
 8009a6a:	69e3      	ldr	r3, [r4, #28]
 8009a6c:	6819      	ldr	r1, [r3, #0]
 8009a6e:	b111      	cbz	r1, 8009a76 <_reclaim_reent+0x3a>
 8009a70:	4620      	mov	r0, r4
 8009a72:	f000 f87b 	bl	8009b6c <_free_r>
 8009a76:	69e3      	ldr	r3, [r4, #28]
 8009a78:	689d      	ldr	r5, [r3, #8]
 8009a7a:	b15d      	cbz	r5, 8009a94 <_reclaim_reent+0x58>
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	4620      	mov	r0, r4
 8009a80:	682d      	ldr	r5, [r5, #0]
 8009a82:	f000 f873 	bl	8009b6c <_free_r>
 8009a86:	e7f8      	b.n	8009a7a <_reclaim_reent+0x3e>
 8009a88:	680e      	ldr	r6, [r1, #0]
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f000 f86e 	bl	8009b6c <_free_r>
 8009a90:	4631      	mov	r1, r6
 8009a92:	e7e1      	b.n	8009a58 <_reclaim_reent+0x1c>
 8009a94:	6961      	ldr	r1, [r4, #20]
 8009a96:	b111      	cbz	r1, 8009a9e <_reclaim_reent+0x62>
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 f867 	bl	8009b6c <_free_r>
 8009a9e:	69e1      	ldr	r1, [r4, #28]
 8009aa0:	b111      	cbz	r1, 8009aa8 <_reclaim_reent+0x6c>
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f000 f862 	bl	8009b6c <_free_r>
 8009aa8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009aaa:	b111      	cbz	r1, 8009ab2 <_reclaim_reent+0x76>
 8009aac:	4620      	mov	r0, r4
 8009aae:	f000 f85d 	bl	8009b6c <_free_r>
 8009ab2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ab4:	b111      	cbz	r1, 8009abc <_reclaim_reent+0x80>
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	f000 f858 	bl	8009b6c <_free_r>
 8009abc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009abe:	b111      	cbz	r1, 8009ac6 <_reclaim_reent+0x8a>
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	f000 f853 	bl	8009b6c <_free_r>
 8009ac6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009ac8:	b111      	cbz	r1, 8009ad0 <_reclaim_reent+0x94>
 8009aca:	4620      	mov	r0, r4
 8009acc:	f000 f84e 	bl	8009b6c <_free_r>
 8009ad0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009ad2:	b111      	cbz	r1, 8009ada <_reclaim_reent+0x9e>
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f000 f849 	bl	8009b6c <_free_r>
 8009ada:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009adc:	b111      	cbz	r1, 8009ae4 <_reclaim_reent+0xa8>
 8009ade:	4620      	mov	r0, r4
 8009ae0:	f000 f844 	bl	8009b6c <_free_r>
 8009ae4:	6a23      	ldr	r3, [r4, #32]
 8009ae6:	b11b      	cbz	r3, 8009af0 <_reclaim_reent+0xb4>
 8009ae8:	4620      	mov	r0, r4
 8009aea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009aee:	4718      	bx	r3
 8009af0:	bd70      	pop	{r4, r5, r6, pc}
 8009af2:	bf00      	nop
 8009af4:	20000070 	.word	0x20000070

08009af8 <__errno>:
 8009af8:	4b01      	ldr	r3, [pc, #4]	@ (8009b00 <__errno+0x8>)
 8009afa:	6818      	ldr	r0, [r3, #0]
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	20000070 	.word	0x20000070

08009b04 <__libc_init_array>:
 8009b04:	b570      	push	{r4, r5, r6, lr}
 8009b06:	4d0d      	ldr	r5, [pc, #52]	@ (8009b3c <__libc_init_array+0x38>)
 8009b08:	4c0d      	ldr	r4, [pc, #52]	@ (8009b40 <__libc_init_array+0x3c>)
 8009b0a:	1b64      	subs	r4, r4, r5
 8009b0c:	10a4      	asrs	r4, r4, #2
 8009b0e:	2600      	movs	r6, #0
 8009b10:	42a6      	cmp	r6, r4
 8009b12:	d109      	bne.n	8009b28 <__libc_init_array+0x24>
 8009b14:	4d0b      	ldr	r5, [pc, #44]	@ (8009b44 <__libc_init_array+0x40>)
 8009b16:	4c0c      	ldr	r4, [pc, #48]	@ (8009b48 <__libc_init_array+0x44>)
 8009b18:	f000 fc64 	bl	800a3e4 <_init>
 8009b1c:	1b64      	subs	r4, r4, r5
 8009b1e:	10a4      	asrs	r4, r4, #2
 8009b20:	2600      	movs	r6, #0
 8009b22:	42a6      	cmp	r6, r4
 8009b24:	d105      	bne.n	8009b32 <__libc_init_array+0x2e>
 8009b26:	bd70      	pop	{r4, r5, r6, pc}
 8009b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b2c:	4798      	blx	r3
 8009b2e:	3601      	adds	r6, #1
 8009b30:	e7ee      	b.n	8009b10 <__libc_init_array+0xc>
 8009b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b36:	4798      	blx	r3
 8009b38:	3601      	adds	r6, #1
 8009b3a:	e7f2      	b.n	8009b22 <__libc_init_array+0x1e>
 8009b3c:	0800ce2c 	.word	0x0800ce2c
 8009b40:	0800ce2c 	.word	0x0800ce2c
 8009b44:	0800ce2c 	.word	0x0800ce2c
 8009b48:	0800ce30 	.word	0x0800ce30

08009b4c <__retarget_lock_acquire_recursive>:
 8009b4c:	4770      	bx	lr

08009b4e <__retarget_lock_release_recursive>:
 8009b4e:	4770      	bx	lr

08009b50 <memcpy>:
 8009b50:	440a      	add	r2, r1
 8009b52:	4291      	cmp	r1, r2
 8009b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b58:	d100      	bne.n	8009b5c <memcpy+0xc>
 8009b5a:	4770      	bx	lr
 8009b5c:	b510      	push	{r4, lr}
 8009b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b66:	4291      	cmp	r1, r2
 8009b68:	d1f9      	bne.n	8009b5e <memcpy+0xe>
 8009b6a:	bd10      	pop	{r4, pc}

08009b6c <_free_r>:
 8009b6c:	b538      	push	{r3, r4, r5, lr}
 8009b6e:	4605      	mov	r5, r0
 8009b70:	2900      	cmp	r1, #0
 8009b72:	d041      	beq.n	8009bf8 <_free_r+0x8c>
 8009b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b78:	1f0c      	subs	r4, r1, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bfb8      	it	lt
 8009b7e:	18e4      	addlt	r4, r4, r3
 8009b80:	f000 f8e0 	bl	8009d44 <__malloc_lock>
 8009b84:	4a1d      	ldr	r2, [pc, #116]	@ (8009bfc <_free_r+0x90>)
 8009b86:	6813      	ldr	r3, [r2, #0]
 8009b88:	b933      	cbnz	r3, 8009b98 <_free_r+0x2c>
 8009b8a:	6063      	str	r3, [r4, #4]
 8009b8c:	6014      	str	r4, [r2, #0]
 8009b8e:	4628      	mov	r0, r5
 8009b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b94:	f000 b8dc 	b.w	8009d50 <__malloc_unlock>
 8009b98:	42a3      	cmp	r3, r4
 8009b9a:	d908      	bls.n	8009bae <_free_r+0x42>
 8009b9c:	6820      	ldr	r0, [r4, #0]
 8009b9e:	1821      	adds	r1, r4, r0
 8009ba0:	428b      	cmp	r3, r1
 8009ba2:	bf01      	itttt	eq
 8009ba4:	6819      	ldreq	r1, [r3, #0]
 8009ba6:	685b      	ldreq	r3, [r3, #4]
 8009ba8:	1809      	addeq	r1, r1, r0
 8009baa:	6021      	streq	r1, [r4, #0]
 8009bac:	e7ed      	b.n	8009b8a <_free_r+0x1e>
 8009bae:	461a      	mov	r2, r3
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	b10b      	cbz	r3, 8009bb8 <_free_r+0x4c>
 8009bb4:	42a3      	cmp	r3, r4
 8009bb6:	d9fa      	bls.n	8009bae <_free_r+0x42>
 8009bb8:	6811      	ldr	r1, [r2, #0]
 8009bba:	1850      	adds	r0, r2, r1
 8009bbc:	42a0      	cmp	r0, r4
 8009bbe:	d10b      	bne.n	8009bd8 <_free_r+0x6c>
 8009bc0:	6820      	ldr	r0, [r4, #0]
 8009bc2:	4401      	add	r1, r0
 8009bc4:	1850      	adds	r0, r2, r1
 8009bc6:	4283      	cmp	r3, r0
 8009bc8:	6011      	str	r1, [r2, #0]
 8009bca:	d1e0      	bne.n	8009b8e <_free_r+0x22>
 8009bcc:	6818      	ldr	r0, [r3, #0]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	6053      	str	r3, [r2, #4]
 8009bd2:	4408      	add	r0, r1
 8009bd4:	6010      	str	r0, [r2, #0]
 8009bd6:	e7da      	b.n	8009b8e <_free_r+0x22>
 8009bd8:	d902      	bls.n	8009be0 <_free_r+0x74>
 8009bda:	230c      	movs	r3, #12
 8009bdc:	602b      	str	r3, [r5, #0]
 8009bde:	e7d6      	b.n	8009b8e <_free_r+0x22>
 8009be0:	6820      	ldr	r0, [r4, #0]
 8009be2:	1821      	adds	r1, r4, r0
 8009be4:	428b      	cmp	r3, r1
 8009be6:	bf04      	itt	eq
 8009be8:	6819      	ldreq	r1, [r3, #0]
 8009bea:	685b      	ldreq	r3, [r3, #4]
 8009bec:	6063      	str	r3, [r4, #4]
 8009bee:	bf04      	itt	eq
 8009bf0:	1809      	addeq	r1, r1, r0
 8009bf2:	6021      	streq	r1, [r4, #0]
 8009bf4:	6054      	str	r4, [r2, #4]
 8009bf6:	e7ca      	b.n	8009b8e <_free_r+0x22>
 8009bf8:	bd38      	pop	{r3, r4, r5, pc}
 8009bfa:	bf00      	nop
 8009bfc:	200048b8 	.word	0x200048b8

08009c00 <sbrk_aligned>:
 8009c00:	b570      	push	{r4, r5, r6, lr}
 8009c02:	4e0f      	ldr	r6, [pc, #60]	@ (8009c40 <sbrk_aligned+0x40>)
 8009c04:	460c      	mov	r4, r1
 8009c06:	6831      	ldr	r1, [r6, #0]
 8009c08:	4605      	mov	r5, r0
 8009c0a:	b911      	cbnz	r1, 8009c12 <sbrk_aligned+0x12>
 8009c0c:	f000 fba4 	bl	800a358 <_sbrk_r>
 8009c10:	6030      	str	r0, [r6, #0]
 8009c12:	4621      	mov	r1, r4
 8009c14:	4628      	mov	r0, r5
 8009c16:	f000 fb9f 	bl	800a358 <_sbrk_r>
 8009c1a:	1c43      	adds	r3, r0, #1
 8009c1c:	d103      	bne.n	8009c26 <sbrk_aligned+0x26>
 8009c1e:	f04f 34ff 	mov.w	r4, #4294967295
 8009c22:	4620      	mov	r0, r4
 8009c24:	bd70      	pop	{r4, r5, r6, pc}
 8009c26:	1cc4      	adds	r4, r0, #3
 8009c28:	f024 0403 	bic.w	r4, r4, #3
 8009c2c:	42a0      	cmp	r0, r4
 8009c2e:	d0f8      	beq.n	8009c22 <sbrk_aligned+0x22>
 8009c30:	1a21      	subs	r1, r4, r0
 8009c32:	4628      	mov	r0, r5
 8009c34:	f000 fb90 	bl	800a358 <_sbrk_r>
 8009c38:	3001      	adds	r0, #1
 8009c3a:	d1f2      	bne.n	8009c22 <sbrk_aligned+0x22>
 8009c3c:	e7ef      	b.n	8009c1e <sbrk_aligned+0x1e>
 8009c3e:	bf00      	nop
 8009c40:	200048b4 	.word	0x200048b4

08009c44 <_malloc_r>:
 8009c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c48:	1ccd      	adds	r5, r1, #3
 8009c4a:	f025 0503 	bic.w	r5, r5, #3
 8009c4e:	3508      	adds	r5, #8
 8009c50:	2d0c      	cmp	r5, #12
 8009c52:	bf38      	it	cc
 8009c54:	250c      	movcc	r5, #12
 8009c56:	2d00      	cmp	r5, #0
 8009c58:	4606      	mov	r6, r0
 8009c5a:	db01      	blt.n	8009c60 <_malloc_r+0x1c>
 8009c5c:	42a9      	cmp	r1, r5
 8009c5e:	d904      	bls.n	8009c6a <_malloc_r+0x26>
 8009c60:	230c      	movs	r3, #12
 8009c62:	6033      	str	r3, [r6, #0]
 8009c64:	2000      	movs	r0, #0
 8009c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d40 <_malloc_r+0xfc>
 8009c6e:	f000 f869 	bl	8009d44 <__malloc_lock>
 8009c72:	f8d8 3000 	ldr.w	r3, [r8]
 8009c76:	461c      	mov	r4, r3
 8009c78:	bb44      	cbnz	r4, 8009ccc <_malloc_r+0x88>
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f7ff ffbf 	bl	8009c00 <sbrk_aligned>
 8009c82:	1c43      	adds	r3, r0, #1
 8009c84:	4604      	mov	r4, r0
 8009c86:	d158      	bne.n	8009d3a <_malloc_r+0xf6>
 8009c88:	f8d8 4000 	ldr.w	r4, [r8]
 8009c8c:	4627      	mov	r7, r4
 8009c8e:	2f00      	cmp	r7, #0
 8009c90:	d143      	bne.n	8009d1a <_malloc_r+0xd6>
 8009c92:	2c00      	cmp	r4, #0
 8009c94:	d04b      	beq.n	8009d2e <_malloc_r+0xea>
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	4639      	mov	r1, r7
 8009c9a:	4630      	mov	r0, r6
 8009c9c:	eb04 0903 	add.w	r9, r4, r3
 8009ca0:	f000 fb5a 	bl	800a358 <_sbrk_r>
 8009ca4:	4581      	cmp	r9, r0
 8009ca6:	d142      	bne.n	8009d2e <_malloc_r+0xea>
 8009ca8:	6821      	ldr	r1, [r4, #0]
 8009caa:	1a6d      	subs	r5, r5, r1
 8009cac:	4629      	mov	r1, r5
 8009cae:	4630      	mov	r0, r6
 8009cb0:	f7ff ffa6 	bl	8009c00 <sbrk_aligned>
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d03a      	beq.n	8009d2e <_malloc_r+0xea>
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	442b      	add	r3, r5
 8009cbc:	6023      	str	r3, [r4, #0]
 8009cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8009cc2:	685a      	ldr	r2, [r3, #4]
 8009cc4:	bb62      	cbnz	r2, 8009d20 <_malloc_r+0xdc>
 8009cc6:	f8c8 7000 	str.w	r7, [r8]
 8009cca:	e00f      	b.n	8009cec <_malloc_r+0xa8>
 8009ccc:	6822      	ldr	r2, [r4, #0]
 8009cce:	1b52      	subs	r2, r2, r5
 8009cd0:	d420      	bmi.n	8009d14 <_malloc_r+0xd0>
 8009cd2:	2a0b      	cmp	r2, #11
 8009cd4:	d917      	bls.n	8009d06 <_malloc_r+0xc2>
 8009cd6:	1961      	adds	r1, r4, r5
 8009cd8:	42a3      	cmp	r3, r4
 8009cda:	6025      	str	r5, [r4, #0]
 8009cdc:	bf18      	it	ne
 8009cde:	6059      	strne	r1, [r3, #4]
 8009ce0:	6863      	ldr	r3, [r4, #4]
 8009ce2:	bf08      	it	eq
 8009ce4:	f8c8 1000 	streq.w	r1, [r8]
 8009ce8:	5162      	str	r2, [r4, r5]
 8009cea:	604b      	str	r3, [r1, #4]
 8009cec:	4630      	mov	r0, r6
 8009cee:	f000 f82f 	bl	8009d50 <__malloc_unlock>
 8009cf2:	f104 000b 	add.w	r0, r4, #11
 8009cf6:	1d23      	adds	r3, r4, #4
 8009cf8:	f020 0007 	bic.w	r0, r0, #7
 8009cfc:	1ac2      	subs	r2, r0, r3
 8009cfe:	bf1c      	itt	ne
 8009d00:	1a1b      	subne	r3, r3, r0
 8009d02:	50a3      	strne	r3, [r4, r2]
 8009d04:	e7af      	b.n	8009c66 <_malloc_r+0x22>
 8009d06:	6862      	ldr	r2, [r4, #4]
 8009d08:	42a3      	cmp	r3, r4
 8009d0a:	bf0c      	ite	eq
 8009d0c:	f8c8 2000 	streq.w	r2, [r8]
 8009d10:	605a      	strne	r2, [r3, #4]
 8009d12:	e7eb      	b.n	8009cec <_malloc_r+0xa8>
 8009d14:	4623      	mov	r3, r4
 8009d16:	6864      	ldr	r4, [r4, #4]
 8009d18:	e7ae      	b.n	8009c78 <_malloc_r+0x34>
 8009d1a:	463c      	mov	r4, r7
 8009d1c:	687f      	ldr	r7, [r7, #4]
 8009d1e:	e7b6      	b.n	8009c8e <_malloc_r+0x4a>
 8009d20:	461a      	mov	r2, r3
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	42a3      	cmp	r3, r4
 8009d26:	d1fb      	bne.n	8009d20 <_malloc_r+0xdc>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	6053      	str	r3, [r2, #4]
 8009d2c:	e7de      	b.n	8009cec <_malloc_r+0xa8>
 8009d2e:	230c      	movs	r3, #12
 8009d30:	6033      	str	r3, [r6, #0]
 8009d32:	4630      	mov	r0, r6
 8009d34:	f000 f80c 	bl	8009d50 <__malloc_unlock>
 8009d38:	e794      	b.n	8009c64 <_malloc_r+0x20>
 8009d3a:	6005      	str	r5, [r0, #0]
 8009d3c:	e7d6      	b.n	8009cec <_malloc_r+0xa8>
 8009d3e:	bf00      	nop
 8009d40:	200048b8 	.word	0x200048b8

08009d44 <__malloc_lock>:
 8009d44:	4801      	ldr	r0, [pc, #4]	@ (8009d4c <__malloc_lock+0x8>)
 8009d46:	f7ff bf01 	b.w	8009b4c <__retarget_lock_acquire_recursive>
 8009d4a:	bf00      	nop
 8009d4c:	200048b0 	.word	0x200048b0

08009d50 <__malloc_unlock>:
 8009d50:	4801      	ldr	r0, [pc, #4]	@ (8009d58 <__malloc_unlock+0x8>)
 8009d52:	f7ff befc 	b.w	8009b4e <__retarget_lock_release_recursive>
 8009d56:	bf00      	nop
 8009d58:	200048b0 	.word	0x200048b0

08009d5c <__ssputs_r>:
 8009d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d60:	688e      	ldr	r6, [r1, #8]
 8009d62:	461f      	mov	r7, r3
 8009d64:	42be      	cmp	r6, r7
 8009d66:	680b      	ldr	r3, [r1, #0]
 8009d68:	4682      	mov	sl, r0
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	4690      	mov	r8, r2
 8009d6e:	d82d      	bhi.n	8009dcc <__ssputs_r+0x70>
 8009d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d78:	d026      	beq.n	8009dc8 <__ssputs_r+0x6c>
 8009d7a:	6965      	ldr	r5, [r4, #20]
 8009d7c:	6909      	ldr	r1, [r1, #16]
 8009d7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d82:	eba3 0901 	sub.w	r9, r3, r1
 8009d86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d8a:	1c7b      	adds	r3, r7, #1
 8009d8c:	444b      	add	r3, r9
 8009d8e:	106d      	asrs	r5, r5, #1
 8009d90:	429d      	cmp	r5, r3
 8009d92:	bf38      	it	cc
 8009d94:	461d      	movcc	r5, r3
 8009d96:	0553      	lsls	r3, r2, #21
 8009d98:	d527      	bpl.n	8009dea <__ssputs_r+0x8e>
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f7ff ff52 	bl	8009c44 <_malloc_r>
 8009da0:	4606      	mov	r6, r0
 8009da2:	b360      	cbz	r0, 8009dfe <__ssputs_r+0xa2>
 8009da4:	6921      	ldr	r1, [r4, #16]
 8009da6:	464a      	mov	r2, r9
 8009da8:	f7ff fed2 	bl	8009b50 <memcpy>
 8009dac:	89a3      	ldrh	r3, [r4, #12]
 8009dae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009db6:	81a3      	strh	r3, [r4, #12]
 8009db8:	6126      	str	r6, [r4, #16]
 8009dba:	6165      	str	r5, [r4, #20]
 8009dbc:	444e      	add	r6, r9
 8009dbe:	eba5 0509 	sub.w	r5, r5, r9
 8009dc2:	6026      	str	r6, [r4, #0]
 8009dc4:	60a5      	str	r5, [r4, #8]
 8009dc6:	463e      	mov	r6, r7
 8009dc8:	42be      	cmp	r6, r7
 8009dca:	d900      	bls.n	8009dce <__ssputs_r+0x72>
 8009dcc:	463e      	mov	r6, r7
 8009dce:	6820      	ldr	r0, [r4, #0]
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	4641      	mov	r1, r8
 8009dd4:	f000 faa6 	bl	800a324 <memmove>
 8009dd8:	68a3      	ldr	r3, [r4, #8]
 8009dda:	1b9b      	subs	r3, r3, r6
 8009ddc:	60a3      	str	r3, [r4, #8]
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	4433      	add	r3, r6
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	2000      	movs	r0, #0
 8009de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dea:	462a      	mov	r2, r5
 8009dec:	f000 fac4 	bl	800a378 <_realloc_r>
 8009df0:	4606      	mov	r6, r0
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d1e0      	bne.n	8009db8 <__ssputs_r+0x5c>
 8009df6:	6921      	ldr	r1, [r4, #16]
 8009df8:	4650      	mov	r0, sl
 8009dfa:	f7ff feb7 	bl	8009b6c <_free_r>
 8009dfe:	230c      	movs	r3, #12
 8009e00:	f8ca 3000 	str.w	r3, [sl]
 8009e04:	89a3      	ldrh	r3, [r4, #12]
 8009e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e0a:	81a3      	strh	r3, [r4, #12]
 8009e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e10:	e7e9      	b.n	8009de6 <__ssputs_r+0x8a>
	...

08009e14 <_svfiprintf_r>:
 8009e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e18:	4698      	mov	r8, r3
 8009e1a:	898b      	ldrh	r3, [r1, #12]
 8009e1c:	061b      	lsls	r3, r3, #24
 8009e1e:	b09d      	sub	sp, #116	@ 0x74
 8009e20:	4607      	mov	r7, r0
 8009e22:	460d      	mov	r5, r1
 8009e24:	4614      	mov	r4, r2
 8009e26:	d510      	bpl.n	8009e4a <_svfiprintf_r+0x36>
 8009e28:	690b      	ldr	r3, [r1, #16]
 8009e2a:	b973      	cbnz	r3, 8009e4a <_svfiprintf_r+0x36>
 8009e2c:	2140      	movs	r1, #64	@ 0x40
 8009e2e:	f7ff ff09 	bl	8009c44 <_malloc_r>
 8009e32:	6028      	str	r0, [r5, #0]
 8009e34:	6128      	str	r0, [r5, #16]
 8009e36:	b930      	cbnz	r0, 8009e46 <_svfiprintf_r+0x32>
 8009e38:	230c      	movs	r3, #12
 8009e3a:	603b      	str	r3, [r7, #0]
 8009e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e40:	b01d      	add	sp, #116	@ 0x74
 8009e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e46:	2340      	movs	r3, #64	@ 0x40
 8009e48:	616b      	str	r3, [r5, #20]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e4e:	2320      	movs	r3, #32
 8009e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e54:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e58:	2330      	movs	r3, #48	@ 0x30
 8009e5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ff8 <_svfiprintf_r+0x1e4>
 8009e5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e62:	f04f 0901 	mov.w	r9, #1
 8009e66:	4623      	mov	r3, r4
 8009e68:	469a      	mov	sl, r3
 8009e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e6e:	b10a      	cbz	r2, 8009e74 <_svfiprintf_r+0x60>
 8009e70:	2a25      	cmp	r2, #37	@ 0x25
 8009e72:	d1f9      	bne.n	8009e68 <_svfiprintf_r+0x54>
 8009e74:	ebba 0b04 	subs.w	fp, sl, r4
 8009e78:	d00b      	beq.n	8009e92 <_svfiprintf_r+0x7e>
 8009e7a:	465b      	mov	r3, fp
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	4629      	mov	r1, r5
 8009e80:	4638      	mov	r0, r7
 8009e82:	f7ff ff6b 	bl	8009d5c <__ssputs_r>
 8009e86:	3001      	adds	r0, #1
 8009e88:	f000 80a7 	beq.w	8009fda <_svfiprintf_r+0x1c6>
 8009e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e8e:	445a      	add	r2, fp
 8009e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e92:	f89a 3000 	ldrb.w	r3, [sl]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	f000 809f 	beq.w	8009fda <_svfiprintf_r+0x1c6>
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ea6:	f10a 0a01 	add.w	sl, sl, #1
 8009eaa:	9304      	str	r3, [sp, #16]
 8009eac:	9307      	str	r3, [sp, #28]
 8009eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009eb4:	4654      	mov	r4, sl
 8009eb6:	2205      	movs	r2, #5
 8009eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ebc:	484e      	ldr	r0, [pc, #312]	@ (8009ff8 <_svfiprintf_r+0x1e4>)
 8009ebe:	f7f6 f997 	bl	80001f0 <memchr>
 8009ec2:	9a04      	ldr	r2, [sp, #16]
 8009ec4:	b9d8      	cbnz	r0, 8009efe <_svfiprintf_r+0xea>
 8009ec6:	06d0      	lsls	r0, r2, #27
 8009ec8:	bf44      	itt	mi
 8009eca:	2320      	movmi	r3, #32
 8009ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ed0:	0711      	lsls	r1, r2, #28
 8009ed2:	bf44      	itt	mi
 8009ed4:	232b      	movmi	r3, #43	@ 0x2b
 8009ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009eda:	f89a 3000 	ldrb.w	r3, [sl]
 8009ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ee0:	d015      	beq.n	8009f0e <_svfiprintf_r+0xfa>
 8009ee2:	9a07      	ldr	r2, [sp, #28]
 8009ee4:	4654      	mov	r4, sl
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	f04f 0c0a 	mov.w	ip, #10
 8009eec:	4621      	mov	r1, r4
 8009eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ef2:	3b30      	subs	r3, #48	@ 0x30
 8009ef4:	2b09      	cmp	r3, #9
 8009ef6:	d94b      	bls.n	8009f90 <_svfiprintf_r+0x17c>
 8009ef8:	b1b0      	cbz	r0, 8009f28 <_svfiprintf_r+0x114>
 8009efa:	9207      	str	r2, [sp, #28]
 8009efc:	e014      	b.n	8009f28 <_svfiprintf_r+0x114>
 8009efe:	eba0 0308 	sub.w	r3, r0, r8
 8009f02:	fa09 f303 	lsl.w	r3, r9, r3
 8009f06:	4313      	orrs	r3, r2
 8009f08:	9304      	str	r3, [sp, #16]
 8009f0a:	46a2      	mov	sl, r4
 8009f0c:	e7d2      	b.n	8009eb4 <_svfiprintf_r+0xa0>
 8009f0e:	9b03      	ldr	r3, [sp, #12]
 8009f10:	1d19      	adds	r1, r3, #4
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	9103      	str	r1, [sp, #12]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	bfbb      	ittet	lt
 8009f1a:	425b      	neglt	r3, r3
 8009f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8009f20:	9307      	strge	r3, [sp, #28]
 8009f22:	9307      	strlt	r3, [sp, #28]
 8009f24:	bfb8      	it	lt
 8009f26:	9204      	strlt	r2, [sp, #16]
 8009f28:	7823      	ldrb	r3, [r4, #0]
 8009f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f2c:	d10a      	bne.n	8009f44 <_svfiprintf_r+0x130>
 8009f2e:	7863      	ldrb	r3, [r4, #1]
 8009f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f32:	d132      	bne.n	8009f9a <_svfiprintf_r+0x186>
 8009f34:	9b03      	ldr	r3, [sp, #12]
 8009f36:	1d1a      	adds	r2, r3, #4
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	9203      	str	r2, [sp, #12]
 8009f3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f40:	3402      	adds	r4, #2
 8009f42:	9305      	str	r3, [sp, #20]
 8009f44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a008 <_svfiprintf_r+0x1f4>
 8009f48:	7821      	ldrb	r1, [r4, #0]
 8009f4a:	2203      	movs	r2, #3
 8009f4c:	4650      	mov	r0, sl
 8009f4e:	f7f6 f94f 	bl	80001f0 <memchr>
 8009f52:	b138      	cbz	r0, 8009f64 <_svfiprintf_r+0x150>
 8009f54:	9b04      	ldr	r3, [sp, #16]
 8009f56:	eba0 000a 	sub.w	r0, r0, sl
 8009f5a:	2240      	movs	r2, #64	@ 0x40
 8009f5c:	4082      	lsls	r2, r0
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	3401      	adds	r4, #1
 8009f62:	9304      	str	r3, [sp, #16]
 8009f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f68:	4824      	ldr	r0, [pc, #144]	@ (8009ffc <_svfiprintf_r+0x1e8>)
 8009f6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f6e:	2206      	movs	r2, #6
 8009f70:	f7f6 f93e 	bl	80001f0 <memchr>
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d036      	beq.n	8009fe6 <_svfiprintf_r+0x1d2>
 8009f78:	4b21      	ldr	r3, [pc, #132]	@ (800a000 <_svfiprintf_r+0x1ec>)
 8009f7a:	bb1b      	cbnz	r3, 8009fc4 <_svfiprintf_r+0x1b0>
 8009f7c:	9b03      	ldr	r3, [sp, #12]
 8009f7e:	3307      	adds	r3, #7
 8009f80:	f023 0307 	bic.w	r3, r3, #7
 8009f84:	3308      	adds	r3, #8
 8009f86:	9303      	str	r3, [sp, #12]
 8009f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f8a:	4433      	add	r3, r6
 8009f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f8e:	e76a      	b.n	8009e66 <_svfiprintf_r+0x52>
 8009f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f94:	460c      	mov	r4, r1
 8009f96:	2001      	movs	r0, #1
 8009f98:	e7a8      	b.n	8009eec <_svfiprintf_r+0xd8>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	3401      	adds	r4, #1
 8009f9e:	9305      	str	r3, [sp, #20]
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	f04f 0c0a 	mov.w	ip, #10
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fac:	3a30      	subs	r2, #48	@ 0x30
 8009fae:	2a09      	cmp	r2, #9
 8009fb0:	d903      	bls.n	8009fba <_svfiprintf_r+0x1a6>
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d0c6      	beq.n	8009f44 <_svfiprintf_r+0x130>
 8009fb6:	9105      	str	r1, [sp, #20]
 8009fb8:	e7c4      	b.n	8009f44 <_svfiprintf_r+0x130>
 8009fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e7f0      	b.n	8009fa6 <_svfiprintf_r+0x192>
 8009fc4:	ab03      	add	r3, sp, #12
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	462a      	mov	r2, r5
 8009fca:	4b0e      	ldr	r3, [pc, #56]	@ (800a004 <_svfiprintf_r+0x1f0>)
 8009fcc:	a904      	add	r1, sp, #16
 8009fce:	4638      	mov	r0, r7
 8009fd0:	f3af 8000 	nop.w
 8009fd4:	1c42      	adds	r2, r0, #1
 8009fd6:	4606      	mov	r6, r0
 8009fd8:	d1d6      	bne.n	8009f88 <_svfiprintf_r+0x174>
 8009fda:	89ab      	ldrh	r3, [r5, #12]
 8009fdc:	065b      	lsls	r3, r3, #25
 8009fde:	f53f af2d 	bmi.w	8009e3c <_svfiprintf_r+0x28>
 8009fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fe4:	e72c      	b.n	8009e40 <_svfiprintf_r+0x2c>
 8009fe6:	ab03      	add	r3, sp, #12
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	462a      	mov	r2, r5
 8009fec:	4b05      	ldr	r3, [pc, #20]	@ (800a004 <_svfiprintf_r+0x1f0>)
 8009fee:	a904      	add	r1, sp, #16
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	f000 f879 	bl	800a0e8 <_printf_i>
 8009ff6:	e7ed      	b.n	8009fd4 <_svfiprintf_r+0x1c0>
 8009ff8:	0800cdf0 	.word	0x0800cdf0
 8009ffc:	0800cdfa 	.word	0x0800cdfa
 800a000:	00000000 	.word	0x00000000
 800a004:	08009d5d 	.word	0x08009d5d
 800a008:	0800cdf6 	.word	0x0800cdf6

0800a00c <_printf_common>:
 800a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a010:	4616      	mov	r6, r2
 800a012:	4698      	mov	r8, r3
 800a014:	688a      	ldr	r2, [r1, #8]
 800a016:	690b      	ldr	r3, [r1, #16]
 800a018:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a01c:	4293      	cmp	r3, r2
 800a01e:	bfb8      	it	lt
 800a020:	4613      	movlt	r3, r2
 800a022:	6033      	str	r3, [r6, #0]
 800a024:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a028:	4607      	mov	r7, r0
 800a02a:	460c      	mov	r4, r1
 800a02c:	b10a      	cbz	r2, 800a032 <_printf_common+0x26>
 800a02e:	3301      	adds	r3, #1
 800a030:	6033      	str	r3, [r6, #0]
 800a032:	6823      	ldr	r3, [r4, #0]
 800a034:	0699      	lsls	r1, r3, #26
 800a036:	bf42      	ittt	mi
 800a038:	6833      	ldrmi	r3, [r6, #0]
 800a03a:	3302      	addmi	r3, #2
 800a03c:	6033      	strmi	r3, [r6, #0]
 800a03e:	6825      	ldr	r5, [r4, #0]
 800a040:	f015 0506 	ands.w	r5, r5, #6
 800a044:	d106      	bne.n	800a054 <_printf_common+0x48>
 800a046:	f104 0a19 	add.w	sl, r4, #25
 800a04a:	68e3      	ldr	r3, [r4, #12]
 800a04c:	6832      	ldr	r2, [r6, #0]
 800a04e:	1a9b      	subs	r3, r3, r2
 800a050:	42ab      	cmp	r3, r5
 800a052:	dc26      	bgt.n	800a0a2 <_printf_common+0x96>
 800a054:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a058:	6822      	ldr	r2, [r4, #0]
 800a05a:	3b00      	subs	r3, #0
 800a05c:	bf18      	it	ne
 800a05e:	2301      	movne	r3, #1
 800a060:	0692      	lsls	r2, r2, #26
 800a062:	d42b      	bmi.n	800a0bc <_printf_common+0xb0>
 800a064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a068:	4641      	mov	r1, r8
 800a06a:	4638      	mov	r0, r7
 800a06c:	47c8      	blx	r9
 800a06e:	3001      	adds	r0, #1
 800a070:	d01e      	beq.n	800a0b0 <_printf_common+0xa4>
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	6922      	ldr	r2, [r4, #16]
 800a076:	f003 0306 	and.w	r3, r3, #6
 800a07a:	2b04      	cmp	r3, #4
 800a07c:	bf02      	ittt	eq
 800a07e:	68e5      	ldreq	r5, [r4, #12]
 800a080:	6833      	ldreq	r3, [r6, #0]
 800a082:	1aed      	subeq	r5, r5, r3
 800a084:	68a3      	ldr	r3, [r4, #8]
 800a086:	bf0c      	ite	eq
 800a088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a08c:	2500      	movne	r5, #0
 800a08e:	4293      	cmp	r3, r2
 800a090:	bfc4      	itt	gt
 800a092:	1a9b      	subgt	r3, r3, r2
 800a094:	18ed      	addgt	r5, r5, r3
 800a096:	2600      	movs	r6, #0
 800a098:	341a      	adds	r4, #26
 800a09a:	42b5      	cmp	r5, r6
 800a09c:	d11a      	bne.n	800a0d4 <_printf_common+0xc8>
 800a09e:	2000      	movs	r0, #0
 800a0a0:	e008      	b.n	800a0b4 <_printf_common+0xa8>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	4652      	mov	r2, sl
 800a0a6:	4641      	mov	r1, r8
 800a0a8:	4638      	mov	r0, r7
 800a0aa:	47c8      	blx	r9
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d103      	bne.n	800a0b8 <_printf_common+0xac>
 800a0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b8:	3501      	adds	r5, #1
 800a0ba:	e7c6      	b.n	800a04a <_printf_common+0x3e>
 800a0bc:	18e1      	adds	r1, r4, r3
 800a0be:	1c5a      	adds	r2, r3, #1
 800a0c0:	2030      	movs	r0, #48	@ 0x30
 800a0c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0c6:	4422      	add	r2, r4
 800a0c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0d0:	3302      	adds	r3, #2
 800a0d2:	e7c7      	b.n	800a064 <_printf_common+0x58>
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	4622      	mov	r2, r4
 800a0d8:	4641      	mov	r1, r8
 800a0da:	4638      	mov	r0, r7
 800a0dc:	47c8      	blx	r9
 800a0de:	3001      	adds	r0, #1
 800a0e0:	d0e6      	beq.n	800a0b0 <_printf_common+0xa4>
 800a0e2:	3601      	adds	r6, #1
 800a0e4:	e7d9      	b.n	800a09a <_printf_common+0x8e>
	...

0800a0e8 <_printf_i>:
 800a0e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0ec:	7e0f      	ldrb	r7, [r1, #24]
 800a0ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a0f0:	2f78      	cmp	r7, #120	@ 0x78
 800a0f2:	4691      	mov	r9, r2
 800a0f4:	4680      	mov	r8, r0
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	469a      	mov	sl, r3
 800a0fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a0fe:	d807      	bhi.n	800a110 <_printf_i+0x28>
 800a100:	2f62      	cmp	r7, #98	@ 0x62
 800a102:	d80a      	bhi.n	800a11a <_printf_i+0x32>
 800a104:	2f00      	cmp	r7, #0
 800a106:	f000 80d1 	beq.w	800a2ac <_printf_i+0x1c4>
 800a10a:	2f58      	cmp	r7, #88	@ 0x58
 800a10c:	f000 80b8 	beq.w	800a280 <_printf_i+0x198>
 800a110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a118:	e03a      	b.n	800a190 <_printf_i+0xa8>
 800a11a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a11e:	2b15      	cmp	r3, #21
 800a120:	d8f6      	bhi.n	800a110 <_printf_i+0x28>
 800a122:	a101      	add	r1, pc, #4	@ (adr r1, 800a128 <_printf_i+0x40>)
 800a124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a128:	0800a181 	.word	0x0800a181
 800a12c:	0800a195 	.word	0x0800a195
 800a130:	0800a111 	.word	0x0800a111
 800a134:	0800a111 	.word	0x0800a111
 800a138:	0800a111 	.word	0x0800a111
 800a13c:	0800a111 	.word	0x0800a111
 800a140:	0800a195 	.word	0x0800a195
 800a144:	0800a111 	.word	0x0800a111
 800a148:	0800a111 	.word	0x0800a111
 800a14c:	0800a111 	.word	0x0800a111
 800a150:	0800a111 	.word	0x0800a111
 800a154:	0800a293 	.word	0x0800a293
 800a158:	0800a1bf 	.word	0x0800a1bf
 800a15c:	0800a24d 	.word	0x0800a24d
 800a160:	0800a111 	.word	0x0800a111
 800a164:	0800a111 	.word	0x0800a111
 800a168:	0800a2b5 	.word	0x0800a2b5
 800a16c:	0800a111 	.word	0x0800a111
 800a170:	0800a1bf 	.word	0x0800a1bf
 800a174:	0800a111 	.word	0x0800a111
 800a178:	0800a111 	.word	0x0800a111
 800a17c:	0800a255 	.word	0x0800a255
 800a180:	6833      	ldr	r3, [r6, #0]
 800a182:	1d1a      	adds	r2, r3, #4
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	6032      	str	r2, [r6, #0]
 800a188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a18c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a190:	2301      	movs	r3, #1
 800a192:	e09c      	b.n	800a2ce <_printf_i+0x1e6>
 800a194:	6833      	ldr	r3, [r6, #0]
 800a196:	6820      	ldr	r0, [r4, #0]
 800a198:	1d19      	adds	r1, r3, #4
 800a19a:	6031      	str	r1, [r6, #0]
 800a19c:	0606      	lsls	r6, r0, #24
 800a19e:	d501      	bpl.n	800a1a4 <_printf_i+0xbc>
 800a1a0:	681d      	ldr	r5, [r3, #0]
 800a1a2:	e003      	b.n	800a1ac <_printf_i+0xc4>
 800a1a4:	0645      	lsls	r5, r0, #25
 800a1a6:	d5fb      	bpl.n	800a1a0 <_printf_i+0xb8>
 800a1a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1ac:	2d00      	cmp	r5, #0
 800a1ae:	da03      	bge.n	800a1b8 <_printf_i+0xd0>
 800a1b0:	232d      	movs	r3, #45	@ 0x2d
 800a1b2:	426d      	negs	r5, r5
 800a1b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1b8:	4858      	ldr	r0, [pc, #352]	@ (800a31c <_printf_i+0x234>)
 800a1ba:	230a      	movs	r3, #10
 800a1bc:	e011      	b.n	800a1e2 <_printf_i+0xfa>
 800a1be:	6821      	ldr	r1, [r4, #0]
 800a1c0:	6833      	ldr	r3, [r6, #0]
 800a1c2:	0608      	lsls	r0, r1, #24
 800a1c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a1c8:	d402      	bmi.n	800a1d0 <_printf_i+0xe8>
 800a1ca:	0649      	lsls	r1, r1, #25
 800a1cc:	bf48      	it	mi
 800a1ce:	b2ad      	uxthmi	r5, r5
 800a1d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1d2:	4852      	ldr	r0, [pc, #328]	@ (800a31c <_printf_i+0x234>)
 800a1d4:	6033      	str	r3, [r6, #0]
 800a1d6:	bf14      	ite	ne
 800a1d8:	230a      	movne	r3, #10
 800a1da:	2308      	moveq	r3, #8
 800a1dc:	2100      	movs	r1, #0
 800a1de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a1e2:	6866      	ldr	r6, [r4, #4]
 800a1e4:	60a6      	str	r6, [r4, #8]
 800a1e6:	2e00      	cmp	r6, #0
 800a1e8:	db05      	blt.n	800a1f6 <_printf_i+0x10e>
 800a1ea:	6821      	ldr	r1, [r4, #0]
 800a1ec:	432e      	orrs	r6, r5
 800a1ee:	f021 0104 	bic.w	r1, r1, #4
 800a1f2:	6021      	str	r1, [r4, #0]
 800a1f4:	d04b      	beq.n	800a28e <_printf_i+0x1a6>
 800a1f6:	4616      	mov	r6, r2
 800a1f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a1fc:	fb03 5711 	mls	r7, r3, r1, r5
 800a200:	5dc7      	ldrb	r7, [r0, r7]
 800a202:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a206:	462f      	mov	r7, r5
 800a208:	42bb      	cmp	r3, r7
 800a20a:	460d      	mov	r5, r1
 800a20c:	d9f4      	bls.n	800a1f8 <_printf_i+0x110>
 800a20e:	2b08      	cmp	r3, #8
 800a210:	d10b      	bne.n	800a22a <_printf_i+0x142>
 800a212:	6823      	ldr	r3, [r4, #0]
 800a214:	07df      	lsls	r7, r3, #31
 800a216:	d508      	bpl.n	800a22a <_printf_i+0x142>
 800a218:	6923      	ldr	r3, [r4, #16]
 800a21a:	6861      	ldr	r1, [r4, #4]
 800a21c:	4299      	cmp	r1, r3
 800a21e:	bfde      	ittt	le
 800a220:	2330      	movle	r3, #48	@ 0x30
 800a222:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a226:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a22a:	1b92      	subs	r2, r2, r6
 800a22c:	6122      	str	r2, [r4, #16]
 800a22e:	f8cd a000 	str.w	sl, [sp]
 800a232:	464b      	mov	r3, r9
 800a234:	aa03      	add	r2, sp, #12
 800a236:	4621      	mov	r1, r4
 800a238:	4640      	mov	r0, r8
 800a23a:	f7ff fee7 	bl	800a00c <_printf_common>
 800a23e:	3001      	adds	r0, #1
 800a240:	d14a      	bne.n	800a2d8 <_printf_i+0x1f0>
 800a242:	f04f 30ff 	mov.w	r0, #4294967295
 800a246:	b004      	add	sp, #16
 800a248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a24c:	6823      	ldr	r3, [r4, #0]
 800a24e:	f043 0320 	orr.w	r3, r3, #32
 800a252:	6023      	str	r3, [r4, #0]
 800a254:	4832      	ldr	r0, [pc, #200]	@ (800a320 <_printf_i+0x238>)
 800a256:	2778      	movs	r7, #120	@ 0x78
 800a258:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a25c:	6823      	ldr	r3, [r4, #0]
 800a25e:	6831      	ldr	r1, [r6, #0]
 800a260:	061f      	lsls	r7, r3, #24
 800a262:	f851 5b04 	ldr.w	r5, [r1], #4
 800a266:	d402      	bmi.n	800a26e <_printf_i+0x186>
 800a268:	065f      	lsls	r7, r3, #25
 800a26a:	bf48      	it	mi
 800a26c:	b2ad      	uxthmi	r5, r5
 800a26e:	6031      	str	r1, [r6, #0]
 800a270:	07d9      	lsls	r1, r3, #31
 800a272:	bf44      	itt	mi
 800a274:	f043 0320 	orrmi.w	r3, r3, #32
 800a278:	6023      	strmi	r3, [r4, #0]
 800a27a:	b11d      	cbz	r5, 800a284 <_printf_i+0x19c>
 800a27c:	2310      	movs	r3, #16
 800a27e:	e7ad      	b.n	800a1dc <_printf_i+0xf4>
 800a280:	4826      	ldr	r0, [pc, #152]	@ (800a31c <_printf_i+0x234>)
 800a282:	e7e9      	b.n	800a258 <_printf_i+0x170>
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	f023 0320 	bic.w	r3, r3, #32
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	e7f6      	b.n	800a27c <_printf_i+0x194>
 800a28e:	4616      	mov	r6, r2
 800a290:	e7bd      	b.n	800a20e <_printf_i+0x126>
 800a292:	6833      	ldr	r3, [r6, #0]
 800a294:	6825      	ldr	r5, [r4, #0]
 800a296:	6961      	ldr	r1, [r4, #20]
 800a298:	1d18      	adds	r0, r3, #4
 800a29a:	6030      	str	r0, [r6, #0]
 800a29c:	062e      	lsls	r6, r5, #24
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	d501      	bpl.n	800a2a6 <_printf_i+0x1be>
 800a2a2:	6019      	str	r1, [r3, #0]
 800a2a4:	e002      	b.n	800a2ac <_printf_i+0x1c4>
 800a2a6:	0668      	lsls	r0, r5, #25
 800a2a8:	d5fb      	bpl.n	800a2a2 <_printf_i+0x1ba>
 800a2aa:	8019      	strh	r1, [r3, #0]
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	6123      	str	r3, [r4, #16]
 800a2b0:	4616      	mov	r6, r2
 800a2b2:	e7bc      	b.n	800a22e <_printf_i+0x146>
 800a2b4:	6833      	ldr	r3, [r6, #0]
 800a2b6:	1d1a      	adds	r2, r3, #4
 800a2b8:	6032      	str	r2, [r6, #0]
 800a2ba:	681e      	ldr	r6, [r3, #0]
 800a2bc:	6862      	ldr	r2, [r4, #4]
 800a2be:	2100      	movs	r1, #0
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	f7f5 ff95 	bl	80001f0 <memchr>
 800a2c6:	b108      	cbz	r0, 800a2cc <_printf_i+0x1e4>
 800a2c8:	1b80      	subs	r0, r0, r6
 800a2ca:	6060      	str	r0, [r4, #4]
 800a2cc:	6863      	ldr	r3, [r4, #4]
 800a2ce:	6123      	str	r3, [r4, #16]
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2d6:	e7aa      	b.n	800a22e <_printf_i+0x146>
 800a2d8:	6923      	ldr	r3, [r4, #16]
 800a2da:	4632      	mov	r2, r6
 800a2dc:	4649      	mov	r1, r9
 800a2de:	4640      	mov	r0, r8
 800a2e0:	47d0      	blx	sl
 800a2e2:	3001      	adds	r0, #1
 800a2e4:	d0ad      	beq.n	800a242 <_printf_i+0x15a>
 800a2e6:	6823      	ldr	r3, [r4, #0]
 800a2e8:	079b      	lsls	r3, r3, #30
 800a2ea:	d413      	bmi.n	800a314 <_printf_i+0x22c>
 800a2ec:	68e0      	ldr	r0, [r4, #12]
 800a2ee:	9b03      	ldr	r3, [sp, #12]
 800a2f0:	4298      	cmp	r0, r3
 800a2f2:	bfb8      	it	lt
 800a2f4:	4618      	movlt	r0, r3
 800a2f6:	e7a6      	b.n	800a246 <_printf_i+0x15e>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	4632      	mov	r2, r6
 800a2fc:	4649      	mov	r1, r9
 800a2fe:	4640      	mov	r0, r8
 800a300:	47d0      	blx	sl
 800a302:	3001      	adds	r0, #1
 800a304:	d09d      	beq.n	800a242 <_printf_i+0x15a>
 800a306:	3501      	adds	r5, #1
 800a308:	68e3      	ldr	r3, [r4, #12]
 800a30a:	9903      	ldr	r1, [sp, #12]
 800a30c:	1a5b      	subs	r3, r3, r1
 800a30e:	42ab      	cmp	r3, r5
 800a310:	dcf2      	bgt.n	800a2f8 <_printf_i+0x210>
 800a312:	e7eb      	b.n	800a2ec <_printf_i+0x204>
 800a314:	2500      	movs	r5, #0
 800a316:	f104 0619 	add.w	r6, r4, #25
 800a31a:	e7f5      	b.n	800a308 <_printf_i+0x220>
 800a31c:	0800ce01 	.word	0x0800ce01
 800a320:	0800ce12 	.word	0x0800ce12

0800a324 <memmove>:
 800a324:	4288      	cmp	r0, r1
 800a326:	b510      	push	{r4, lr}
 800a328:	eb01 0402 	add.w	r4, r1, r2
 800a32c:	d902      	bls.n	800a334 <memmove+0x10>
 800a32e:	4284      	cmp	r4, r0
 800a330:	4623      	mov	r3, r4
 800a332:	d807      	bhi.n	800a344 <memmove+0x20>
 800a334:	1e43      	subs	r3, r0, #1
 800a336:	42a1      	cmp	r1, r4
 800a338:	d008      	beq.n	800a34c <memmove+0x28>
 800a33a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a33e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a342:	e7f8      	b.n	800a336 <memmove+0x12>
 800a344:	4402      	add	r2, r0
 800a346:	4601      	mov	r1, r0
 800a348:	428a      	cmp	r2, r1
 800a34a:	d100      	bne.n	800a34e <memmove+0x2a>
 800a34c:	bd10      	pop	{r4, pc}
 800a34e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a356:	e7f7      	b.n	800a348 <memmove+0x24>

0800a358 <_sbrk_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	4d06      	ldr	r5, [pc, #24]	@ (800a374 <_sbrk_r+0x1c>)
 800a35c:	2300      	movs	r3, #0
 800a35e:	4604      	mov	r4, r0
 800a360:	4608      	mov	r0, r1
 800a362:	602b      	str	r3, [r5, #0]
 800a364:	f7f7 fdde 	bl	8001f24 <_sbrk>
 800a368:	1c43      	adds	r3, r0, #1
 800a36a:	d102      	bne.n	800a372 <_sbrk_r+0x1a>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	b103      	cbz	r3, 800a372 <_sbrk_r+0x1a>
 800a370:	6023      	str	r3, [r4, #0]
 800a372:	bd38      	pop	{r3, r4, r5, pc}
 800a374:	200048ac 	.word	0x200048ac

0800a378 <_realloc_r>:
 800a378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a37c:	4607      	mov	r7, r0
 800a37e:	4614      	mov	r4, r2
 800a380:	460d      	mov	r5, r1
 800a382:	b921      	cbnz	r1, 800a38e <_realloc_r+0x16>
 800a384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a388:	4611      	mov	r1, r2
 800a38a:	f7ff bc5b 	b.w	8009c44 <_malloc_r>
 800a38e:	b92a      	cbnz	r2, 800a39c <_realloc_r+0x24>
 800a390:	f7ff fbec 	bl	8009b6c <_free_r>
 800a394:	4625      	mov	r5, r4
 800a396:	4628      	mov	r0, r5
 800a398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a39c:	f000 f81a 	bl	800a3d4 <_malloc_usable_size_r>
 800a3a0:	4284      	cmp	r4, r0
 800a3a2:	4606      	mov	r6, r0
 800a3a4:	d802      	bhi.n	800a3ac <_realloc_r+0x34>
 800a3a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a3aa:	d8f4      	bhi.n	800a396 <_realloc_r+0x1e>
 800a3ac:	4621      	mov	r1, r4
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	f7ff fc48 	bl	8009c44 <_malloc_r>
 800a3b4:	4680      	mov	r8, r0
 800a3b6:	b908      	cbnz	r0, 800a3bc <_realloc_r+0x44>
 800a3b8:	4645      	mov	r5, r8
 800a3ba:	e7ec      	b.n	800a396 <_realloc_r+0x1e>
 800a3bc:	42b4      	cmp	r4, r6
 800a3be:	4622      	mov	r2, r4
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	bf28      	it	cs
 800a3c4:	4632      	movcs	r2, r6
 800a3c6:	f7ff fbc3 	bl	8009b50 <memcpy>
 800a3ca:	4629      	mov	r1, r5
 800a3cc:	4638      	mov	r0, r7
 800a3ce:	f7ff fbcd 	bl	8009b6c <_free_r>
 800a3d2:	e7f1      	b.n	800a3b8 <_realloc_r+0x40>

0800a3d4 <_malloc_usable_size_r>:
 800a3d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d8:	1f18      	subs	r0, r3, #4
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	bfbc      	itt	lt
 800a3de:	580b      	ldrlt	r3, [r1, r0]
 800a3e0:	18c0      	addlt	r0, r0, r3
 800a3e2:	4770      	bx	lr

0800a3e4 <_init>:
 800a3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e6:	bf00      	nop
 800a3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ea:	bc08      	pop	{r3}
 800a3ec:	469e      	mov	lr, r3
 800a3ee:	4770      	bx	lr

0800a3f0 <_fini>:
 800a3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f2:	bf00      	nop
 800a3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3f6:	bc08      	pop	{r3}
 800a3f8:	469e      	mov	lr, r3
 800a3fa:	4770      	bx	lr
