/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [34:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  reg [11:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [19:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire [26:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_64z;
  wire [20:0] celloutsig_0_68z;
  wire [11:0] celloutsig_0_69z;
  reg [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_72z;
  wire [11:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_80z;
  wire [11:0] celloutsig_0_83z;
  wire [2:0] celloutsig_0_84z;
  wire [9:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [26:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_18z[6:1];
  assign celloutsig_0_0z = in_data[5:0] * in_data[90:85];
  assign celloutsig_0_3z = celloutsig_0_2z[11:5] * in_data[48:42];
  assign celloutsig_0_32z = { celloutsig_0_18z[6:1], celloutsig_0_11z, celloutsig_0_22z } * { celloutsig_0_1z[15:0], celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_0z[4:2] * celloutsig_0_8z[4:2];
  assign celloutsig_0_37z = celloutsig_0_18z[5:2] * celloutsig_0_12z[5:2];
  assign celloutsig_0_4z = celloutsig_0_0z[5:2] * celloutsig_0_1z[9:6];
  assign celloutsig_0_50z = celloutsig_0_13z[5:1] * celloutsig_0_3z[4:0];
  assign celloutsig_0_5z = in_data[47:21] * { celloutsig_0_1z[17:5], celloutsig_0_2z };
  assign celloutsig_0_52z = celloutsig_0_50z[4:1] * celloutsig_0_32z[6:3];
  assign celloutsig_0_53z = { celloutsig_0_15z[18:15], celloutsig_0_37z } * { celloutsig_0_17z[3], celloutsig_0_9z };
  assign celloutsig_0_54z = { celloutsig_0_52z[2], celloutsig_0_37z } * _00_[5:1];
  assign celloutsig_0_64z = { celloutsig_0_54z[4], celloutsig_0_15z } * { celloutsig_0_1z[24:9], celloutsig_0_50z };
  assign celloutsig_0_68z = { celloutsig_0_29z[7:4], celloutsig_0_19z, celloutsig_0_29z } * celloutsig_0_64z;
  assign celloutsig_0_69z = { celloutsig_0_30z[3:0], celloutsig_0_53z } * celloutsig_0_24z[12:1];
  assign celloutsig_0_72z = celloutsig_0_69z[7:5] * celloutsig_0_9z[4:2];
  assign celloutsig_0_7z = { celloutsig_0_2z[12:7], celloutsig_0_0z } * in_data[41:30];
  assign celloutsig_0_80z = { celloutsig_0_24z[10:4], celloutsig_0_18z, celloutsig_0_72z } * { celloutsig_0_25z[2:0], celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_7z[10:1] * { celloutsig_0_2z[9:4], celloutsig_0_4z };
  assign celloutsig_0_83z = celloutsig_0_80z[14:3] * { celloutsig_0_68z[19:17], celloutsig_0_35z, _00_ };
  assign celloutsig_0_84z = celloutsig_0_72z * celloutsig_0_54z[2:0];
  assign celloutsig_1_0z = in_data[118:110] * in_data[182:174];
  assign celloutsig_1_1z = in_data[120:118] * in_data[170:168];
  assign celloutsig_1_2z = in_data[140:135] * in_data[130:125];
  assign celloutsig_1_3z = { in_data[97], celloutsig_1_1z } * celloutsig_1_2z[5:2];
  assign celloutsig_1_4z = celloutsig_1_3z * celloutsig_1_3z;
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[9:6] * in_data[106:103];
  assign celloutsig_1_7z = { celloutsig_1_6z[3:2], celloutsig_1_4z } * { celloutsig_1_0z[6:4], celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_3z * celloutsig_0_8z[8:2];
  assign celloutsig_1_9z = { in_data[175:165], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } * { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[140:130], celloutsig_1_3z, celloutsig_1_6z } * in_data[168:150];
  assign celloutsig_1_11z = celloutsig_1_10z[8:2] * { celloutsig_1_3z[3:1], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_9z[19:14] * celloutsig_1_0z[5:0];
  assign celloutsig_1_16z = { celloutsig_1_9z[21:20], celloutsig_1_5z } * { celloutsig_1_11z[4:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_2z[11:4], celloutsig_0_9z } * { celloutsig_0_0z[3:0], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_2z[4:0] * celloutsig_1_16z[16:12];
  assign celloutsig_1_19z = { celloutsig_1_5z[11:2], celloutsig_1_2z } * { celloutsig_1_16z[11:2], celloutsig_1_12z };
  assign celloutsig_0_11z = celloutsig_0_9z[3:1] * in_data[84:82];
  assign celloutsig_0_1z = in_data[66:32] * { in_data[82:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_2z[13:8] * celloutsig_0_8z[8:3];
  assign celloutsig_0_14z = celloutsig_0_4z * celloutsig_0_2z[4:1];
  assign celloutsig_0_15z = { celloutsig_0_4z[2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z } * { celloutsig_0_7z[9:0], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_13z[4:2] * celloutsig_0_8z[3:1];
  assign celloutsig_0_17z = celloutsig_0_8z[4:0] * celloutsig_0_10z[10:6];
  assign celloutsig_0_18z = { celloutsig_0_2z[11], celloutsig_0_11z, celloutsig_0_11z } * { celloutsig_0_7z[6], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_9z[6:2] * { celloutsig_0_14z[1:0], celloutsig_0_16z };
  assign celloutsig_0_20z = celloutsig_0_13z * celloutsig_0_8z[6:1];
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_19z } * { celloutsig_0_5z[9:3], celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[29:16] * { in_data[35:34], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_14z[0], celloutsig_0_14z, celloutsig_0_9z } * { celloutsig_0_9z[5:0], celloutsig_0_20z };
  assign celloutsig_0_24z = { celloutsig_0_23z[9:4], celloutsig_0_12z } * { celloutsig_0_23z[11:2], celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_16z[1], celloutsig_0_13z } * celloutsig_0_6z[8:2];
  assign celloutsig_0_30z = { celloutsig_0_25z[5:3], celloutsig_0_11z } * { celloutsig_0_13z[2:0], celloutsig_0_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[4:0], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_12z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_1z[13:7];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_29z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_6z[8:4], celloutsig_0_25z };
  assign { out_data[132:128], out_data[111:96], out_data[43:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
