# MOVUPS

Move Unaligned Packed Single Precision Floating-Point Values

InstructionMode Feature SupportFlagNP 0F 10 /rAV/VSSEMove unaligned packed single precision floating-MOVUPS xmm1, xmm2/m128point from xmm2/mem to xmm1.NP 0F 11 /rBV/VSSEMove unaligned packed single precision floating-MOVUPS xmm2/m128, xmm1point from xmm1 to xmm2/mem.VEX.128.0F.WIG 10 /rAV/VAVXMove unaligned packed single precision floating-VMOVUPS xmm1, xmm2/m128point from xmm2/mem to xmm1.VEX.128.0F.WIG 11 /rBV/VAVXMove unaligned packed single precision floating-VMOVUPS xmm2/m128, xmm1point from xmm1 to xmm2/mem.VEX.256.0F.WIG 10 /rAV/VAVXMove unaligned packed single precision floating-VMOVUPS ymm1, ymm2/m256point from ymm2/mem to ymm1.VEX.256.0F.WIG 11 /rBV/VAVXMove unaligned packed single precision floating-VMOVUPS ymm2/m256, ymm1point from ymm1 to ymm2/mem.EVEX.128.0F.W0 10 /rCV/VAVX512VLMove unaligned packed single precision floating-VMOVUPS xmm1 {k1}{z}, xmm2/m128AVX512Fpoint values from xmm2/m128 to xmm1 using writemask k1.EVEX.256.0F.W0 10 /rCV/VAVX512VLMove unaligned packed single precision floating-VMOVUPS ymm1 {k1}{z}, ymm2/m256AVX512Fpoint values from ymm2/m256 to ymm1 using writemask k1.EVEX.512.0F.W0 10 /rCV/VAVX512FMove unaligned packed single precision floating-VMOVUPS zmm1 {k1}{z}, zmm2/m512point values from zmm2/m512 to zmm1 using writemask k1.EVEX.128.0F.W0 11 /rDV/VAVX512VLMove unaligned packed single precision floating-VMOVUPS xmm2/m128 {k1}{z}, xmm1AVX512Fpoint values from xmm1 to xmm2/m128 using writemask k1.EVEX.256.0F.W0 11 /rDV/VAVX512VLMove unaligned packed single precision floating-VMOVUPS ymm2/m256 {k1}{z}, ymm1AVX512Fpoint values from ymm1 to ymm2/m256 using writemask k1.EVEX.512.0F.W0 11 /rDV/VAVX512FMove unaligned packed single precision floating-VMOVUPS zmm2/m512 {k1}{z}, zmm1point values from zmm1 to zmm2/m512 using writemask k1.Instruction Operand EncodingOp/EnTuple TypeOperand 1Operand 2Operand 3Operand 4AN/AModRM:reg (w)ModRM:r/m (r)N/AN/ABN/AModRM:r/m (w)ModRM:reg (r)N/AN/ACFull MemModRM:reg (w)ModRM:r/m (r)N/AN/ADFull MemModRM:r/m (w)ModRM:reg (r)N/AN/ANote: VEX.vvvv and EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.EVEX.512 encoded version:Moves 512 bits of packed single precision floating-point values from the source operand (second operand) to the destination operand (first operand).
This instruction can be used to load a ZMM register from a 512-bit float32 memory location, to store the contents of a ZMM regiVEX.256 and EVEX.256 encoded versions:Moves 256 bits of packed single precision floating-point values from the source operand (second operand) to the destination operand (first operand).
This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Bits (MAXVL-1:256) of the destination register are zeroed.128-bit versions:Moves 128 bits of packed single precision floating-point values from the source operand (second operand) to the destination operand (first operand).
This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.
128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding destination register remain unchanged.When the source or destination operand is a memory operand, the operand may be unaligned without causing a general-protection exception (#GP) to be generated.VEX.128 and EVEX.128 encoded versions: Bits (MAXVL-1:128) of the destination register are zeroed.

## Exceptions

- Other Exceptions
  > Non-EVEX-encoded instruction, see Table2-21, "Type 4 Class Exception Conditions."
  > Note treatment of #AC varies. 
  > EVEX-encoded instruction, see Exceptions Type E4.nb 
  > in Table2-49, "Type E4 Class Exception Conditions."
  > Additionally:

## Operation

```C
VMOVUPS (EVEX Encoded Versions, Register-Copy Form)(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 32IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SRC[i+31:i]ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+31:i] remains unchanged*ELSE  DEST[i+31:i] := 0 ; zeroing-maskingFIFI;ENDFORDEST[MAXVL-1:VL] := 0VMOVUPS (EVEX Encoded Versions, Store-Form) (KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 32IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SRC[i+31:i]ELSE *DEST[i+31:i] remains unchanged*; merging-maskingVMOVUPS (EVEX Encoded Versions, Load-Form) (KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 32IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SRC[i+31:i]ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+31:i] remains unchanged*ELSE  DEST[i+31:i] := 0 ; zeroing-maskingFIFI;ENDFORDEST[MAXVL-1:VL] := 0VMOVUPS (VEX.256 Encoded Version, Load - and Register Copy)DEST[255:0] := SRC[255:0]DEST[MAXVL-1:256] := 0VMOVUPS (VEX.256 Encoded Version, Store-Form)DEST[255:0] := SRC[255:0]VMOVUPS (VEX.128 Encoded Version)DEST[127:0] := SRC[127:0]DEST[MAXVL-1:128] := 0MOVUPS (128-bit Load- and Register-Copy- Form Legacy SSE Version)DEST[127:0] := SRC[127:0]DEST[MAXVL-1:128] (Unmodified)(V)MOVUPS (128-bit Store-Form Version)DEST[127:0] := SRC[127:0]Intel C/C++ Compiler Intrinsic EquivalentVMOVUPS __m512 _mm512_loadu_ps( void * s);VMOVUPS __m512 _mm512_mask_loadu_ps(__m512 a, __mmask16 k, void * s);VMOVUPS __m512 _mm512_maskz_loadu_ps( __mmask16 k, void * s);VMOVUPS void _mm512_storeu_ps( void * d, __m512 a);VMOVUPS void _mm512_mask_storeu_ps( void * d, __mmask8 k, __m512 a);VMOVUPS __m256 _mm256_mask_loadu_ps(__m256 a, __mmask8 k, void * s);VMOVUPS __m256 _mm256_maskz_loadu_ps( __mmask8 k, void * s);VMOVUPS void _mm256_mask_storeu_ps( void * d, __mmask8 k, __m256 a);VMOVUPS __m128 _mm_mask_loadu_ps(__m128 a, __mmask8 k, void * s);VMOVUPS __m128 _mm_maskz_loadu_ps( __mmask8 k, void * s);VMOVUPS void _mm_mask_storeu_ps( void * d, __mmask8 k, __m128 a);MOVUPS __m256 _mm256_loadu_ps ( float * p);MOVUPS void _mm256 _storeu_ps( float *p, __m256 a);MOVUPS __m128 _mm_loadu_ps ( float * p);MOVUPS void _mm_storeu_ps( float *p, __m128 a);
```
