<stg><name>ClefiaF0Xor.125</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:0 %rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="7">
<![CDATA[
entry:1 %rk_offset_cast = zext i7 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %src_addr = getelementptr i8 %src, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %src_addr_36 = getelementptr i8 %src, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="src_addr_36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_36 = load i4 %src_addr_36

]]></Node>
<StgValue><ssdm name="src_load_36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %add_ln121 = add i7 %rk_offset_read, i7 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
entry:8 %zext_ln121 = zext i7 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_31"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_36 = load i4 %src_addr_36

]]></Node>
<StgValue><ssdm name="src_load_36"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_16 = load i8 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %src_addr_37 = getelementptr i8 %src, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="src_addr_37"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_37 = load i4 %src_addr_37

]]></Node>
<StgValue><ssdm name="src_load_37"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %src_addr_38 = getelementptr i8 %src, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="src_addr_38"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_38 = load i4 %src_addr_38

]]></Node>
<StgValue><ssdm name="src_load_38"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %dst_addr = getelementptr i8 %dst, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:89 %store_ln117 = store i8 %src_load, i4 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %dst_addr_36 = getelementptr i8 %dst, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dst_addr_36"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:91 %store_ln117 = store i8 %src_load_36, i4 %dst_addr_36

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_16 = load i8 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_16"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %xor_ln124_1 = xor i8 %rk_load_16, i8 %src_load_36

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:14 %add_ln121_67 = add i7 %rk_offset_read, i7 2

]]></Node>
<StgValue><ssdm name="add_ln121_67"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
entry:15 %zext_ln121_102 = zext i7 %add_ln121_67

]]></Node>
<StgValue><ssdm name="zext_ln121_102"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %rk_addr_32 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_102

]]></Node>
<StgValue><ssdm name="rk_addr_32"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_37 = load i4 %src_addr_37

]]></Node>
<StgValue><ssdm name="src_load_37"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_17 = load i8 %rk_addr_32

]]></Node>
<StgValue><ssdm name="rk_load_17"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_38 = load i4 %src_addr_38

]]></Node>
<StgValue><ssdm name="src_load_38"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln150 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %dst_addr_37 = getelementptr i8 %dst, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dst_addr_37"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:93 %store_ln117 = store i8 %src_load_37, i4 %dst_addr_37

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %dst_addr_38 = getelementptr i8 %dst, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dst_addr_38"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:95 %store_ln117 = store i8 %src_load_38, i4 %dst_addr_38

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_17 = load i8 %rk_addr_32

]]></Node>
<StgValue><ssdm name="rk_load_17"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xor_ln124_2 = xor i8 %rk_load_17, i8 %src_load_37

]]></Node>
<StgValue><ssdm name="xor_ln124_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:21 %add_ln121_68 = add i7 %rk_offset_read, i7 3

]]></Node>
<StgValue><ssdm name="add_ln121_68"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
entry:22 %zext_ln121_103 = zext i7 %add_ln121_68

]]></Node>
<StgValue><ssdm name="zext_ln121_103"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %rk_addr_33 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_103

]]></Node>
<StgValue><ssdm name="rk_addr_33"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_18 = load i8 %rk_addr_33

]]></Node>
<StgValue><ssdm name="rk_load_18"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln151 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_16 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_16"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:70 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %xor_ln132_56 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_56"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:72 %select_ln131_56 = select i1 %tmp_124, i8 %xor_ln132_56, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_56"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
entry:73 %trunc_ln134_56 = trunc i8 %select_ln131_56

]]></Node>
<StgValue><ssdm name="trunc_ln134_56"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:74 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:75 %x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:76 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 6

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:77 %xor_ln132_57 = xor i8 %x_assign_25, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_57"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:78 %select_ln131_57 = select i1 %tmp_126, i8 %xor_ln132_57, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="select_ln131_57"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8">
<![CDATA[
entry:79 %trunc_ln134_57 = trunc i8 %select_ln131_57

]]></Node>
<StgValue><ssdm name="trunc_ln134_57"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:80 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_18 = load i8 %rk_addr_33

]]></Node>
<StgValue><ssdm name="rk_load_18"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %xor_ln124_34 = xor i8 %rk_load_18, i8 %src_load_38

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_16 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_16"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln152 = zext i8 %xor_ln124_2

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_17 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_17"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %xor_ln132 = xor i8 %z_16, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:42 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8">
<![CDATA[
entry:43 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:44 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:45 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:82 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln132_58 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_58"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %select_ln131_58 = select i1 %tmp_128, i8 %xor_ln132_58, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_58"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8">
<![CDATA[
entry:85 %trunc_ln134_58 = trunc i8 %select_ln131_58

]]></Node>
<StgValue><ssdm name="trunc_ln134_58"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:86 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_17 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_17"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:37 %zext_ln153 = zext i8 %xor_ln124_34

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_18 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:46 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %xor_ln132_52 = xor i8 %z_17, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_52"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:48 %select_ln131_52 = select i1 %tmp_116, i8 %xor_ln132_52, i8 %z_17

]]></Node>
<StgValue><ssdm name="select_ln131_52"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8">
<![CDATA[
entry:49 %trunc_ln134_52 = trunc i8 %select_ln131_52

]]></Node>
<StgValue><ssdm name="trunc_ln134_52"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:50 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:51 %x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:52 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %xor_ln132_53 = xor i8 %x_assign_23, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_53"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:54 %select_ln131_53 = select i1 %tmp_118, i8 %xor_ln132_53, i8 %x_assign_23

]]></Node>
<StgValue><ssdm name="select_ln131_53"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8">
<![CDATA[
entry:55 %trunc_ln134_53 = trunc i8 %select_ln131_53

]]></Node>
<StgValue><ssdm name="trunc_ln134_53"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:56 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_18 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:58 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %xor_ln132_54 = xor i8 %z_18, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_54"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:60 %select_ln131_54 = select i1 %tmp_120, i8 %xor_ln132_54, i8 %z_18

]]></Node>
<StgValue><ssdm name="select_ln131_54"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8">
<![CDATA[
entry:61 %trunc_ln134_54 = trunc i8 %select_ln131_54

]]></Node>
<StgValue><ssdm name="trunc_ln134_54"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:62 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:63 %x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:64 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %xor_ln132_55 = xor i8 %x_assign_24, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_55"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:66 %select_ln131_55 = select i1 %tmp_122, i8 %xor_ln132_55, i8 %x_assign_24

]]></Node>
<StgValue><ssdm name="select_ln131_55"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8">
<![CDATA[
entry:67 %trunc_ln134_55 = trunc i8 %select_ln131_55

]]></Node>
<StgValue><ssdm name="trunc_ln134_55"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:68 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %src_addr_39 = getelementptr i8 %src, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="src_addr_39"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
entry:98 %src_load_39 = load i4 %src_addr_39

]]></Node>
<StgValue><ssdm name="src_load_39"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %src_addr_40 = getelementptr i8 %src, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="src_addr_40"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
entry:107 %src_load_40 = load i4 %src_addr_40

]]></Node>
<StgValue><ssdm name="src_load_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:57 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:69 %or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="or_ln134_3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %dst_addr_39 = getelementptr i8 %dst, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dst_addr_39"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
entry:98 %src_load_39 = load i4 %src_addr_39

]]></Node>
<StgValue><ssdm name="src_load_39"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %xor_ln124_108 = xor i8 %src_load_39, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_108"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %xor_ln124_109 = xor i8 %xor_ln124_108, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_109"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:101 %xor_ln124_110 = xor i8 %x_assign_24, i8 %or_ln134_3

]]></Node>
<StgValue><ssdm name="xor_ln124_110"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %xor_ln124_111 = xor i8 %xor_ln124_110, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_111"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:103 %xor_ln124_56 = xor i8 %xor_ln124_111, i8 %xor_ln124_109

]]></Node>
<StgValue><ssdm name="xor_ln124_56"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:104 %store_ln124 = store i8 %xor_ln124_56, i4 %dst_addr_39

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %dst_addr_40 = getelementptr i8 %dst, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dst_addr_40"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
entry:107 %src_load_40 = load i4 %src_addr_40

]]></Node>
<StgValue><ssdm name="src_load_40"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:108 %xor_ln124_112 = xor i8 %src_load_40, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln124_112"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %xor_ln124_113 = xor i8 %xor_ln124_112, i8 %z_16

]]></Node>
<StgValue><ssdm name="xor_ln124_113"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %xor_ln124_114 = xor i8 %or_ln134_s, i8 %or_ln134_3

]]></Node>
<StgValue><ssdm name="xor_ln124_114"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %xor_ln124_115 = xor i8 %xor_ln124_114, i8 %x_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln124_115"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln124_57 = xor i8 %xor_ln124_115, i8 %xor_ln124_113

]]></Node>
<StgValue><ssdm name="xor_ln124_57"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:113 %store_ln124 = store i8 %xor_ln124_57, i4 %dst_addr_40

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %src_addr_41 = getelementptr i8 %src, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="src_addr_41"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
entry:116 %src_load_41 = load i4 %src_addr_41

]]></Node>
<StgValue><ssdm name="src_load_41"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %src_addr_42 = getelementptr i8 %src, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="src_addr_42"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
entry:125 %src_load_42 = load i4 %src_addr_42

]]></Node>
<StgValue><ssdm name="src_load_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:81 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_127

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:87 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %dst_addr_41 = getelementptr i8 %dst, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dst_addr_41"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
entry:116 %src_load_41 = load i4 %src_addr_41

]]></Node>
<StgValue><ssdm name="src_load_41"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:117 %xor_ln124_116 = xor i8 %src_load_41, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_116"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln124_117 = xor i8 %xor_ln124_116, i8 %z_17

]]></Node>
<StgValue><ssdm name="xor_ln124_117"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %xor_ln124_118 = xor i8 %or_ln, i8 %x_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln124_118"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:120 %xor_ln124_119 = xor i8 %xor_ln124_118, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_119"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %xor_ln124_58 = xor i8 %xor_ln124_119, i8 %xor_ln124_117

]]></Node>
<StgValue><ssdm name="xor_ln124_58"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:122 %store_ln124 = store i8 %xor_ln124_58, i4 %dst_addr_41

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %dst_addr_42 = getelementptr i8 %dst, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dst_addr_42"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
entry:125 %src_load_42 = load i4 %src_addr_42

]]></Node>
<StgValue><ssdm name="src_load_42"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln124_120 = xor i8 %src_load_42, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_120"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %xor_ln124_121 = xor i8 %xor_ln124_120, i8 %z_18

]]></Node>
<StgValue><ssdm name="xor_ln124_121"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln124_122 = xor i8 %or_ln, i8 %x_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln124_122"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %xor_ln124_123 = xor i8 %xor_ln124_122, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln124_123"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:130 %xor_ln124_59 = xor i8 %xor_ln124_123, i8 %xor_ln124_121

]]></Node>
<StgValue><ssdm name="xor_ln124_59"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:131 %store_ln124 = store i8 %xor_ln124_59, i4 %dst_addr_42

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
entry:132 %ret_ln163 = ret

]]></Node>
<StgValue><ssdm name="ret_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="rk" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="180" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i7" to="rk_offset_read" fromId="182" toId="10">
</dataflow>
<dataflow id="184" from="rk_offset" to="rk_offset_read" fromId="179" toId="10">
</dataflow>
<dataflow id="185" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="186" from="rk" to="rk_addr" fromId="178" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_187" to="rk_addr" fromId="187" toId="12">
</dataflow>
<dataflow id="189" from="rk_offset_cast" to="rk_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="190" from="src" to="src_addr" fromId="177" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_187" to="src_addr" fromId="187" toId="13">
</dataflow>
<dataflow id="192" from="StgValue_187" to="src_addr" fromId="187" toId="13">
</dataflow>
<dataflow id="193" from="src_addr" to="src_load" fromId="13" toId="14">
</dataflow>
<dataflow id="194" from="rk_addr" to="rk_load" fromId="12" toId="15">
</dataflow>
<dataflow id="195" from="src" to="src_addr_36" fromId="177" toId="16">
</dataflow>
<dataflow id="196" from="StgValue_187" to="src_addr_36" fromId="187" toId="16">
</dataflow>
<dataflow id="198" from="StgValue_197" to="src_addr_36" fromId="197" toId="16">
</dataflow>
<dataflow id="199" from="src_addr_36" to="src_load_36" fromId="16" toId="17">
</dataflow>
<dataflow id="200" from="src_addr" to="src_load" fromId="13" toId="18">
</dataflow>
<dataflow id="201" from="rk_addr" to="rk_load" fromId="12" toId="19">
</dataflow>
<dataflow id="202" from="rk_load" to="xor_ln124" fromId="19" toId="20">
</dataflow>
<dataflow id="203" from="src_load" to="xor_ln124" fromId="18" toId="20">
</dataflow>
<dataflow id="204" from="rk_offset_read" to="add_ln121" fromId="10" toId="21">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln121" fromId="205" toId="21">
</dataflow>
<dataflow id="207" from="add_ln121" to="zext_ln121" fromId="21" toId="22">
</dataflow>
<dataflow id="208" from="rk" to="rk_addr_31" fromId="178" toId="23">
</dataflow>
<dataflow id="209" from="StgValue_187" to="rk_addr_31" fromId="187" toId="23">
</dataflow>
<dataflow id="210" from="zext_ln121" to="rk_addr_31" fromId="22" toId="23">
</dataflow>
<dataflow id="211" from="src_addr_36" to="src_load_36" fromId="16" toId="24">
</dataflow>
<dataflow id="212" from="rk_addr_31" to="rk_load_16" fromId="23" toId="25">
</dataflow>
<dataflow id="213" from="src" to="src_addr_37" fromId="177" toId="26">
</dataflow>
<dataflow id="214" from="StgValue_187" to="src_addr_37" fromId="187" toId="26">
</dataflow>
<dataflow id="216" from="StgValue_215" to="src_addr_37" fromId="215" toId="26">
</dataflow>
<dataflow id="217" from="src_addr_37" to="src_load_37" fromId="26" toId="27">
</dataflow>
<dataflow id="218" from="src" to="src_addr_38" fromId="177" toId="28">
</dataflow>
<dataflow id="219" from="StgValue_187" to="src_addr_38" fromId="187" toId="28">
</dataflow>
<dataflow id="221" from="StgValue_220" to="src_addr_38" fromId="220" toId="28">
</dataflow>
<dataflow id="222" from="src_addr_38" to="src_load_38" fromId="28" toId="29">
</dataflow>
<dataflow id="223" from="dst" to="dst_addr" fromId="176" toId="30">
</dataflow>
<dataflow id="224" from="StgValue_187" to="dst_addr" fromId="187" toId="30">
</dataflow>
<dataflow id="225" from="StgValue_187" to="dst_addr" fromId="187" toId="30">
</dataflow>
<dataflow id="226" from="src_load" to="store_ln117" fromId="18" toId="31">
</dataflow>
<dataflow id="227" from="dst_addr" to="store_ln117" fromId="30" toId="31">
</dataflow>
<dataflow id="228" from="dst" to="dst_addr_36" fromId="176" toId="32">
</dataflow>
<dataflow id="229" from="StgValue_187" to="dst_addr_36" fromId="187" toId="32">
</dataflow>
<dataflow id="230" from="StgValue_197" to="dst_addr_36" fromId="197" toId="32">
</dataflow>
<dataflow id="231" from="src_load_36" to="store_ln117" fromId="24" toId="33">
</dataflow>
<dataflow id="232" from="dst_addr_36" to="store_ln117" fromId="32" toId="33">
</dataflow>
<dataflow id="233" from="rk_addr_31" to="rk_load_16" fromId="23" toId="34">
</dataflow>
<dataflow id="234" from="rk_load_16" to="xor_ln124_1" fromId="34" toId="35">
</dataflow>
<dataflow id="235" from="src_load_36" to="xor_ln124_1" fromId="24" toId="35">
</dataflow>
<dataflow id="236" from="rk_offset_read" to="add_ln121_67" fromId="10" toId="36">
</dataflow>
<dataflow id="238" from="StgValue_237" to="add_ln121_67" fromId="237" toId="36">
</dataflow>
<dataflow id="239" from="add_ln121_67" to="zext_ln121_102" fromId="36" toId="37">
</dataflow>
<dataflow id="240" from="rk" to="rk_addr_32" fromId="178" toId="38">
</dataflow>
<dataflow id="241" from="StgValue_187" to="rk_addr_32" fromId="187" toId="38">
</dataflow>
<dataflow id="242" from="zext_ln121_102" to="rk_addr_32" fromId="37" toId="38">
</dataflow>
<dataflow id="243" from="src_addr_37" to="src_load_37" fromId="26" toId="39">
</dataflow>
<dataflow id="244" from="rk_addr_32" to="rk_load_17" fromId="38" toId="40">
</dataflow>
<dataflow id="245" from="src_addr_38" to="src_load_38" fromId="28" toId="41">
</dataflow>
<dataflow id="246" from="xor_ln124" to="zext_ln150" fromId="20" toId="42">
</dataflow>
<dataflow id="247" from="clefia_s0" to="clefia_s0_addr" fromId="180" toId="43">
</dataflow>
<dataflow id="248" from="StgValue_187" to="clefia_s0_addr" fromId="187" toId="43">
</dataflow>
<dataflow id="249" from="zext_ln150" to="clefia_s0_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="250" from="clefia_s0_addr" to="z" fromId="43" toId="44">
</dataflow>
<dataflow id="251" from="dst" to="dst_addr_37" fromId="176" toId="45">
</dataflow>
<dataflow id="252" from="StgValue_187" to="dst_addr_37" fromId="187" toId="45">
</dataflow>
<dataflow id="253" from="StgValue_215" to="dst_addr_37" fromId="215" toId="45">
</dataflow>
<dataflow id="254" from="src_load_37" to="store_ln117" fromId="39" toId="46">
</dataflow>
<dataflow id="255" from="dst_addr_37" to="store_ln117" fromId="45" toId="46">
</dataflow>
<dataflow id="256" from="dst" to="dst_addr_38" fromId="176" toId="47">
</dataflow>
<dataflow id="257" from="StgValue_187" to="dst_addr_38" fromId="187" toId="47">
</dataflow>
<dataflow id="258" from="StgValue_220" to="dst_addr_38" fromId="220" toId="47">
</dataflow>
<dataflow id="259" from="src_load_38" to="store_ln117" fromId="41" toId="48">
</dataflow>
<dataflow id="260" from="dst_addr_38" to="store_ln117" fromId="47" toId="48">
</dataflow>
<dataflow id="261" from="rk_addr_32" to="rk_load_17" fromId="38" toId="49">
</dataflow>
<dataflow id="262" from="rk_load_17" to="xor_ln124_2" fromId="49" toId="50">
</dataflow>
<dataflow id="263" from="src_load_37" to="xor_ln124_2" fromId="39" toId="50">
</dataflow>
<dataflow id="264" from="rk_offset_read" to="add_ln121_68" fromId="10" toId="51">
</dataflow>
<dataflow id="266" from="StgValue_265" to="add_ln121_68" fromId="265" toId="51">
</dataflow>
<dataflow id="267" from="add_ln121_68" to="zext_ln121_103" fromId="51" toId="52">
</dataflow>
<dataflow id="268" from="rk" to="rk_addr_33" fromId="178" toId="53">
</dataflow>
<dataflow id="269" from="StgValue_187" to="rk_addr_33" fromId="187" toId="53">
</dataflow>
<dataflow id="270" from="zext_ln121_103" to="rk_addr_33" fromId="52" toId="53">
</dataflow>
<dataflow id="271" from="rk_addr_33" to="rk_load_18" fromId="53" toId="54">
</dataflow>
<dataflow id="272" from="clefia_s0_addr" to="z" fromId="43" toId="55">
</dataflow>
<dataflow id="273" from="xor_ln124_1" to="zext_ln151" fromId="35" toId="56">
</dataflow>
<dataflow id="274" from="clefia_s1" to="clefia_s1_addr" fromId="181" toId="57">
</dataflow>
<dataflow id="275" from="StgValue_187" to="clefia_s1_addr" fromId="187" toId="57">
</dataflow>
<dataflow id="276" from="zext_ln151" to="clefia_s1_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="277" from="clefia_s1_addr" to="z_16" fromId="57" toId="58">
</dataflow>
<dataflow id="279" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_124" fromId="278" toId="59">
</dataflow>
<dataflow id="280" from="z" to="tmp_124" fromId="55" toId="59">
</dataflow>
<dataflow id="282" from="StgValue_281" to="tmp_124" fromId="281" toId="59">
</dataflow>
<dataflow id="283" from="z" to="xor_ln132_56" fromId="55" toId="60">
</dataflow>
<dataflow id="285" from="StgValue_284" to="xor_ln132_56" fromId="284" toId="60">
</dataflow>
<dataflow id="286" from="tmp_124" to="select_ln131_56" fromId="59" toId="61">
</dataflow>
<dataflow id="287" from="xor_ln132_56" to="select_ln131_56" fromId="60" toId="61">
</dataflow>
<dataflow id="288" from="z" to="select_ln131_56" fromId="55" toId="61">
</dataflow>
<dataflow id="289" from="select_ln131_56" to="trunc_ln134_56" fromId="61" toId="62">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_125" fromId="278" toId="63">
</dataflow>
<dataflow id="291" from="select_ln131_56" to="tmp_125" fromId="61" toId="63">
</dataflow>
<dataflow id="292" from="StgValue_281" to="tmp_125" fromId="281" toId="63">
</dataflow>
<dataflow id="294" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_25" fromId="293" toId="64">
</dataflow>
<dataflow id="295" from="trunc_ln134_56" to="x_assign_25" fromId="62" toId="64">
</dataflow>
<dataflow id="296" from="tmp_125" to="x_assign_25" fromId="63" toId="64">
</dataflow>
<dataflow id="297" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_126" fromId="278" toId="65">
</dataflow>
<dataflow id="298" from="select_ln131_56" to="tmp_126" fromId="61" toId="65">
</dataflow>
<dataflow id="300" from="StgValue_299" to="tmp_126" fromId="299" toId="65">
</dataflow>
<dataflow id="301" from="x_assign_25" to="xor_ln132_57" fromId="64" toId="66">
</dataflow>
<dataflow id="302" from="StgValue_284" to="xor_ln132_57" fromId="284" toId="66">
</dataflow>
<dataflow id="303" from="tmp_126" to="select_ln131_57" fromId="65" toId="67">
</dataflow>
<dataflow id="304" from="xor_ln132_57" to="select_ln131_57" fromId="66" toId="67">
</dataflow>
<dataflow id="305" from="x_assign_25" to="select_ln131_57" fromId="64" toId="67">
</dataflow>
<dataflow id="306" from="select_ln131_57" to="trunc_ln134_57" fromId="67" toId="68">
</dataflow>
<dataflow id="307" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_127" fromId="278" toId="69">
</dataflow>
<dataflow id="308" from="select_ln131_57" to="tmp_127" fromId="67" toId="69">
</dataflow>
<dataflow id="309" from="StgValue_281" to="tmp_127" fromId="281" toId="69">
</dataflow>
<dataflow id="310" from="rk_addr_33" to="rk_load_18" fromId="53" toId="70">
</dataflow>
<dataflow id="311" from="rk_load_18" to="xor_ln124_34" fromId="70" toId="71">
</dataflow>
<dataflow id="312" from="src_load_38" to="xor_ln124_34" fromId="41" toId="71">
</dataflow>
<dataflow id="313" from="clefia_s1_addr" to="z_16" fromId="57" toId="72">
</dataflow>
<dataflow id="314" from="xor_ln124_2" to="zext_ln152" fromId="50" toId="73">
</dataflow>
<dataflow id="315" from="clefia_s0" to="clefia_s0_addr_2" fromId="180" toId="74">
</dataflow>
<dataflow id="316" from="StgValue_187" to="clefia_s0_addr_2" fromId="187" toId="74">
</dataflow>
<dataflow id="317" from="zext_ln152" to="clefia_s0_addr_2" fromId="73" toId="74">
</dataflow>
<dataflow id="318" from="clefia_s0_addr_2" to="z_17" fromId="74" toId="75">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="278" toId="76">
</dataflow>
<dataflow id="320" from="z_16" to="tmp" fromId="72" toId="76">
</dataflow>
<dataflow id="321" from="StgValue_281" to="tmp" fromId="281" toId="76">
</dataflow>
<dataflow id="322" from="z_16" to="xor_ln132" fromId="72" toId="77">
</dataflow>
<dataflow id="323" from="StgValue_284" to="xor_ln132" fromId="284" toId="77">
</dataflow>
<dataflow id="324" from="tmp" to="select_ln131" fromId="76" toId="78">
</dataflow>
<dataflow id="325" from="xor_ln132" to="select_ln131" fromId="77" toId="78">
</dataflow>
<dataflow id="326" from="z_16" to="select_ln131" fromId="72" toId="78">
</dataflow>
<dataflow id="327" from="select_ln131" to="trunc_ln134" fromId="78" toId="79">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_115" fromId="278" toId="80">
</dataflow>
<dataflow id="329" from="select_ln131" to="tmp_115" fromId="78" toId="80">
</dataflow>
<dataflow id="330" from="StgValue_281" to="tmp_115" fromId="281" toId="80">
</dataflow>
<dataflow id="331" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="293" toId="81">
</dataflow>
<dataflow id="332" from="trunc_ln134" to="x_assign_s" fromId="79" toId="81">
</dataflow>
<dataflow id="333" from="tmp_115" to="x_assign_s" fromId="80" toId="81">
</dataflow>
<dataflow id="334" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_128" fromId="278" toId="82">
</dataflow>
<dataflow id="335" from="select_ln131" to="tmp_128" fromId="78" toId="82">
</dataflow>
<dataflow id="336" from="StgValue_299" to="tmp_128" fromId="299" toId="82">
</dataflow>
<dataflow id="337" from="x_assign_s" to="xor_ln132_58" fromId="81" toId="83">
</dataflow>
<dataflow id="338" from="StgValue_284" to="xor_ln132_58" fromId="284" toId="83">
</dataflow>
<dataflow id="339" from="tmp_128" to="select_ln131_58" fromId="82" toId="84">
</dataflow>
<dataflow id="340" from="xor_ln132_58" to="select_ln131_58" fromId="83" toId="84">
</dataflow>
<dataflow id="341" from="x_assign_s" to="select_ln131_58" fromId="81" toId="84">
</dataflow>
<dataflow id="342" from="select_ln131_58" to="trunc_ln134_58" fromId="84" toId="85">
</dataflow>
<dataflow id="343" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_129" fromId="278" toId="86">
</dataflow>
<dataflow id="344" from="select_ln131_58" to="tmp_129" fromId="84" toId="86">
</dataflow>
<dataflow id="345" from="StgValue_281" to="tmp_129" fromId="281" toId="86">
</dataflow>
<dataflow id="346" from="clefia_s0_addr_2" to="z_17" fromId="74" toId="87">
</dataflow>
<dataflow id="347" from="xor_ln124_34" to="zext_ln153" fromId="71" toId="88">
</dataflow>
<dataflow id="348" from="clefia_s1" to="clefia_s1_addr_2" fromId="181" toId="89">
</dataflow>
<dataflow id="349" from="StgValue_187" to="clefia_s1_addr_2" fromId="187" toId="89">
</dataflow>
<dataflow id="350" from="zext_ln153" to="clefia_s1_addr_2" fromId="88" toId="89">
</dataflow>
<dataflow id="351" from="clefia_s1_addr_2" to="z_18" fromId="89" toId="90">
</dataflow>
<dataflow id="352" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_116" fromId="278" toId="91">
</dataflow>
<dataflow id="353" from="z_17" to="tmp_116" fromId="87" toId="91">
</dataflow>
<dataflow id="354" from="StgValue_281" to="tmp_116" fromId="281" toId="91">
</dataflow>
<dataflow id="355" from="z_17" to="xor_ln132_52" fromId="87" toId="92">
</dataflow>
<dataflow id="356" from="StgValue_284" to="xor_ln132_52" fromId="284" toId="92">
</dataflow>
<dataflow id="357" from="tmp_116" to="select_ln131_52" fromId="91" toId="93">
</dataflow>
<dataflow id="358" from="xor_ln132_52" to="select_ln131_52" fromId="92" toId="93">
</dataflow>
<dataflow id="359" from="z_17" to="select_ln131_52" fromId="87" toId="93">
</dataflow>
<dataflow id="360" from="select_ln131_52" to="trunc_ln134_52" fromId="93" toId="94">
</dataflow>
<dataflow id="361" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_117" fromId="278" toId="95">
</dataflow>
<dataflow id="362" from="select_ln131_52" to="tmp_117" fromId="93" toId="95">
</dataflow>
<dataflow id="363" from="StgValue_281" to="tmp_117" fromId="281" toId="95">
</dataflow>
<dataflow id="364" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_23" fromId="293" toId="96">
</dataflow>
<dataflow id="365" from="trunc_ln134_52" to="x_assign_23" fromId="94" toId="96">
</dataflow>
<dataflow id="366" from="tmp_117" to="x_assign_23" fromId="95" toId="96">
</dataflow>
<dataflow id="367" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_118" fromId="278" toId="97">
</dataflow>
<dataflow id="368" from="select_ln131_52" to="tmp_118" fromId="93" toId="97">
</dataflow>
<dataflow id="369" from="StgValue_299" to="tmp_118" fromId="299" toId="97">
</dataflow>
<dataflow id="370" from="x_assign_23" to="xor_ln132_53" fromId="96" toId="98">
</dataflow>
<dataflow id="371" from="StgValue_284" to="xor_ln132_53" fromId="284" toId="98">
</dataflow>
<dataflow id="372" from="tmp_118" to="select_ln131_53" fromId="97" toId="99">
</dataflow>
<dataflow id="373" from="xor_ln132_53" to="select_ln131_53" fromId="98" toId="99">
</dataflow>
<dataflow id="374" from="x_assign_23" to="select_ln131_53" fromId="96" toId="99">
</dataflow>
<dataflow id="375" from="select_ln131_53" to="trunc_ln134_53" fromId="99" toId="100">
</dataflow>
<dataflow id="376" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_119" fromId="278" toId="101">
</dataflow>
<dataflow id="377" from="select_ln131_53" to="tmp_119" fromId="99" toId="101">
</dataflow>
<dataflow id="378" from="StgValue_281" to="tmp_119" fromId="281" toId="101">
</dataflow>
<dataflow id="379" from="clefia_s1_addr_2" to="z_18" fromId="89" toId="102">
</dataflow>
<dataflow id="380" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_120" fromId="278" toId="103">
</dataflow>
<dataflow id="381" from="z_18" to="tmp_120" fromId="102" toId="103">
</dataflow>
<dataflow id="382" from="StgValue_281" to="tmp_120" fromId="281" toId="103">
</dataflow>
<dataflow id="383" from="z_18" to="xor_ln132_54" fromId="102" toId="104">
</dataflow>
<dataflow id="384" from="StgValue_284" to="xor_ln132_54" fromId="284" toId="104">
</dataflow>
<dataflow id="385" from="tmp_120" to="select_ln131_54" fromId="103" toId="105">
</dataflow>
<dataflow id="386" from="xor_ln132_54" to="select_ln131_54" fromId="104" toId="105">
</dataflow>
<dataflow id="387" from="z_18" to="select_ln131_54" fromId="102" toId="105">
</dataflow>
<dataflow id="388" from="select_ln131_54" to="trunc_ln134_54" fromId="105" toId="106">
</dataflow>
<dataflow id="389" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_121" fromId="278" toId="107">
</dataflow>
<dataflow id="390" from="select_ln131_54" to="tmp_121" fromId="105" toId="107">
</dataflow>
<dataflow id="391" from="StgValue_281" to="tmp_121" fromId="281" toId="107">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_24" fromId="293" toId="108">
</dataflow>
<dataflow id="393" from="trunc_ln134_54" to="x_assign_24" fromId="106" toId="108">
</dataflow>
<dataflow id="394" from="tmp_121" to="x_assign_24" fromId="107" toId="108">
</dataflow>
<dataflow id="395" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_122" fromId="278" toId="109">
</dataflow>
<dataflow id="396" from="select_ln131_54" to="tmp_122" fromId="105" toId="109">
</dataflow>
<dataflow id="397" from="StgValue_299" to="tmp_122" fromId="299" toId="109">
</dataflow>
<dataflow id="398" from="x_assign_24" to="xor_ln132_55" fromId="108" toId="110">
</dataflow>
<dataflow id="399" from="StgValue_284" to="xor_ln132_55" fromId="284" toId="110">
</dataflow>
<dataflow id="400" from="tmp_122" to="select_ln131_55" fromId="109" toId="111">
</dataflow>
<dataflow id="401" from="xor_ln132_55" to="select_ln131_55" fromId="110" toId="111">
</dataflow>
<dataflow id="402" from="x_assign_24" to="select_ln131_55" fromId="108" toId="111">
</dataflow>
<dataflow id="403" from="select_ln131_55" to="trunc_ln134_55" fromId="111" toId="112">
</dataflow>
<dataflow id="404" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_123" fromId="278" toId="113">
</dataflow>
<dataflow id="405" from="select_ln131_55" to="tmp_123" fromId="111" toId="113">
</dataflow>
<dataflow id="406" from="StgValue_281" to="tmp_123" fromId="281" toId="113">
</dataflow>
<dataflow id="407" from="src" to="src_addr_39" fromId="177" toId="114">
</dataflow>
<dataflow id="408" from="StgValue_187" to="src_addr_39" fromId="187" toId="114">
</dataflow>
<dataflow id="410" from="StgValue_409" to="src_addr_39" fromId="409" toId="114">
</dataflow>
<dataflow id="411" from="src_addr_39" to="src_load_39" fromId="114" toId="115">
</dataflow>
<dataflow id="412" from="src" to="src_addr_40" fromId="177" toId="116">
</dataflow>
<dataflow id="413" from="StgValue_187" to="src_addr_40" fromId="187" toId="116">
</dataflow>
<dataflow id="415" from="StgValue_414" to="src_addr_40" fromId="414" toId="116">
</dataflow>
<dataflow id="416" from="src_addr_40" to="src_load_40" fromId="116" toId="117">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_s" fromId="293" toId="118">
</dataflow>
<dataflow id="418" from="trunc_ln134_53" to="or_ln134_s" fromId="100" toId="118">
</dataflow>
<dataflow id="419" from="tmp_119" to="or_ln134_s" fromId="101" toId="118">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_3" fromId="293" toId="119">
</dataflow>
<dataflow id="421" from="trunc_ln134_55" to="or_ln134_3" fromId="112" toId="119">
</dataflow>
<dataflow id="422" from="tmp_123" to="or_ln134_3" fromId="113" toId="119">
</dataflow>
<dataflow id="423" from="dst" to="dst_addr_39" fromId="176" toId="120">
</dataflow>
<dataflow id="424" from="StgValue_187" to="dst_addr_39" fromId="187" toId="120">
</dataflow>
<dataflow id="425" from="StgValue_409" to="dst_addr_39" fromId="409" toId="120">
</dataflow>
<dataflow id="426" from="src_addr_39" to="src_load_39" fromId="114" toId="121">
</dataflow>
<dataflow id="427" from="src_load_39" to="xor_ln124_108" fromId="121" toId="122">
</dataflow>
<dataflow id="428" from="x_assign_s" to="xor_ln124_108" fromId="81" toId="122">
</dataflow>
<dataflow id="429" from="xor_ln124_108" to="xor_ln124_109" fromId="122" toId="123">
</dataflow>
<dataflow id="430" from="z" to="xor_ln124_109" fromId="55" toId="123">
</dataflow>
<dataflow id="431" from="x_assign_24" to="xor_ln124_110" fromId="108" toId="124">
</dataflow>
<dataflow id="432" from="or_ln134_3" to="xor_ln124_110" fromId="119" toId="124">
</dataflow>
<dataflow id="433" from="xor_ln124_110" to="xor_ln124_111" fromId="124" toId="125">
</dataflow>
<dataflow id="434" from="or_ln134_s" to="xor_ln124_111" fromId="118" toId="125">
</dataflow>
<dataflow id="435" from="xor_ln124_111" to="xor_ln124_56" fromId="125" toId="126">
</dataflow>
<dataflow id="436" from="xor_ln124_109" to="xor_ln124_56" fromId="123" toId="126">
</dataflow>
<dataflow id="437" from="xor_ln124_56" to="store_ln124" fromId="126" toId="127">
</dataflow>
<dataflow id="438" from="dst_addr_39" to="store_ln124" fromId="120" toId="127">
</dataflow>
<dataflow id="439" from="dst" to="dst_addr_40" fromId="176" toId="128">
</dataflow>
<dataflow id="440" from="StgValue_187" to="dst_addr_40" fromId="187" toId="128">
</dataflow>
<dataflow id="441" from="StgValue_414" to="dst_addr_40" fromId="414" toId="128">
</dataflow>
<dataflow id="442" from="src_addr_40" to="src_load_40" fromId="116" toId="129">
</dataflow>
<dataflow id="443" from="src_load_40" to="xor_ln124_112" fromId="129" toId="130">
</dataflow>
<dataflow id="444" from="x_assign_25" to="xor_ln124_112" fromId="64" toId="130">
</dataflow>
<dataflow id="445" from="xor_ln124_112" to="xor_ln124_113" fromId="130" toId="131">
</dataflow>
<dataflow id="446" from="z_16" to="xor_ln124_113" fromId="72" toId="131">
</dataflow>
<dataflow id="447" from="or_ln134_s" to="xor_ln124_114" fromId="118" toId="132">
</dataflow>
<dataflow id="448" from="or_ln134_3" to="xor_ln124_114" fromId="119" toId="132">
</dataflow>
<dataflow id="449" from="xor_ln124_114" to="xor_ln124_115" fromId="132" toId="133">
</dataflow>
<dataflow id="450" from="x_assign_23" to="xor_ln124_115" fromId="96" toId="133">
</dataflow>
<dataflow id="451" from="xor_ln124_115" to="xor_ln124_57" fromId="133" toId="134">
</dataflow>
<dataflow id="452" from="xor_ln124_113" to="xor_ln124_57" fromId="131" toId="134">
</dataflow>
<dataflow id="453" from="xor_ln124_57" to="store_ln124" fromId="134" toId="135">
</dataflow>
<dataflow id="454" from="dst_addr_40" to="store_ln124" fromId="128" toId="135">
</dataflow>
<dataflow id="455" from="src" to="src_addr_41" fromId="177" toId="136">
</dataflow>
<dataflow id="456" from="StgValue_187" to="src_addr_41" fromId="187" toId="136">
</dataflow>
<dataflow id="458" from="StgValue_457" to="src_addr_41" fromId="457" toId="136">
</dataflow>
<dataflow id="459" from="src_addr_41" to="src_load_41" fromId="136" toId="137">
</dataflow>
<dataflow id="460" from="src" to="src_addr_42" fromId="177" toId="138">
</dataflow>
<dataflow id="461" from="StgValue_187" to="src_addr_42" fromId="187" toId="138">
</dataflow>
<dataflow id="463" from="StgValue_462" to="src_addr_42" fromId="462" toId="138">
</dataflow>
<dataflow id="464" from="src_addr_42" to="src_load_42" fromId="138" toId="139">
</dataflow>
<dataflow id="465" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_4" fromId="293" toId="140">
</dataflow>
<dataflow id="466" from="trunc_ln134_57" to="or_ln134_4" fromId="68" toId="140">
</dataflow>
<dataflow id="467" from="tmp_127" to="or_ln134_4" fromId="69" toId="140">
</dataflow>
<dataflow id="468" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="293" toId="141">
</dataflow>
<dataflow id="469" from="trunc_ln134_58" to="or_ln" fromId="85" toId="141">
</dataflow>
<dataflow id="470" from="tmp_129" to="or_ln" fromId="86" toId="141">
</dataflow>
<dataflow id="471" from="dst" to="dst_addr_41" fromId="176" toId="142">
</dataflow>
<dataflow id="472" from="StgValue_187" to="dst_addr_41" fromId="187" toId="142">
</dataflow>
<dataflow id="473" from="StgValue_457" to="dst_addr_41" fromId="457" toId="142">
</dataflow>
<dataflow id="474" from="src_addr_41" to="src_load_41" fromId="136" toId="143">
</dataflow>
<dataflow id="475" from="src_load_41" to="xor_ln124_116" fromId="143" toId="144">
</dataflow>
<dataflow id="476" from="x_assign_s" to="xor_ln124_116" fromId="81" toId="144">
</dataflow>
<dataflow id="477" from="xor_ln124_116" to="xor_ln124_117" fromId="144" toId="145">
</dataflow>
<dataflow id="478" from="z_17" to="xor_ln124_117" fromId="87" toId="145">
</dataflow>
<dataflow id="479" from="or_ln" to="xor_ln124_118" fromId="141" toId="146">
</dataflow>
<dataflow id="480" from="x_assign_24" to="xor_ln124_118" fromId="108" toId="146">
</dataflow>
<dataflow id="481" from="xor_ln124_118" to="xor_ln124_119" fromId="146" toId="147">
</dataflow>
<dataflow id="482" from="or_ln134_4" to="xor_ln124_119" fromId="140" toId="147">
</dataflow>
<dataflow id="483" from="xor_ln124_119" to="xor_ln124_58" fromId="147" toId="148">
</dataflow>
<dataflow id="484" from="xor_ln124_117" to="xor_ln124_58" fromId="145" toId="148">
</dataflow>
<dataflow id="485" from="xor_ln124_58" to="store_ln124" fromId="148" toId="149">
</dataflow>
<dataflow id="486" from="dst_addr_41" to="store_ln124" fromId="142" toId="149">
</dataflow>
<dataflow id="487" from="dst" to="dst_addr_42" fromId="176" toId="150">
</dataflow>
<dataflow id="488" from="StgValue_187" to="dst_addr_42" fromId="187" toId="150">
</dataflow>
<dataflow id="489" from="StgValue_462" to="dst_addr_42" fromId="462" toId="150">
</dataflow>
<dataflow id="490" from="src_addr_42" to="src_load_42" fromId="138" toId="151">
</dataflow>
<dataflow id="491" from="src_load_42" to="xor_ln124_120" fromId="151" toId="152">
</dataflow>
<dataflow id="492" from="or_ln134_4" to="xor_ln124_120" fromId="140" toId="152">
</dataflow>
<dataflow id="493" from="xor_ln124_120" to="xor_ln124_121" fromId="152" toId="153">
</dataflow>
<dataflow id="494" from="z_18" to="xor_ln124_121" fromId="102" toId="153">
</dataflow>
<dataflow id="495" from="or_ln" to="xor_ln124_122" fromId="141" toId="154">
</dataflow>
<dataflow id="496" from="x_assign_23" to="xor_ln124_122" fromId="96" toId="154">
</dataflow>
<dataflow id="497" from="xor_ln124_122" to="xor_ln124_123" fromId="154" toId="155">
</dataflow>
<dataflow id="498" from="x_assign_25" to="xor_ln124_123" fromId="64" toId="155">
</dataflow>
<dataflow id="499" from="xor_ln124_123" to="xor_ln124_59" fromId="155" toId="156">
</dataflow>
<dataflow id="500" from="xor_ln124_121" to="xor_ln124_59" fromId="153" toId="156">
</dataflow>
<dataflow id="501" from="xor_ln124_59" to="store_ln124" fromId="156" toId="157">
</dataflow>
<dataflow id="502" from="dst_addr_42" to="store_ln124" fromId="150" toId="157">
</dataflow>
</dataflows>


</stg>
