Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/XilinxPrj/Sekwencyjny/Schemat_Schemat_sch_tb_isim_beh.exe -prj C:/XilinxPrj/Sekwencyjny/Schemat_Schemat_sch_tb_beh.prj work.Schemat_Schemat_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/XilinxPrj/Sekwencyjny/Schemat.vhf" into library work
Parsing VHDL file "C:/XilinxPrj/Sekwencyjny/testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2b1_v of entity OR2B1 [or2b1_default]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture behavioral of entity Schemat [schemat_default]
Compiling architecture behavioral of entity schemat_schemat_sch_tb
Time Resolution for simulation is 1ps.
Compiled 25 VHDL Units
Built simulation executable C:/XilinxPrj/Sekwencyjny/Schemat_Schemat_sch_tb_isim_beh.exe
Fuse Memory Usage: 50096 KB
Fuse CPU Usage: 515 ms
