# NEC CMOS-5 gate array
## Inverter/buffer Family
## NAND/NOR Family
### NAND8 / F308
<p align=center><img alt="NEC CMOS-5 8-input NAND gate" src="./assets_nec_cmos5/S1990_NAND8.png" height="auto" width="180"></p>
<p align=center>Cell count = 4</p>

## AND/OR Family
### AND2 / F312
<p align=center><img alt="NEC CMOS-5 2-input AND gate" src="./assets_nec_cmos5/S1990_AND2.png" height="auto" width="180"></p>
<p align=center>Cell count = 1</p>

### OR2 / F212
<p align=center><img alt="NEC CMOS-5 2-input OR gate" src="./assets_nec_cmos5/S1990_OR2.png" height="auto" width="180"></p>
<p align=center>Cell count = 1</p>

## AND-OR Family
### OAI21 / F431
<p align=center><img alt="NEC CMOS-5 2-wide 1-2 input OR into NAND gate" src="./assets_nec_cmos5/S1990_OAI21.png" height="auto" width="180"></p>
<p align=center>Cell count = 1</p>

## Exclusive OR Family
### XOR2 / F511
<p align=center><img alt="NEC CMOS-5 XNOR gate" src="./assets_nec_cmos5/S1990_XOR2.png" height="auto" width="180"></p>
<p align=center>Cell count = 2</p>

### XNOR2 / F512
<p align=center><img alt="NEC CMOS-5 XNOR gate" src="./assets_nec_cmos5/S1990_XNOR2.png" height="auto" width="180"></p>
<p align=center>Cell count = 2</p>

## Decoder Family
### DEC24NO / F561
2-to-4 decoder with negative output
<p align=center><img alt="NEC CMOS-5 2-to-4 decoder with negative output" src="./assets_nec_cmos5/S1990_DEC24NO.png" height="auto" width="180"></p>
<p align=center>Cell count = 4</p>

### DEC24NONE / F981
2-to-4 decoder with negative output and negative enable
<p align=center><img alt="NEC CMOS-5 2-to-4 decoder with negative output and negative enable" src="./assets_nec_cmos5/S1990_DEC24NONE.png" height="auto" width="180"></p>
<p align=center>Cell count = 6</p>

## Latch Family
### QDLPE / F901
Quad transmission gate D-latch with positive enable
<p align=center><img alt="NEC CMOS-5 Quad transmission gate D-latch with positive enable" src="./assets_nec_cmos5/S1990_QDLPE.png" height="auto" width="180"></p>
<p align=center>Cell count = 10</p>

### ODLPE / F903
Octal transmission gate D-latch with positive enable
<p align=center><img alt="NEC CMOS-5 Octal transmission gate D-latch with positive enable" src="./assets_nec_cmos5/S1990_ODLPE.png" height="auto" width="180"></p>
<p align=center>Cell count = 14</p>

## Flip-flop Family
### DFFNR / F615
D Flip-flop with negative reset(clear)
<p align=center><img alt="NEC CMOS-5 D Flip-flop with negative reset(clear)" src="./assets_nec_cmos5/S1990_DFFNR.jpg" height="auto" width="180"></p>
<p align=center>Cell count = 5</p>

### DFFNS / F616
NEC CMOS-5 D Flip-flop with negative set(preset)
<p align=center><img alt="NEC CMOS-5 D Flip-flop with negative set(preset)" src="./assets_nec_cmos5/S1990_DFFNS.jpg" height="auto" width="180"></p>
<p align=center>Cell count = 5</p>

## Counter Family
### UPCNTR4NR / F962
4-bit up counter with asynchronous negative reset
<p align=center><img alt="NEC CMOS-5 4-bit up counter with asynchronous negative reset" src="./assets_nec_cmos5/S1990_UPCNTR4NR.png" height="auto" width="180"></p>
<p align=center>Cell count = 24</p>