Analysis & Synthesis report for addr_card
Thu May 29 13:07:44 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |addr_card|fpga_thermo:fpga_thermo0|current_state
 10. State Machine - |addr_card|fpga_thermo:fpga_thermo0|ctrl_ps
 11. State Machine - |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state
 12. State Machine - |addr_card|id_thermo:id_thermo0|wb_ps
 13. State Machine - |addr_card|id_thermo:id_thermo0|ctrl_ps
 14. State Machine - |addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state
 15. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
 16. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
 17. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
 18. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state
 19. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state
 20. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state
 21. State Machine - |addr_card|leds:leds_slave|pres_state
 22. State Machine - |addr_card|dispatch:cmd0|pres_state
 23. State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state
 24. State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state
 25. State Machine - |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
 26. State Machine - |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state
 27. Registers Protected by Synthesis
 28. Registers Removed During Synthesis
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (No Restructuring Performed)
 32. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
 33. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated
 34. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14
 35. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated
 36. Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated
 37. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 38. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 39. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 40. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 41. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 42. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 43. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 44. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 45. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 46. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 47. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 48. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 49. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 50. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 51. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 52. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 53. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 54. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 55. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 56. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 57. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 58. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 59. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 60. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 61. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 62. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 63. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 64. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 65. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 66. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 67. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 68. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 69. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 70. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 71. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 72. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 73. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 74. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 75. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 76. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 77. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 78. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 79. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 80. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 81. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 82. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 83. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 84. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 85. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 86. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 87. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 88. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 89. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 90. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 91. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 92. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 93. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 94. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 95. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 96. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 97. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 98. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 99. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
100. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
101. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
102. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
103. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
104. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
105. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
106. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
107. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
108. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
109. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
110. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
111. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
112. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
113. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
114. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
115. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
116. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
117. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
118. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
119. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
120. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
121. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
122. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
123. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
124. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
125. Parameter Settings for User Entity Instance: ac_pll:pll0|altpll:altpll_component
126. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter
127. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample
128. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer
129. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
130. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc
131. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0
132. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1
133. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter
134. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen
135. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter
136. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer
137. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage
138. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer
139. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer
140. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer
141. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc
142. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter
143. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0
144. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1
145. Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf
146. Parameter Settings for User Entity Instance: all_cards:i_all_cards
147. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg
148. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg
149. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg
150. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg
151. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg
152. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg
153. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg
154. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg
155. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg
156. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg
157. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg
158. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component
159. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component
160. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component
161. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg
162. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg
163. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg
164. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg
165. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component
166. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg
167. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg
168. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg
169. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component
170. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg
171. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg
172. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg
173. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component
174. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg
175. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg
176. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg
177. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component
178. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg
179. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg
180. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg
181. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component
182. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg
183. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg
184. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg
185. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component
186. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg
187. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg
188. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg
189. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component
190. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg
191. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg
192. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg
193. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component
194. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg
195. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg
196. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg
197. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component
198. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg
199. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg
200. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg
201. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component
202. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg
203. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg
204. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg
205. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component
206. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg
207. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg
208. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg
209. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component
210. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg
211. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg
212. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg
213. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component
214. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg
215. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg
216. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg
217. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component
218. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg
219. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg
220. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg
221. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component
222. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg
223. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg
224. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg
225. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component
226. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg
227. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg
228. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg
229. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component
230. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg
231. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg
232. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg
233. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component
234. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg
235. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg
236. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg
237. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component
238. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg
239. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg
240. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg
241. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component
242. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg
243. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg
244. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg
245. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component
246. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg
247. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg
248. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg
249. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component
250. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg
251. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg
252. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg
253. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component
254. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg
255. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg
256. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg
257. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component
258. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg
259. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg
260. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg
261. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component
262. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg
263. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg
264. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg
265. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component
266. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg
267. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg
268. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg
269. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component
270. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg
271. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg
272. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg
273. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component
274. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg
275. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg
276. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg
277. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component
278. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg
279. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg
280. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg
281. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component
282. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg
283. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg
284. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg
285. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component
286. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg
287. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg
288. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg
289. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component
290. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg
291. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg
292. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg
293. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component
294. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg
295. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg
296. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg
297. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component
298. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg
299. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg
300. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg
301. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component
302. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg
303. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg
304. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg
305. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component
306. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg
307. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg
308. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg
309. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component
310. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg
311. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg
312. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg
313. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component
314. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg
315. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg
316. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg
317. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component
318. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg
319. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg
320. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg
321. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component
322. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg
323. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg
324. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg
325. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component
326. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg
327. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg
328. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg
329. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg
330. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg
331. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master
332. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg
333. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg
334. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter
335. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter
336. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter
337. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0
338. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1
339. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2
340. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3
341. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4
342. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5
343. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0
344. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1
345. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg
346. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg
347. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data
348. Parameter Settings for Inferred Entity Instance: frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0
349. dcfifo Parameter Settings by Entity Instance
350. lpm_mult Parameter Settings by Entity Instance
351. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 29 13:07:43 2008    ;
; Quartus II Version          ; 6.1 Build 201 11/27/2006 SJ Full Version ;
; Revision Name               ; addr_card                                ;
; Top-level Entity Name       ; addr_card                                ;
; Family                      ; Stratix                                  ;
; Total logic elements        ; 11,101                                   ;
; Total pins                  ; 279                                      ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 195,584                                  ;
; DSP block 9-bit elements    ; 8                                        ;
; Total PLLs                  ; 1                                        ;
; Total DLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1S10F780C5       ;                    ;
; Top-level entity name                                              ; addr_card          ; addr_card          ;
; Family name                                                        ; Stratix            ; Stratix            ;
; State Machine Processing                                           ; One-Hot            ; Auto               ;
; Safe State Machine                                                 ; On                 ; Off                ;
; Optimization Technique -- Stratix/Stratix GX                       ; Speed              ; Balanced           ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; Unlimited          ; Unlimited          ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto DSP Block Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                  ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K/M9K Memory Blocks                            ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM/M144K Memory Blocks                        ; Unlimited          ; Unlimited          ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ;
+--------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+
; ../../../library/components/source/rtl/parallel_crc.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/parallel_crc.vhd             ;
; ../../../library/components/source/rtl/binary_counter.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/binary_counter.vhd           ;
; ../../../library/sys_param/source/rtl/command_pack.vhd             ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd              ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd             ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd           ;
; ../../../library/sys_param/source/rtl/general_pack.vhd             ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd              ;
; ../../../library/components/source/rtl/component_pack.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd           ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd              ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd  ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd    ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd             ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd                  ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd      ;
; ../../../all_cards/leds/source/rtl/leds_pack.vhd                   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd                    ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd         ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd          ;
; ../../../all_cards/all_cards/source/rtl/all_cards.vhd              ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards.vhd               ;
; ../../../library/components/source/rtl/smb_master.vhd              ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/smb_master.vhd               ;
; ../../../library/components/source/rtl/one_wire_master.vhd         ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/one_wire_master.vhd          ;
; ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd              ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd               ;
; ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd           ;
; ../../../all_cards/leds/source/rtl/leds.vhd                        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd                         ;
; ../../../all_cards/async/source/rtl/lvds_rx.vhd                    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd                     ;
; ../../../all_cards/async/source/rtl/lvds_tx.vhd                    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd                     ;
; ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd  ;
; ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd       ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd        ;
; ../../../all_cards/dispatch/source/rtl/dispatch.vhd                ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch.vhd                 ;
; ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd     ;
; ../../pll/source/rtl/ac_pll.vhd                                    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/pll/source/rtl/ac_pll.vhd                        ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd                       ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd           ;
; ../../ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd                  ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd      ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd         ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd    ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd     ;
; ../../../library/components/source/rtl/counter.vhd                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd                  ;
; ../../../library/components/source/rtl/fifo.vhd                    ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd                     ;
; ../../../library/components/source/rtl/reg.vhd                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd                      ;
; ../../../library/components/source/rtl/shift_reg.vhd               ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd                ;
; ../../../library/components/source/rtl/us_timer.vhd                ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd                 ;
; ../source/rtl/addr_card.vhd                                        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card.vhd               ;
; altpll.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altpll.tdf                               ;
; aglobal61.inc                                                      ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/aglobal61.inc                            ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/stratix_pll.inc                          ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/stratixii_pll.inc                        ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/dcfifo.tdf                               ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_counter.inc                          ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altdpram.inc                             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/a_graycounter.inc                        ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/a_fefifo.inc                             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/a_gray2bin.inc                           ;
; dffpipe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/dffpipe.inc                              ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_sync_fifo.inc                        ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_compare.inc                          ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altsyncram_fifo.inc                      ;
; db/dcfifo_bio1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/dcfifo_bio1.tdf               ;
; db/alt_sync_fifo_aem.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/alt_sync_fifo_aem.tdf         ;
; db/dpram_jv01.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/dpram_jv01.tdf                ;
; db/altsyncram_6rh1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_6rh1.tdf           ;
; db/add_sub_pf8.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/add_sub_pf8.tdf               ;
; db/add_sub_v08.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/add_sub_v08.tdf               ;
; db/cntr_aua.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/cntr_aua.tdf                  ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altsyncram.tdf                           ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_mux.inc                              ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_decode.inc                           ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/a_rdenreg.inc                            ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altrom.inc                               ;
; altram.inc                                                         ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altram.inc                               ;
; altqpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altqpram.inc                             ;
; db/altsyncram_tpb1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_tpb1.tdf           ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf                          ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_constant.inc                         ;
; cmpconst.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/cmpconst.inc                             ;
; dffeea.inc                                                         ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/dffeea.inc                               ;
; alt_synch_counter.inc                                              ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_synch_counter.inc                    ;
; alt_synch_counter_f.inc                                            ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_synch_counter_f.inc                  ;
; alt_counter_f10ke.inc                                              ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.inc                    ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;
; db/cntr_gvi.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/cntr_gvi.tdf                  ;
; db/altsyncram_dkl3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_dkl3.tdf           ;
; alt3pram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt3pram.tdf                             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altdpram.tdf                             ;
; memmodes.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/others/maxplus2/memmodes.inc                           ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/a_hdffe.inc                              ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;
; altsyncram.inc                                                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altsyncram.inc                           ;
; db/altsyncram_7lo1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_7lo1.tdf           ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_mult.tdf                             ;
; multcore.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/multcore.inc                             ;
; bypassff.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/bypassff.inc                             ;
; altshift.inc                                                       ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altshift.inc                             ;
; db/mult_hh01.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/mult_hh01.tdf                 ;
+--------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Total logic elements                        ; 11101                                     ;
;     -- Combinational with no register       ; 6533                                      ;
;     -- Register only                        ; 3327                                      ;
;     -- Combinational with a register        ; 1241                                      ;
;                                             ;                                           ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 6511                                      ;
;     -- 3 input functions                    ; 611                                       ;
;     -- 2 input functions                    ; 629                                       ;
;     -- 1 input functions                    ; 20                                        ;
;     -- 0 input functions                    ; 3                                         ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 10682                                     ;
;     -- arithmetic mode                      ; 419                                       ;
;     -- qfbk mode                            ; 0                                         ;
;     -- register cascade mode                ; 0                                         ;
;     -- synchronous clear/load mode          ; 333                                       ;
;     -- asynchronous clear/load mode         ; 4460                                      ;
;                                             ;                                           ;
; Total registers                             ; 4568                                      ;
; Total logic cells in carry chains           ; 450                                       ;
; I/O pins                                    ; 279                                       ;
; Total memory bits                           ; 195584                                    ;
; DSP block 9-bit elements                    ; 8                                         ;
; Total PLLs                                  ; 1                                         ;
; Maximum fan-out node                        ; ac_pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 6721                                      ;
; Total fan-out                               ; 69208                                     ;
; Average fan-out                             ; 5.13                                      ;
+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                             ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                            ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |addr_card                                             ; 11101 (264) ; 4568         ; 195584      ; 8            ; 0       ; 0         ; 1         ; 279  ; 0            ; 6533 (264)   ; 3327 (0)          ; 1241 (0)         ; 450 (0)         ; 0 (0)      ; |addr_card                                                                                                                                                                                     ;
;    |ac_dac_ctrl:ac_dac_ctrl_slave|                     ; 7902 (4672) ; 3299         ; 129024      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4603 (4603)  ; 2669 (13)         ; 630 (56)         ; 6 (6)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave                                                                                                                                                       ;
;       |reg:\ram_bank:0:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:0:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:0:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg                                                                                                                               ;
;       |reg:\ram_bank:10:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:10:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:10:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg                                                                                                                              ;
;       |reg:\ram_bank:11:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:11:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:11:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg                                                                                                                              ;
;       |reg:\ram_bank:12:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:12:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:12:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg                                                                                                                              ;
;       |reg:\ram_bank:13:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:13:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:13:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg                                                                                                                              ;
;       |reg:\ram_bank:14:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:14:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:14:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg                                                                                                                              ;
;       |reg:\ram_bank:15:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:15:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:15:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg                                                                                                                              ;
;       |reg:\ram_bank:16:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:16:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:16:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg                                                                                                                              ;
;       |reg:\ram_bank:17:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:17:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:17:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg                                                                                                                              ;
;       |reg:\ram_bank:18:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:18:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:18:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg                                                                                                                              ;
;       |reg:\ram_bank:19:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:19:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:19:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg                                                                                                                              ;
;       |reg:\ram_bank:1:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:1:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:1:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg                                                                                                                               ;
;       |reg:\ram_bank:20:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:20:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:20:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg                                                                                                                              ;
;       |reg:\ram_bank:21:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:21:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:21:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg                                                                                                                              ;
;       |reg:\ram_bank:22:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:22:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:22:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg                                                                                                                              ;
;       |reg:\ram_bank:23:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:23:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:23:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg                                                                                                                              ;
;       |reg:\ram_bank:24:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:24:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:24:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg                                                                                                                              ;
;       |reg:\ram_bank:25:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:25:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:25:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg                                                                                                                              ;
;       |reg:\ram_bank:26:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:26:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:26:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg                                                                                                                              ;
;       |reg:\ram_bank:27:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:27:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:27:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg                                                                                                                              ;
;       |reg:\ram_bank:28:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:28:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:28:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg                                                                                                                              ;
;       |reg:\ram_bank:29:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:29:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:29:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg                                                                                                                              ;
;       |reg:\ram_bank:2:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:2:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:2:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg                                                                                                                               ;
;       |reg:\ram_bank:30:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:30:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:30:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg                                                                                                                              ;
;       |reg:\ram_bank:31:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:31:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:31:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg                                                                                                                              ;
;       |reg:\ram_bank:32:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:32:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:32:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg                                                                                                                              ;
;       |reg:\ram_bank:33:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:33:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:33:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg                                                                                                                              ;
;       |reg:\ram_bank:34:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:34:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:34:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg                                                                                                                              ;
;       |reg:\ram_bank:35:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:35:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:35:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg                                                                                                                              ;
;       |reg:\ram_bank:36:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:36:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:36:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg                                                                                                                              ;
;       |reg:\ram_bank:37:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:37:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:37:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg                                                                                                                              ;
;       |reg:\ram_bank:38:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:38:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:38:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg                                                                                                                              ;
;       |reg:\ram_bank:39:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:39:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:39:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg                                                                                                                              ;
;       |reg:\ram_bank:3:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:3:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:3:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg                                                                                                                               ;
;       |reg:\ram_bank:40:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg                                                                                                                         ;
;       |reg:\ram_bank:40:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg                                                                                                                             ;
;       |reg:\ram_bank:40:val_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg                                                                                                                              ;
;       |reg:\ram_bank:4:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:4:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:4:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg                                                                                                                               ;
;       |reg:\ram_bank:5:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:5:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:5:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg                                                                                                                               ;
;       |reg:\ram_bank:6:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:6:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:6:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg                                                                                                                               ;
;       |reg:\ram_bank:7:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:7:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:7:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg                                                                                                                               ;
;       |reg:\ram_bank:8:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:8:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:8:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg                                                                                                                               ;
;       |reg:\ram_bank:9:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg                                                                                                                          ;
;       |reg:\ram_bank:9:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg                                                                                                                              ;
;       |reg:\ram_bank:9:val_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg                                                                                                                               ;
;       |reg:mux_en_reg|                                 ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg                                                                                                                                        ;
;       |tpram_32bit_x_64:\ram_bank:0:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:10:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:11:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:12:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:13:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:14:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:15:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:16:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:17:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:18:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:19:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:1:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:20:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:21:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:22:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:23:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:24:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:25:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:26:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:27:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:28:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:29:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:2:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:30:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:31:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:32:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:33:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:34:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:35:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:36:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:37:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:38:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:39:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:3:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:40:ram|              ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram                                                                                                                     ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component                                                                                         ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated        ;
;       |tpram_32bit_x_64:\ram_bank:4:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:5:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:6:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:7:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:8:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:\ram_bank:9:ram|               ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram                                                                                                                      ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component                                                                                          ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated         ;
;       |tpram_32bit_x_64:off_ram|                       ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram                                                                                                                              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component                                                                                                  ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated                 ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated                 ;
;       |tpram_32bit_x_64:on_ram|                        ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram                                                                                                                               ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component                                                                                                   ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                      ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                 ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated                  ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                      ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                 ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated                  ;
;       |tpram_32bit_x_64:row_order_ram|                 ; 0 (0)       ; 0            ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram                                                                                                                        ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component                                                                                            ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                               ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                          ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated           ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                               ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                          ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated           ;
;    |ac_pll:pll0|                                       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_pll:pll0                                                                                                                                                                         ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_pll:pll0|altpll:altpll_component                                                                                                                                                 ;
;    |all_cards:i_all_cards|                             ; 404 (148)   ; 256          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (148)    ; 256 (0)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards                                                                                                                                                               ;
;       |reg:\i_all_cards_bank:10:all_cards_reg|         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg                                                                                                                        ;
;       |reg:\i_all_cards_bank:3:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:4:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:5:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:6:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:7:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:8:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg                                                                                                                         ;
;       |reg:\i_all_cards_bank:9:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg                                                                                                                         ;
;    |dispatch:cmd0|                                     ; 1298 (167)  ; 385          ; 66560       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 913 (160)    ; 107 (0)           ; 278 (7)          ; 190 (0)         ; 0 (0)      ; |addr_card|dispatch:cmd0                                                                                                                                                                       ;
;       |altsyncram:buf|                                 ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|altsyncram:buf                                                                                                                                                        ;
;          |altsyncram_dkl3:auto_generated|              ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated                                                                                                                         ;
;       |dispatch_cmd_receive:receiver|                  ; 408 (74)    ; 153          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 255 (66)     ; 74 (0)            ; 79 (8)           ; 54 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver                                                                                                                                         ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                             ;
;          |lvds_rx:cmd_rx|                              ; 92 (8)      ; 73           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (4)       ; 16 (1)            ; 57 (3)           ; 32 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                          ;
;             |binary_counter:sample_counter|            ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                            ;
;             |dcfifo:data_buffer|                       ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                       ;
;                |dcfifo_bio1:auto_generated|            ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated                                                                            ;
;                   |alt_sync_fifo_aem:sync_fifo|        ; 40 (30)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (10)      ; 15 (15)           ; 10 (5)           ; 24 (14)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo                                                ;
;                      |add_sub_pf8:add_sub2|            ; 5 (5)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2                           ;
;                      |cntr_aua:cntr1|                  ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1                                 ;
;                      |dpram_jv01:dpram4|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4                              ;
;                         |altsyncram_6rh1:altsyncram14| ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14 ;
;             |shift_reg:rx_buffer|                      ; 33 (33)     ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                      ;
;             |shift_reg:rx_sample|                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                      ;
;          |parallel_crc:crc_calc|                       ; 202 (202)   ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 170 (170)    ; 30 (30)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                   ;
;          |reg:hdr0|                                    ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                ;
;          |reg:hdr1|                                    ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                ;
;       |dispatch_reply_transmit:transmitter|            ; 533 (170)   ; 135          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 398 (164)    ; 30 (0)            ; 105 (6)          ; 78 (20)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter                                                                                                                                   ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                       ;
;          |lvds_tx:reply_tx|                            ; 78 (12)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (8)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                  ;
;             |counter:bit_counter|                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter                                                                                              ;
;             |fifo:data_buffer|                         ; 17 (9)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer                                                                                                 ;
;                |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage                                                                         ;
;                   |altsyncram_tpb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                          ;
;                |lpm_counter:read_pointer|              ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer                                                                        ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                                ;
;                |lpm_counter:write_pointer|             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer                                                                       ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                               ;
;             |shift_reg:tx_buffer|                      ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer                                                                                              ;
;          |parallel_crc:crc_calc|                       ; 274 (274)   ; 64           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 210 (210)    ; 30 (30)           ; 34 (34)          ; 32 (32)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                             ;
;       |dispatch_wishbone:wishbone|                     ; 152 (96)    ; 52           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 100 (91)     ; 3 (0)             ; 49 (5)           ; 58 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone                                                                                                                                            ;
;          |binary_counter:addr_gen|                     ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen                                                                                                                    ;
;          |us_timer:wdt|                                ; 45 (45)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                               ;
;       |reg:hdr0|                                       ; 22 (22)     ; 22           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|reg:hdr0                                                                                                                                                              ;
;       |reg:hdr1|                                       ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|reg:hdr1                                                                                                                                                              ;
;    |fpga_thermo:fpga_thermo0|                          ; 225 (32)    ; 138          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 87 (24)      ; 15 (1)            ; 123 (7)          ; 76 (0)          ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0                                                                                                                                                            ;
;       |reg:thermo_data|                                ; 31 (31)     ; 31           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|reg:thermo_data                                                                                                                                            ;
;       |smb_master:master2|                             ; 116 (58)    ; 63           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (43)      ; 11 (0)            ; 52 (15)          ; 40 (4)          ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2                                                                                                                                         ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg                                                                                                                   ;
;          |shift_reg:tx_addr_reg|                       ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                   ;
;          |us_timer:smb_timer|                          ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer                                                                                                                      ;
;       |us_timer:timeout_timer|                         ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer                                                                                                                                     ;
;    |frame_timing:frame_timing_slave|                   ; 781 (0)     ; 370          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 411 (0)      ; 222 (0)           ; 148 (0)          ; 160 (0)         ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave                                                                                                                                                     ;
;       |frame_timing_core:ftc|                          ; 297 (297)   ; 79           ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 218 (218)    ; 2 (2)             ; 77 (77)          ; 160 (160)       ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc                                                                                                                               ;
;          |lpm_mult:Mult0|                              ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0                                                                                                                ;
;             |mult_hh01:auto_generated|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated                                                                                       ;
;       |frame_timing_wbs:wbi|                           ; 484 (324)   ; 291          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 193 (193)    ; 220 (60)          ; 71 (71)          ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi                                                                                                                                ;
;          |reg:address_on_delay_reg|                    ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                       ;
;          |reg:feedback_delay_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                         ;
;          |reg:resync_req_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                             ;
;          |reg:sample_delay_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                           ;
;          |reg:sample_num_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                             ;
;    |id_thermo:id_thermo0|                              ; 218 (61)    ; 113          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 105 (43)     ; 58 (0)            ; 55 (18)          ; 18 (0)          ; 0 (0)      ; |addr_card|id_thermo:id_thermo0                                                                                                                                                                ;
;       |counter:byte_counter|                           ; 11 (11)     ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|counter:byte_counter                                                                                                                                           ;
;       |one_wire_master:master|                         ; 100 (62)    ; 45           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (54)      ; 9 (0)             ; 36 (8)           ; 18 (0)          ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master                                                                                                                                         ;
;          |binary_counter:bit_counter|                  ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter                                                                                                              ;
;          |binary_counter:timer_counter|                ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter                                                                                                            ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                   ;
;          |shift_reg:tx_data_reg|                       ; 9 (9)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                   ;
;       |reg:id_data0|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data0                                                                                                                                                   ;
;       |reg:id_data1|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data1                                                                                                                                                   ;
;       |reg:id_data2|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data2                                                                                                                                                   ;
;       |reg:id_data3|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data3                                                                                                                                                   ;
;       |reg:thermo_data0|                               ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:thermo_data0                                                                                                                                               ;
;       |reg:thermo_data1|                               ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:thermo_data1                                                                                                                                               ;
;    |leds:leds_slave|                                   ; 9 (9)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |addr_card|leds:leds_slave                                                                                                                                                                     ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 1           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 8           ;
; Signed Multipliers               ; 1           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|current_state             ;
+--------------------+------------------+------------------+--------------------+
; Name               ; current_state.rd ; current_state.wr ; current_state.idle ;
+--------------------+------------------+------------------+--------------------+
; current_state.idle ; 0                ; 0                ; 0                  ;
; current_state.wr   ; 0                ; 1                ; 1                  ;
; current_state.rd   ; 1                ; 0                ; 1                  ;
+--------------------+------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|ctrl_ps                                ;
+--------------------------+-----------------------+--------------------------+--------------+
; Name                     ; ctrl_ps.register_temp ; ctrl_ps.start_smb_master ; ctrl_ps.idle ;
+--------------------------+-----------------------+--------------------------+--------------+
; ctrl_ps.idle             ; 0                     ; 0                        ; 0            ;
; ctrl_ps.start_smb_master ; 0                     ; 1                        ; 1            ;
; ctrl_ps.register_temp    ; 1                     ; 0                        ; 1            ;
+--------------------------+-----------------------+--------------------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state                                                                                                                                                                                 ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; Name                       ; pres_state.done ; pres_state.stop_condition ; pres_state.data ; pres_state.acknowledge2 ; pres_state.acknowledge ; pres_state.nwrite ; pres_state.address ; pres_state.start_condition ; pres_state.settle_counter ; pres_state.idle ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; pres_state.idle            ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 0               ;
; pres_state.settle_counter  ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 1                         ; 1               ;
; pres_state.start_condition ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 1                          ; 0                         ; 1               ;
; pres_state.address         ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 1                  ; 0                          ; 0                         ; 1               ;
; pres_state.nwrite          ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 1                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.acknowledge     ; 0               ; 0                         ; 0               ; 0                       ; 1                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.acknowledge2    ; 0               ; 0                         ; 0               ; 1                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.data            ; 0               ; 0                         ; 1               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.stop_condition  ; 0               ; 1                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.done            ; 1               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|wb_ps                              ;
+-----------------+----------------+-----------------+---------------+---------------+
; Name            ; wb_ps.wb_error ; wb_ps.send_temp ; wb_ps.send_id ; wb_ps.wb_idle ;
+-----------------+----------------+-----------------+---------------+---------------+
; wb_ps.wb_idle   ; 0              ; 0               ; 0             ; 0             ;
; wb_ps.send_id   ; 0              ; 0               ; 1             ; 1             ;
; wb_ps.send_temp ; 0              ; 1               ; 0             ; 1             ;
; wb_ps.wb_error  ; 1              ; 0               ; 0             ; 1             ;
+-----------------+----------------+-----------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|ctrl_ps                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; Name                        ; ctrl_ps.set_valid_flag ; ctrl_ps.get_temp ; ctrl_ps.phase3_read_scratch ; ctrl_ps.phase3_skip_rom ; ctrl_ps.phase3_init ; ctrl_ps.get_status ; ctrl_ps.phase2_convert_t ; ctrl_ps.phase2_skip_rom ; ctrl_ps.phase2_init ; ctrl_ps.get_id ; ctrl_ps.phase1_read_rom ; ctrl_ps.phase1_init ; ctrl_ps.ctrl_idle ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; ctrl_ps.ctrl_idle           ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 0                 ;
; ctrl_ps.phase1_init         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 1                   ; 1                 ;
; ctrl_ps.phase1_read_rom     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 1                       ; 0                   ; 1                 ;
; ctrl_ps.get_id              ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 1              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase2_init         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 1                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase2_skip_rom     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 1                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase2_convert_t    ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 1                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.get_status          ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 1                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase3_init         ; 0                      ; 0                ; 0                           ; 0                       ; 1                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase3_skip_rom     ; 0                      ; 0                ; 0                           ; 1                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.phase3_read_scratch ; 0                      ; 0                ; 1                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.get_temp            ; 0                      ; 1                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.set_valid_flag      ; 1                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; Name                  ; pres_state.read_done ; pres_state.write_done ; pres_state.init_done ; pres_state.read_slot ; pres_state.write_slot ; pres_state.init_reply ; pres_state.init_pulse ; pres_state.idle ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; pres_state.idle       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0               ;
; pres_state.init_pulse ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 1               ;
; pres_state.init_reply ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 1               ;
; pres_state.write_slot ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 1               ;
; pres_state.read_slot  ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.init_done  ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.write_done ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.read_done  ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state                                                                                                            ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; Name                       ; current_state.wait_frm_rst ; current_state.got_sync ; current_state.got_bit3 ; current_state.got_bit2 ; current_state.got_bit1 ; current_state.got_bit0 ; current_state.idle ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; current_state.idle         ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ;
; current_state.got_bit0     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                  ;
; current_state.got_bit1     ; 0                          ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                  ;
; current_state.got_bit2     ; 0                          ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                  ;
; current_state.got_bit3     ; 0                          ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.got_sync     ; 0                          ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.wait_frm_rst ; 1                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state                                                                                                                                                                      ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; Name                              ; current_init_win_state.set_hold ; current_init_win_state.set ; current_init_win_state.reset_hold ; current_init_win_state.reset_on ; current_init_win_state.init_hold ; current_init_win_state.init_on ; current_init_win_state.init_off ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; current_init_win_state.init_off   ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 0                               ;
; current_init_win_state.init_on    ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 1                              ; 1                               ;
; current_init_win_state.init_hold  ; 0                               ; 0                          ; 0                                 ; 0                               ; 1                                ; 0                              ; 1                               ;
; current_init_win_state.reset_on   ; 0                               ; 0                          ; 0                                 ; 1                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.reset_hold ; 0                               ; 0                          ; 1                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.set        ; 0                               ; 1                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.set_hold   ; 1                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state ;
+--------------------+------------------+------------------+------------------------------------+
; Name               ; current_state.rd ; current_state.wr ; current_state.idle                 ;
+--------------------+------------------+------------------+------------------------------------+
; current_state.idle ; 0                ; 0                ; 0                                  ;
; current_state.wr   ; 0                ; 1                ; 1                                  ;
; current_state.rd   ; 1                ; 0                ; 1                                  ;
+--------------------+------------------+------------------+------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state                                                                                                                                          ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+
; Name                            ; const_current_state.ready_delay ; const_current_state.idle ; const_current_state.writing3 ; const_current_state.writing2 ; const_current_state.writing ; const_current_state.update ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+
; const_current_state.update      ; 0                               ; 0                        ; 0                            ; 0                            ; 0                           ; 0                          ;
; const_current_state.writing     ; 0                               ; 0                        ; 0                            ; 0                            ; 1                           ; 1                          ;
; const_current_state.writing2    ; 0                               ; 0                        ; 0                            ; 1                            ; 0                           ; 1                          ;
; const_current_state.writing3    ; 0                               ; 0                        ; 1                            ; 0                            ; 0                           ; 1                          ;
; const_current_state.idle        ; 0                               ; 1                        ; 0                            ; 0                            ; 0                           ; 1                          ;
; const_current_state.ready_delay ; 1                               ; 0                        ; 0                            ; 0                            ; 0                           ; 1                          ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state                             ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; Name               ; current_state.rd2 ; current_state.rd1 ; current_state.wr ; current_state.idle ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; current_state.idle ; 0                 ; 0                 ; 0                ; 0                  ;
; current_state.wr   ; 0                 ; 0                 ; 1                ; 1                  ;
; current_state.rd1  ; 0                 ; 1                 ; 0                ; 1                  ;
; current_state.rd2  ; 1                 ; 0                 ; 0                ; 1                  ;
+--------------------+-------------------+-------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+
; Name                                     ; row_current_state.ac_wait_for_row_switch ; row_current_state.ac_latch_new_row_index ; row_current_state.ac_latch_on ; row_current_state.ac_latch_off ; row_current_state.bc_wait_for_row_switch ; row_current_state.bc_latch_new_row_index ; row_current_state.bc_latch4 ; row_current_state.bc_latch3 ; row_current_state.bc_latch2 ; row_current_state.bc_latch1 ; row_current_state.idle ;
+------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+
; row_current_state.idle                   ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ;
; row_current_state.bc_latch1              ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 1                           ; 1                      ;
; row_current_state.bc_latch2              ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 1                           ; 0                           ; 1                      ;
; row_current_state.bc_latch3              ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 1                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.bc_latch4              ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 1                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.bc_latch_new_row_index ; 0                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 1                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.bc_wait_for_row_switch ; 0                                        ; 0                                        ; 0                             ; 0                              ; 1                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.ac_latch_off           ; 0                                        ; 0                                        ; 0                             ; 1                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.ac_latch_on            ; 0                                        ; 0                                        ; 1                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.ac_latch_new_row_index ; 0                                        ; 1                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.ac_wait_for_row_switch ; 1                                        ; 0                                        ; 0                             ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
+------------------------------------------+------------------------------------------+------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|leds:leds_slave|pres_state                                                       ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; Name                   ; pres_state.done ; pres_state.send_packet ; pres_state.get_packet ; pres_state.idle ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; pres_state.idle        ; 0               ; 0                      ; 0                     ; 0               ;
; pres_state.get_packet  ; 0               ; 0                      ; 1                     ; 1               ;
; pres_state.send_packet ; 0               ; 1                      ; 0                     ; 1               ;
; pres_state.done        ; 1               ; 0                      ; 0                     ; 1               ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|pres_state                                                                         ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; Name                  ; pres_state.dummy ; pres_state.reply ; pres_state.execute ; pres_state.fetch ; pres_state.initialize ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; pres_state.initialize ; 0                ; 0                ; 0                  ; 0                ; 0                     ;
; pres_state.fetch      ; 0                ; 0                ; 0                  ; 1                ; 1                     ;
; pres_state.execute    ; 0                ; 0                ; 1                  ; 0                ; 1                     ;
; pres_state.reply      ; 0                ; 1                ; 0                  ; 0                ; 1                     ;
; pres_state.dummy      ; 1                ; 0                ; 0                  ; 0                ; 1                     ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state                                                ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; Name               ; pres_state.done ; pres_state.tx_crc ; pres_state.tx_data ; pres_state.fetch ; pres_state.tx_hdr ; pres_state.idle ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; pres_state.idle    ; 0               ; 0                 ; 0                  ; 0                ; 0                 ; 0               ;
; pres_state.tx_hdr  ; 0               ; 0                 ; 0                  ; 0                ; 1                 ; 1               ;
; pres_state.fetch   ; 0               ; 0                 ; 0                  ; 1                ; 0                 ; 1               ;
; pres_state.tx_data ; 0               ; 0                 ; 1                  ; 0                ; 0                 ; 1               ;
; pres_state.tx_crc  ; 0               ; 1                 ; 0                  ; 0                ; 0                 ; 1               ;
; pres_state.done    ; 1               ; 0                 ; 0                  ; 0                ; 0                 ; 1               ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state ;
+------------------+-----------------+-----------------+------------------+--------------------------------+
; Name             ; pres_state.done ; pres_state.send ; pres_state.setup ; pres_state.idle                ;
+------------------+-----------------+-----------------+------------------+--------------------------------+
; pres_state.idle  ; 0               ; 0               ; 0                ; 0                              ;
; pres_state.setup ; 0               ; 0               ; 1                ; 1                              ;
; pres_state.send  ; 0               ; 1               ; 0                ; 1                              ;
; pres_state.done  ; 1               ; 0               ; 0                ; 1                              ;
+------------------+-----------------+-----------------+------------------+--------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state                                      ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; Name                ; pres_state.error ; pres_state.done ; pres_state.wb_cycle ; pres_state.fetch ; pres_state.idle ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; pres_state.idle     ; 0                ; 0               ; 0                   ; 0                ; 0               ;
; pres_state.fetch    ; 0                ; 0               ; 0                   ; 1                ; 1               ;
; pres_state.wb_cycle ; 0                ; 0               ; 1                   ; 0                ; 1               ;
; pres_state.done     ; 0                ; 1               ; 0                   ; 0                ; 1               ;
; pres_state.error    ; 1                ; 0               ; 0                   ; 0                ; 1               ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state                                                                                                     ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; Name                 ; pres_state.dummy ; pres_state.done ; pres_state.rx_crc ; pres_state.rx_data ; pres_state.parse_hdr ; pres_state.rx_hdr1 ; pres_state.rx_hdr0 ; pres_state.idle ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; pres_state.idle      ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 0               ;
; pres_state.rx_hdr0   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 1                  ; 1               ;
; pres_state.rx_hdr1   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 1                  ; 0                  ; 1               ;
; pres_state.parse_hdr ; 0                ; 0               ; 0                 ; 0                  ; 1                    ; 0                  ; 0                  ; 1               ;
; pres_state.rx_data   ; 0                ; 0               ; 0                 ; 1                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.rx_crc    ; 0                ; 0               ; 1                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.done      ; 0                ; 1               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.dummy     ; 1                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.send      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch4                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch_new_row_index                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch3                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch2                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_on                             ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_new_row_index                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_off                            ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_wait_for_row_switch                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.idle                                    ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch1                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_wait_for_row_switch                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.update                                ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync            ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.ready_delay                           ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge2                     ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.data                             ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.nwrite                           ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.address                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup     ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.idle      ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.done      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing2                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing3                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.idle                                  ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit2            ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.idle                ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit0            ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit1            ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.wr                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle                            ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.get_packet                                                   ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.done                                ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.idle                             ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.settle_counter                   ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.start_condition                  ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.stop_condition                   ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.done                             ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.idle                                                   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.wr                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd2                                         ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.idle                                        ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd1                                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.done                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.fetch                                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.fetch                               ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.idle                                ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.error                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.wb_error                                                     ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.idle                                             ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.send_temp                                                    ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.send_id                                                      ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.idle                                                         ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.done                                                         ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.idle                 ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.execute                                                        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_data                          ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.send_packet                                                  ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.reply                                                          ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.register_temp                                          ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.start_smb_master                                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.init_pulse                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.read_slot                        ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.write_slot                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.fetch                      ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.done                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc                     ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data                    ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_hdr                     ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.rd                   ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr1                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_crc                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.parse_hdr                        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.dummy                            ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr0                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.dummy                                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.initialize                                                     ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.wb_idle                                                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.rd                                               ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.wr                                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.set_valid_flag                                             ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.get_id                                                     ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.init_done                        ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.write_done                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.read_done                        ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_hold ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_hold  ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.get_temp                                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.idle                             ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.init_reply                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase1_init                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase2_init                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase3_init                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase1_read_rom                                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase2_skip_rom                                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase2_convert_t                                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase3_skip_rom                                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.phase3_read_scratch                                        ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.get_status                                                 ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.ctrl_idle                                                  ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_on    ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_on   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set        ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_off   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set_hold   ; no                                                               ; yes                                        ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+---------------------------------------------------+------------------------------------------+
; Register name                                     ; Reason for Removal                       ;
+---------------------------------------------------+------------------------------------------+
; cmd0/status[2]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[3]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[4]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[5]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[6]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[7]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[8]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[9]                                    ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[10]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[11]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[12]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[13]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[14]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/status[15]                                   ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/cmd_rx/rx_buffer/reg[0]             ; Lost fanout                              ;
; fpga_thermo0/master2/tx_addr_reg/reg[0]           ; Stuck at GND due to stuck port data_in   ;
; fpga_thermo0/master2/tx_addr_reg/reg[1]           ; Stuck at GND due to stuck port data_in   ;
; fpga_thermo0/master2/tx_addr_reg/reg[2]           ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[16]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[14]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[20]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[26]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[12]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[22]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[18]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[24]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[28]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[30]                      ; Stuck at GND due to stuck port data_in   ;
; cmd0/receiver/hdr0/reg_o[29]                      ; Merged with cmd0/receiver/hdr0/reg_o[31] ;
; cmd0/receiver/hdr0/reg_o[31]                      ; Merged with cmd0/receiver/hdr0/reg_o[25] ;
; cmd0/receiver/hdr0/reg_o[25]                      ; Merged with cmd0/receiver/hdr0/reg_o[19] ;
; cmd0/receiver/hdr0/reg_o[19]                      ; Merged with cmd0/receiver/hdr0/reg_o[27] ;
; cmd0/receiver/hdr0/reg_o[27]                      ; Merged with cmd0/receiver/hdr0/reg_o[21] ;
; cmd0/receiver/hdr0/reg_o[21]                      ; Merged with cmd0/receiver/hdr0/reg_o[15] ;
; cmd0/receiver/hdr0/reg_o[15]                      ; Merged with cmd0/receiver/hdr0/reg_o[23] ;
; cmd0/receiver/hdr0/reg_o[23]                      ; Merged with cmd0/receiver/hdr0/reg_o[13] ;
; cmd0/receiver/hdr0/reg_o[13]                      ; Merged with cmd0/receiver/hdr0/reg_o[17] ;
; frame_timing_slave/ftc/current_state.got_bit3     ; Stuck at GND due to stuck port data_in   ;
; frame_timing_slave/ftc/current_state.wait_frm_rst ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 39            ;                                          ;
+---------------------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4568  ;
; Number of registers using Synchronous Clear  ; 298   ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 4443  ;
; Number of registers using Asynchronous Load  ; 17    ;
; Number of registers using Clock Enable       ; 3657  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; leds:leds_slave|led_data[0]                                                            ; 3       ;
; leds:leds_slave|led_data[1]                                                            ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|row_count_int[31]                ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|row_count_int[0]                 ; 4       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[6]                ; 5       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[0]                  ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[3]                  ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[5]                  ; 3       ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|word_count[31] ; 2       ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|word_count[0]  ; 2       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|frame_count_int[31]              ; 2       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|frame_count_int[0]               ; 3       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds                        ; 2       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp                   ; 1       ;
; Total number of inverted registers = 14                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |addr_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer|us_count[2]                                     ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|reg:hdr0|reg_o[1]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[4]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count[2]                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer|us_count[4]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_data[14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[30]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[17]                   ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[32]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[26]             ;
; 42:1               ; 14 bits   ; 392 LEs       ; 392 LEs              ; 0 LEs                  ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|slow_dac_data_off[6]                                              ;
; 42:1               ; 14 bits   ; 392 LEs       ; 392 LEs              ; 0 LEs                  ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|slow_dac_data_on[5]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |addr_card|id_thermo:id_thermo0|counter:byte_counter|count[1]                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[0] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |addr_card|id_thermo:id_thermo0|id3_ld                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |addr_card|id_thermo:id_thermo0|thermo1_ld                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|next_state~4                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_data~55                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_data~43                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector12                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |addr_card|id_thermo:id_thermo0|wb_ns.wb_idle                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |addr_card|fpga_thermo:fpga_thermo0|Selector3                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|Selector0                                  ;
; 6:1                ; 140 bits  ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector86                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector18                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |addr_card|dispatch:cmd0|Selector2                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector217                                                       ;
; 8:1                ; 41 bits   ; 205 LEs       ; 41 LEs               ; 164 LEs                ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|fb_wren[26]                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector1                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |addr_card|dispatch:cmd0|Selector1                                                                         ;
; 9:1                ; 41 bits   ; 246 LEs       ; 41 LEs               ; 205 LEs                ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|mode_wren_vec[28]                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector4                                     ;
; 10:1               ; 41 bits   ; 246 LEs       ; 41 LEs               ; 205 LEs                ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|val_wren_vec[8]                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector3                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector5                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|Selector3                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector1                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector0                                           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 24 LEs               ; 9 LEs                  ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector1                                                         ;
; 593:1              ; 27 bits   ; 10665 LEs     ; 2781 LEs             ; 7884 LEs               ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[9]                                          ;
; 848:1              ; 3 bits    ; 1695 LEs      ; 327 LEs              ; 1368 LEs               ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[1]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_pll:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 8                 ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 10000             ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 0                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 0                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 0                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 0                 ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                      ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Stratix     ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_bio1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                        ;
; data_width     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                             ;
; step_size      ; 1     ; Signed Integer                                                                                             ;
; wrap_around    ; '0'   ; Enumerated                                                                                                 ;
; up_counter     ; '1'   ; Enumerated                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                          ;
; addr_width     ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tpb1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                          ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                       ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                       ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                       ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                         ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                               ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                      ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                      ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                      ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                              ;
; data_width     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 0                    ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Signed Integer ;
; WIDTHAD_B                          ; 11                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dkl3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; revision       ; 00000010000000000000000000000110 ; Unsigned Binary ;
; card_type      ; 000                              ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                         ;
; WIDTH                  ; 32           ; Signed Integer                                                                         ;
; WIDTHAD                ; 6            ; Signed Integer                                                                         ;
; NUMWORDS               ; 64           ; Untyped                                                                                ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                ;
; USE_EAB                ; ON           ; Untyped                                                                                ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
; WIDTH                  ; 32           ; Signed Integer                                                                          ;
; WIDTHAD                ; 6            ; Signed Integer                                                                          ;
; NUMWORDS               ; 64           ; Untyped                                                                                 ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                 ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                 ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                 ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                 ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                 ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                 ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                 ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                 ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                 ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                 ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                 ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                 ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                 ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                 ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                 ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                 ;
; USE_EAB                ; ON           ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 32           ; Signed Integer                                                                                ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                ;
; NUMWORDS               ; 64           ; Untyped                                                                                       ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                       ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                       ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                       ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                       ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                       ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                       ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                       ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                       ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                       ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                       ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                       ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                       ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                       ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                       ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                       ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                       ;
; USE_EAB                ; ON           ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 32           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 32           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; tristate       ; INTERNAL ; String                                                       ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; max            ; 9     ; Signed Integer                                                ;
; step_size      ; 1     ; Signed Integer                                                ;
; wrap_around    ; '1'   ; Enumerated                                                    ;
; up_counter     ; '1'   ; Enumerated                                                    ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+----------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                     ;
+------------------------------------------------+-----------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                           ;
; LPM_WIDTHA                                     ; 32        ; Untyped                                                  ;
; LPM_WIDTHB                                     ; 32        ; Untyped                                                  ;
; LPM_WIDTHP                                     ; 64        ; Untyped                                                  ;
; LPM_WIDTHR                                     ; 64        ; Untyped                                                  ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                  ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                  ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                  ;
; LATENCY                                        ; 0         ; Untyped                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                  ;
; USE_EAB                                        ; OFF       ; Untyped                                                  ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                  ;
; DEVICE_FAMILY                                  ; Stratix   ; Untyped                                                  ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                  ;
; CBXI_PARAMETER                                 ; mult_hh01 ; Untyped                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                  ;
+------------------------------------------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 16                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                               ;
+---------------------------------------+----------------------------------------------------------------------+
; Name                                  ; Value                                                                ;
+---------------------------------------+----------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                    ;
; Entity Instance                       ; frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                   ;
;     -- USE_EAB                        ; OFF                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                   ;
+---------------------------------------+----------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Full Version
    Info: Processing started: Thu May 29 13:03:16 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addr_card -c addr_card
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/parallel_crc.vhd
    Info: Found design unit 1: parallel_crc-behav
    Info: Found entity 1: parallel_crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id_pack.vhd
    Info: Found design unit 1: slot_id_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_core_pack
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/fw_rev/source/rtl/fw_rev_pack.vhd
    Info: Found design unit 1: fw_rev_pack
Info: Found 1 design units, including 0 entities, in source file ../../../clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
    Info: Found design unit 1: sync_gen_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards.vhd
    Info: Found design unit 1: all_cards-rtl
    Info: Found entity 1: all_cards
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id.vhd
    Info: Found design unit 1: bp_slot_id-rtl
    Info: Found entity 1: bp_slot_id
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/smb_master.vhd
    Info: Found design unit 1: smb_master-behav
    Info: Found entity 1: smb_master
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info: Found design unit 1: fpga_thermo-rtl
    Info: Found entity 1: fpga_thermo
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd
    Info: Found design unit 1: ac_dac_ctrl_ramdq-SYN
    Info: Found entity 1: ac_dac_ctrl_ramdq
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fw_rev/source/rtl/fw_rev.vhd
    Info: Found design unit 1: fw_rev-rtl
    Info: Found entity 1: fw_rev
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/ac_pll.vhd
    Info: Found design unit 1: ac_pll-SYN
    Info: Found entity 1: ac_pll
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
    Info: Found design unit 1: ac_dac_ctrl-rtl
    Info: Found entity 1: ac_dac_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd
    Info: Found design unit 1: ac_dac_ctrl_core-rtl
    Info: Found entity 1: ac_dac_ctrl_core
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd
    Info: Found design unit 1: ac_dac_ctrl_wbs-rtl
    Info: Found entity 1: ac_dac_ctrl_wbs
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info: Found design unit 1: tpram_32bit_x_64-SYN
    Info: Found entity 1: tpram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/prand.vhd
    Info: Found design unit 1: prand-behaviour
    Info: Found entity 1: prand
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/rs232_data_tx.vhd
    Info: Found design unit 1: rs232_data_tx-rtl
    Info: Found entity 1: rs232_data_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slave_ctrl.vhd
    Info: Found design unit 1: slave_ctrl-rtl
    Info: Found entity 1: slave_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_rx.vhd
    Info: Found design unit 1: sync_fifo_rx-SYN
    Info: Found entity 1: sync_fifo_rx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_tx.vhd
    Info: Found design unit 1: sync_fifo_tx-SYN
    Info: Found entity 1: sync_fifo_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf.vhd
    Info: Found design unit 1: tri_state_buf-rtl
    Info: Found entity 1: tri_state_buf
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf_vec.vhd
    Info: Found design unit 1: tri_state_buf_vec-rtl
    Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/wb_slave.vhd
    Info: Found design unit 1: wb_slave-behav
    Info: Found entity 1: wb_slave
Info: Found 1 design units, including 0 entities, in source file ../source/rtl/addr_card_pack.vhd
    Info: Found design unit 1: addr_card_pack
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/addr_card.vhd
    Info: Found design unit 1: addr_card-top
    Info: Found entity 1: addr_card
Info: Elaborating entity "addr_card" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at addr_card.vhd(143): object "mem_clk" assigned a value but never read
Warning (10034): Output port "ttl_tx1" at addr_card.vhd(80) has no driver
Warning (10034): Output port "ttl_tx2" at addr_card.vhd(84) has no driver
Warning (10034): Output port "ttl_txena2" at addr_card.vhd(85) has no driver
Warning (10034): Output port "ttl_tx3" at addr_card.vhd(88) has no driver
Warning (10034): Output port "ttl_txena3" at addr_card.vhd(89) has no driver
Warning (10034): Output port "eeprom_so" at addr_card.vhd(93) has no driver
Warning (10034): Output port "eeprom_sck" at addr_card.vhd(94) has no driver
Warning (10034): Output port "eeprom_cs" at addr_card.vhd(95) has no driver
Warning (10034): Output port "mictor[32]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[31]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[30]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[29]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[28]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[27]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[26]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[25]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[24]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[23]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[22]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[21]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[20]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[19]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[18]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[17]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[16]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[15]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[14]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[13]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[12]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[11]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[10]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[9]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[8]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[7]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[6]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[5]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[4]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[3]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[2]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictor[1]" at addr_card.vhd(126) has no driver
Warning (10034): Output port "mictorclk[2]" at addr_card.vhd(127) has no driver
Warning (10034): Output port "mictorclk[1]" at addr_card.vhd(127) has no driver
Warning (10034): Output port "tx" at addr_card.vhd(129) has no driver
Info: Elaborating entity "ac_pll" for hierarchy "ac_pll:pll0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "ac_pll:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ac_pll:pll0|altpll:altpll_component"
Info: Elaborating entity "dispatch" for hierarchy "dispatch:cmd0"
Info: Elaborating entity "dispatch_cmd_receive" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver"
Info: Elaborating entity "lvds_rx" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Warning: Assertion warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_bio1.tdf
    Info: Found entity 1: dcfifo_bio1
Info: Elaborating entity "dcfifo_bio1" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_aem.tdf
    Info: Found entity 1: alt_sync_fifo_aem
Info: Elaborating entity "alt_sync_fifo_aem" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_jv01.tdf
    Info: Found entity 1: dpram_jv01
Info: Elaborating entity "dpram_jv01" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6rh1.tdf
    Info: Found entity 1: altsyncram_6rh1
Info: Elaborating entity "altsyncram_6rh1" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf
    Info: Found entity 1: add_sub_pf8
Info: Elaborating entity "add_sub_pf8" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v08.tdf
    Info: Found entity 1: add_sub_v08
Info: Elaborating entity "add_sub_v08" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_v08:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_aua.tdf
    Info: Found entity 1: cntr_aua
Info: Elaborating entity "cntr_aua" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1"
Info: Elaborating entity "parallel_crc" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
Info: Elaborating entity "reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter"
Info: Elaborating entity "dispatch_wishbone" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone"
Info: Elaborating entity "us_timer" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt"
Info: Elaborating entity "dispatch_reply_transmit" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter"
Info: Elaborating entity "lvds_tx" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx"
Info: Elaborating entity "counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter"
Info: Elaborating entity "fifo" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info: Found entity 1: altsyncram_tpb1
Info: Elaborating entity "altsyncram_tpb1" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gvi.tdf
    Info: Found entity 1: cntr_gvi
Info: Elaborating entity "cntr_gvi" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|altsyncram:buf"
Info: Elaborated megafunction instantiation "dispatch:cmd0|altsyncram:buf"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dkl3.tdf
    Info: Found entity 1: altsyncram_dkl3
Info: Elaborating entity "altsyncram_dkl3" for hierarchy "dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated"
Info: Elaborating entity "all_cards" for hierarchy "all_cards:i_all_cards"
Info: Elaborating entity "leds" for hierarchy "leds:leds_slave"
Info: Elaborating entity "ac_dac_ctrl" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave"
Warning (10036): Verilog HDL or VHDL warning at ac_dac_ctrl.vhd(150): object "frame_aligned_reg" assigned a value but never read
Info: Elaborating entity "tpram_32bit_x_64" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/alt3pram.tdf
    Info: Found entity 1: alt3pram
Info: Elaborating entity "alt3pram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Elaborating entity "altdpram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component"
Info: Instantiated megafunction "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "width" = "32"
    Info: Parameter "widthad" = "6"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "write_reg" = "INCLOCK"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "lpm_hint" = "USE_EAB=ON"
Info: Elaborating entity "altsyncram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component"
Info: Instantiated megafunction "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "width" = "32"
    Info: Parameter "widthad" = "6"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "write_reg" = "INCLOCK"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "lpm_hint" = "USE_EAB=ON"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7lo1.tdf
    Info: Found entity 1: altsyncram_7lo1
Info: Elaborating entity "altsyncram_7lo1" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated"
Info: Elaborating entity "reg" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg"
Info: Elaborating entity "frame_timing" for hierarchy "frame_timing:frame_timing_slave"
Info: Elaborating entity "frame_timing_wbs" for hierarchy "frame_timing:frame_timing_slave|frame_timing_wbs:wbi"
Info: Elaborating entity "frame_timing_core" for hierarchy "frame_timing:frame_timing_slave|frame_timing_core:ftc"
Info: Elaborating entity "id_thermo" for hierarchy "id_thermo:id_thermo0"
Info: Elaborating entity "one_wire_master" for hierarchy "id_thermo:id_thermo0|one_wire_master:master"
Warning (10034): Output port "slave_data_o" at one_wire_master.vhd(79) has no driver
Warning (10034): Output port "slave_wren_o" at one_wire_master.vhd(80) has no driver
Info: Elaborating entity "shift_reg" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter"
Info: Elaborating entity "counter" for hierarchy "id_thermo:id_thermo0|counter:byte_counter"
Info: Elaborating entity "reg" for hierarchy "id_thermo:id_thermo0|reg:id_data0"
Info: Elaborating entity "fpga_thermo" for hierarchy "fpga_thermo:fpga_thermo0"
Warning (10036): Verilog HDL or VHDL warning at fpga_thermo.vhd(121): object "slave_err" assigned a value but never read
Info: Elaborating entity "smb_master" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2"
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(87): object "timer_count_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(101): object "tx_data_reg_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at smb_master.vhd(102): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "shift_reg" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg"
Warning: Reduced register "dispatch:cmd0|status[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|status[15]" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[6]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[7]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[8]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[9]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[10]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[11]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[12]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[13]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning: Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
Warning: Reduced register "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[20]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[26]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[22]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[18]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[24]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[28]" with stuck data_in port to stuck value GND
Warning: Reduced register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[30]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[29]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[31]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[31]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[13]"
    Info: Duplicate register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[13]" merged to single register "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[17]"
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|current_state" contains 3 states
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps" contains 3 states
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state" contains 10 states
Info: State machine "|addr_card|id_thermo:id_thermo0|wb_ps" contains 4 states
Info: State machine "|addr_card|id_thermo:id_thermo0|ctrl_ps" contains 13 states
Info: State machine "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state" contains 8 states
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state" contains 7 states
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state" contains 7 states
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state" contains 3 states
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state" contains 6 states
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state" contains 4 states
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state" contains 11 states
Info: State machine "|addr_card|leds:leds_slave|pres_state" contains 4 states
Info: State machine "|addr_card|dispatch:cmd0|pres_state" contains 5 states
Info: State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state" contains 6 states
Info: State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state" contains 4 states
Info: State machine "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state" contains 5 states
Info: State machine "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state" contains 8 states
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|fpga_thermo:fpga_thermo0|current_state"
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|fpga_thermo:fpga_thermo0|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|current_state.rd"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|current_state.wr"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|current_state.idle"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|current_state.idle" uses code string "000"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|current_state.wr" uses code string "011"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|current_state.rd" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps"
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|ctrl_ps.register_temp"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|ctrl_ps.start_smb_master"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|ctrl_ps.idle"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps.idle" uses code string "000"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps.start_smb_master" uses code string "011"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps.register_temp" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state"
Info: State machine "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state"
    Info: Completed encoding using 10 state bits
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.done"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.stop_condition"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.data"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge2"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.nwrite"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.address"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.start_condition"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.settle_counter"
        Info: Encoded state bit "fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.idle"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.idle" uses code string "0000000000"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.settle_counter" uses code string "0000000011"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.start_condition" uses code string "0000000101"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.address" uses code string "0000001001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.nwrite" uses code string "0000010001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge" uses code string "0000100001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.acknowledge2" uses code string "0001000001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.data" uses code string "0010000001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.stop_condition" uses code string "0100000001"
    Info: State "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.done" uses code string "1000000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|id_thermo:id_thermo0|wb_ps"
Info: State machine "|addr_card|id_thermo:id_thermo0|wb_ps" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|id_thermo:id_thermo0|wb_ps"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "id_thermo:id_thermo0|wb_ps.wb_error"
        Info: Encoded state bit "id_thermo:id_thermo0|wb_ps.send_temp"
        Info: Encoded state bit "id_thermo:id_thermo0|wb_ps.send_id"
        Info: Encoded state bit "id_thermo:id_thermo0|wb_ps.wb_idle"
    Info: State "|addr_card|id_thermo:id_thermo0|wb_ps.wb_idle" uses code string "0000"
    Info: State "|addr_card|id_thermo:id_thermo0|wb_ps.send_id" uses code string "0011"
    Info: State "|addr_card|id_thermo:id_thermo0|wb_ps.send_temp" uses code string "0101"
    Info: State "|addr_card|id_thermo:id_thermo0|wb_ps.wb_error" uses code string "1001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|id_thermo:id_thermo0|ctrl_ps"
Info: State machine "|addr_card|id_thermo:id_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|id_thermo:id_thermo0|ctrl_ps"
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.set_valid_flag"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.get_temp"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase3_read_scratch"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase3_skip_rom"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase3_init"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.get_status"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase2_convert_t"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase2_skip_rom"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase2_init"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.get_id"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase1_read_rom"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.phase1_init"
        Info: Encoded state bit "id_thermo:id_thermo0|ctrl_ps.ctrl_idle"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.ctrl_idle" uses code string "0000000000000"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase1_init" uses code string "0000000000011"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase1_read_rom" uses code string "0000000000101"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.get_id" uses code string "0000000001001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase2_init" uses code string "0000000010001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase2_skip_rom" uses code string "0000000100001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase2_convert_t" uses code string "0000001000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.get_status" uses code string "0000010000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase3_init" uses code string "0000100000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase3_skip_rom" uses code string "0001000000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.phase3_read_scratch" uses code string "0010000000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.get_temp" uses code string "0100000000001"
    Info: State "|addr_card|id_thermo:id_thermo0|ctrl_ps.set_valid_flag" uses code string "1000000000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state"
Info: State machine "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.read_done"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.write_done"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.init_done"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.read_slot"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.write_slot"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.init_reply"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.init_pulse"
        Info: Encoded state bit "id_thermo:id_thermo0|one_wire_master:master|pres_state.idle"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.idle" uses code string "00000000"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.init_pulse" uses code string "00000011"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.init_reply" uses code string "00000101"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.write_slot" uses code string "00001001"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.read_slot" uses code string "00010001"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.init_done" uses code string "00100001"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.write_done" uses code string "01000001"
    Info: State "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state.read_done" uses code string "10000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state"
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.wait_frm_rst"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit3"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit2"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit1"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit0"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.idle"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.idle" uses code string "0000000"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit0" uses code string "0000011"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit1" uses code string "0000101"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit2" uses code string "0001001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit3" uses code string "0010001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync" uses code string "0100001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.wait_frm_rst" uses code string "1000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state"
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set_hold"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_hold"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_on"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_hold"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_on"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_off"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_off" uses code string "0000000"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_on" uses code string "0000011"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_hold" uses code string "0000101"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_on" uses code string "0001001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_hold" uses code string "0010001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set" uses code string "0100001"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set_hold" uses code string "1000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state"
Info: State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.rd"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.wr"
        Info: Encoded state bit "frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.idle"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.idle" uses code string "000"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.wr" uses code string "011"
    Info: State "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.rd" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state"
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.ready_delay"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.idle"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing3"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing2"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.update"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.update" uses code string "000000"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing" uses code string "000011"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing2" uses code string "000101"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.writing3" uses code string "001001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.idle" uses code string "010001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.ready_delay" uses code string "100001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state"
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd2"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd1"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|current_state.wr"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|current_state.idle"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state.idle" uses code string "0000"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state.wr" uses code string "0011"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd1" uses code string "0101"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state.rd2" uses code string "1001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state"
Info: State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state"
    Info: Completed encoding using 11 state bits
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_wait_for_row_switch"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_new_row_index"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_on"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_off"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_wait_for_row_switch"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch_new_row_index"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch4"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch3"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch2"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch1"
        Info: Encoded state bit "ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.idle"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.idle" uses code string "00000000000"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch1" uses code string "00000000011"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch2" uses code string "00000000101"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch3" uses code string "00000001001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch4" uses code string "00000010001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_latch_new_row_index" uses code string "00000100001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.bc_wait_for_row_switch" uses code string "00001000001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_off" uses code string "00010000001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_on" uses code string "00100000001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_latch_new_row_index" uses code string "01000000001"
    Info: State "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.ac_wait_for_row_switch" uses code string "10000000001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|leds:leds_slave|pres_state"
Info: State machine "|addr_card|leds:leds_slave|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|leds:leds_slave|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "leds:leds_slave|pres_state.done"
        Info: Encoded state bit "leds:leds_slave|pres_state.send_packet"
        Info: Encoded state bit "leds:leds_slave|pres_state.get_packet"
        Info: Encoded state bit "leds:leds_slave|pres_state.idle"
    Info: State "|addr_card|leds:leds_slave|pres_state.idle" uses code string "0000"
    Info: State "|addr_card|leds:leds_slave|pres_state.get_packet" uses code string "0011"
    Info: State "|addr_card|leds:leds_slave|pres_state.send_packet" uses code string "0101"
    Info: State "|addr_card|leds:leds_slave|pres_state.done" uses code string "1001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|dispatch:cmd0|pres_state"
Info: State machine "|addr_card|dispatch:cmd0|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|dispatch:cmd0|pres_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "dispatch:cmd0|pres_state.dummy"
        Info: Encoded state bit "dispatch:cmd0|pres_state.reply"
        Info: Encoded state bit "dispatch:cmd0|pres_state.execute"
        Info: Encoded state bit "dispatch:cmd0|pres_state.fetch"
        Info: Encoded state bit "dispatch:cmd0|pres_state.initialize"
    Info: State "|addr_card|dispatch:cmd0|pres_state.initialize" uses code string "00000"
    Info: State "|addr_card|dispatch:cmd0|pres_state.fetch" uses code string "00011"
    Info: State "|addr_card|dispatch:cmd0|pres_state.execute" uses code string "00101"
    Info: State "|addr_card|dispatch:cmd0|pres_state.reply" uses code string "01001"
    Info: State "|addr_card|dispatch:cmd0|pres_state.dummy" uses code string "10001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state"
Info: State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.done"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.fetch"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_hdr"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle" uses code string "000000"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_hdr" uses code string "000011"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.fetch" uses code string "000101"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data" uses code string "001001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc" uses code string "010001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.done" uses code string "100001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state"
Info: State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.done"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.send"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup"
        Info: Encoded state bit "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.idle"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.idle" uses code string "0000"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup" uses code string "0011"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.send" uses code string "0101"
    Info: State "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.done" uses code string "1001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state"
Info: State machine "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.error"
        Info: Encoded state bit "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.done"
        Info: Encoded state bit "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle"
        Info: Encoded state bit "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.fetch"
        Info: Encoded state bit "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.idle"
    Info: State "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.idle" uses code string "00000"
    Info: State "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.fetch" uses code string "00011"
    Info: State "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle" uses code string "00101"
    Info: State "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.done" uses code string "01001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.error" uses code string "10001"
Info: Selected One-Hot state machine encoding method for state machine "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state"
Info: State machine "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.dummy"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.done"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_crc"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_data"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.parse_hdr"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr1"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr0"
        Info: Encoded state bit "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle" uses code string "00000000"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr0" uses code string "00000011"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_hdr1" uses code string "00000101"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.parse_hdr" uses code string "00001001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_data" uses code string "00010001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.rx_crc" uses code string "00100001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.done" uses code string "01000001"
    Info: State "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.dummy" uses code string "10000001"
Warning: Reduced register "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_bit3" with stuck data_in port to stuck value GND
Warning: Reduced register "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.wait_frm_rst" with stuck data_in port to stuck value GND
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/61/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_hh01.tdf
    Info: Found entity 1: mult_hh01
Info: Ignored 33 buffer(s)
    Info: Ignored 33 SOFT buffer(s)
Warning: The bidir "test[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "test[16]" has no source; inserted an always disabled tri-state buffer.
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "lvds_txb" stuck at GND
    Warning: Pin "ttl_tx1" stuck at GND
    Warning: Pin "ttl_txena1" stuck at VCC
    Warning: Pin "ttl_tx2" stuck at GND
    Warning: Pin "ttl_txena2" stuck at GND
    Warning: Pin "ttl_tx3" stuck at GND
    Warning: Pin "ttl_txena3" stuck at GND
    Warning: Pin "eeprom_so" stuck at GND
    Warning: Pin "eeprom_sck" stuck at GND
    Warning: Pin "eeprom_cs" stuck at GND
    Warning: Pin "mictor[1]" stuck at GND
    Warning: Pin "mictor[2]" stuck at GND
    Warning: Pin "mictor[3]" stuck at GND
    Warning: Pin "mictor[4]" stuck at GND
    Warning: Pin "mictor[5]" stuck at GND
    Warning: Pin "mictor[6]" stuck at GND
    Warning: Pin "mictor[7]" stuck at GND
    Warning: Pin "mictor[8]" stuck at GND
    Warning: Pin "mictor[9]" stuck at GND
    Warning: Pin "mictor[10]" stuck at GND
    Warning: Pin "mictor[11]" stuck at GND
    Warning: Pin "mictor[12]" stuck at GND
    Warning: Pin "mictor[13]" stuck at GND
    Warning: Pin "mictor[14]" stuck at GND
    Warning: Pin "mictor[15]" stuck at GND
    Warning: Pin "mictor[16]" stuck at GND
    Warning: Pin "mictor[17]" stuck at GND
    Warning: Pin "mictor[18]" stuck at GND
    Warning: Pin "mictor[19]" stuck at GND
    Warning: Pin "mictor[20]" stuck at GND
    Warning: Pin "mictor[21]" stuck at GND
    Warning: Pin "mictor[22]" stuck at GND
    Warning: Pin "mictor[23]" stuck at GND
    Warning: Pin "mictor[24]" stuck at GND
    Warning: Pin "mictor[25]" stuck at GND
    Warning: Pin "mictor[26]" stuck at GND
    Warning: Pin "mictor[27]" stuck at GND
    Warning: Pin "mictor[28]" stuck at GND
    Warning: Pin "mictor[29]" stuck at GND
    Warning: Pin "mictor[30]" stuck at GND
    Warning: Pin "mictor[31]" stuck at GND
    Warning: Pin "mictor[32]" stuck at GND
    Warning: Pin "mictorclk[1]" stuck at GND
    Warning: Pin "mictorclk[2]" stuck at GND
    Warning: Pin "tx" stuck at GND
Info: Registers with preset signals will power-up high
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "cmd0/receiver/cmd_rx/rx_buffer/reg[0]" lost all its fanouts during netlist optimizations.
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "lvds_spare"
    Warning: No output dependent on input pin "ttl_nrx2"
    Warning: No output dependent on input pin "ttl_nrx3"
    Warning: No output dependent on input pin "eeprom_si"
    Warning: No output dependent on input pin "dip_sw3"
    Warning: No output dependent on input pin "dip_sw4"
    Warning: No output dependent on input pin "smb_nalert"
    Warning: No output dependent on input pin "rx"
Info: Implemented 13501 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 246 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 11101 logic cells
    Info: Implemented 2112 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 955 warnings
    Info: Allocated 195 megabytes of memory during processing
    Info: Processing ended: Thu May 29 13:07:43 2008
    Info: Elapsed time: 00:04:27


