/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.38
Hash     : d0f8292
Date     : Jul 27 2024
Type     : Engineering
Log Time   : Mon Jul 29 08:03:21 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 58

#Path 1
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$149209$abc$67403$li7_li7.in[0] (.names at (55,2))                                                                         0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.039     0.913
$abc$149209$abc$67403$li7_li7.out[0] (.names at (55,2))                                                                        0.000     0.913
| (intra 'clb' routing)                                                                                                        0.000     0.913
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                        0.000     0.913
data arrival time                                                                                                                        0.913

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                        0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.162


#Path 2
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                            0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                                              0.000     0.779
| (intra 'clb' routing)                                                                                                         0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                        0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                  0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                                                         0.131     0.939
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     0.939
data arrival time                                                                                                                         0.939

clock i_fclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                            0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                                              0.000     0.779
| (intra 'clb' routing)                                                                                                         0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                               0.000     0.779
cell hold time                                                                                                                 -0.028     0.751
data required time                                                                                                                        0.751
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.751
data arrival time                                                                                                                         0.939
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.188


#Path 3
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.131     0.939
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     0.939
data arrival time                                                                                                                        0.939

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.939
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 4
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : o_sclk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.131     0.939
o_sclk.D[0] (dffnre at (55,2))                                                                                  0.000     0.939
data arrival time                                                                                                                        0.939

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
o_sclk.C[0] (dffnre at (55,2))                                                                                  0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.939
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 5
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.131     0.939
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     0.939
data arrival time                                                                                                                        0.939

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.939
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 6
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.131     0.939
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     0.939
data arrival time                                                                                                                        0.939

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.939
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 7
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.131     0.939
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     0.939
data arrival time                                                                                                                        0.939

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.939
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 8
Startpoint: $auto_1001.BB[0].Q[0] (dffnre at (46,30) clocked by i_fclk)
Endpoint  : $abc$56438$lo2.D[0] (dffnre at (46,30) clocked by i_fclk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                      0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                 0.029     0.808
$auto_1001.BB[0].Q[0] (dffnre at (46,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                        0.066     0.874
$abc$149209$abc$67403$li2_li2.in[0] (.names at (46,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                     0.073     0.947
$abc$149209$abc$67403$li2_li2.out[0] (.names at (46,30))                       0.000     0.947
| (intra 'clb' routing)                                                        0.000     0.947
$abc$56438$lo2.D[0] (dffnre at (46,30))                                        0.000     0.947
data arrival time                                                                        0.947

clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$abc$56438$lo2.C[0] (dffnre at (46,30))                                        0.000     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.947
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.196


#Path 9
Startpoint: $auto_1001.BB[0].Q[0] (dffnre at (46,30) clocked by i_fclk)
Endpoint  : $abc$56438$lo3.D[0] (dffnre at (46,30) clocked by i_fclk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                      0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                 0.029     0.808
$auto_1001.BB[0].Q[0] (dffnre at (46,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                        0.066     0.874
$abc$149209$abc$67403$li3_li3.in[3] (.names at (46,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                     0.073     0.947
$abc$149209$abc$67403$li3_li3.out[0] (.names at (46,30))                       0.000     0.947
| (intra 'clb' routing)                                                        0.000     0.947
$abc$56438$lo3.D[0] (dffnre at (46,30))                                        0.000     0.947
data arrival time                                                                        0.947

clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$abc$56438$lo3.C[0] (dffnre at (46,30))                                        0.000     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.947
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.196


#Path 10
Startpoint: $auto_1001.BB[0].Q[0] (dffnre at (46,30) clocked by i_fclk)
Endpoint  : $abc$56438$lo4.D[0] (dffnre at (46,30) clocked by i_fclk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                      0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                 0.029     0.808
$auto_1001.BB[0].Q[0] (dffnre at (46,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                        0.066     0.874
$abc$149209$abc$67403$li4_li4.in[4] (.names at (46,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                     0.073     0.947
$abc$149209$abc$67403$li4_li4.out[0] (.names at (46,30))                       0.000     0.947
| (intra 'clb' routing)                                                        0.000     0.947
$abc$56438$lo4.D[0] (dffnre at (46,30))                                        0.000     0.947
data arrival time                                                                        0.947

clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$abc$56438$lo4.C[0] (dffnre at (46,30))                                        0.000     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.947
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.196


#Path 11
Startpoint: $auto_1001.BB[0].Q[0] (dffnre at (46,30) clocked by i_fclk)
Endpoint  : $abc$56438$lo5.D[0] (dffnre at (46,30) clocked by i_fclk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                      0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                 0.029     0.808
$auto_1001.BB[0].Q[0] (dffnre at (46,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                        0.066     0.874
$abc$149209$abc$67403$li5_li5.in[3] (.names at (46,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                     0.073     0.947
$abc$149209$abc$67403$li5_li5.out[0] (.names at (46,30))                       0.000     0.947
| (intra 'clb' routing)                                                        0.000     0.947
$abc$56438$lo5.D[0] (dffnre at (46,30))                                        0.000     0.947
data arrival time                                                                        0.947

clock i_fclk (rise edge)                                        0.000     0.000
clock source latency                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                               0.000     0.000
| (intra 'io' routing)                                                         0.779     0.779
| (inter-block routing:global net)                                             0.000     0.779
| (intra 'clb' routing)                                                        0.000     0.779
$abc$56438$lo5.C[0] (dffnre at (46,30))                                        0.000     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.947
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.196


#Path 12
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.165     0.973
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     0.973
data arrival time                                                                                                                        0.973

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.973
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.223


#Path 13
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.165     0.973
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     0.973
data arrival time                                                                                                                        0.973

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.973
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.223


#Path 14
Startpoint: $auto_1001.BB[0].Q[0] (dffnre at (46,30) clocked by i_fclk)
Endpoint  : $auto_1001.BB[0].D[0] (dffnre at (46,30) clocked by i_fclk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                  0.000     0.000
clock source latency                                                     0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                0.000     0.779
| (primitive 'dffnre' Tcq_min)                                           0.029     0.808
$auto_1001.BB[0].Q[0] (dffnre at (46,30)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                  0.066     0.874
ppi_commutator.r_idx[0].in[0] (.names at (46,30))                        0.000     0.874
| (primitive '.names' combinational delay)                               0.099     0.973
ppi_commutator.r_idx[0].out[0] (.names at (46,30))                       0.000     0.973
| (intra 'clb' routing)                                                  0.000     0.973
$auto_1001.BB[0].D[0] (dffnre at (46,30))                                0.000     0.973
data arrival time                                                                  0.973

clock i_fclk (rise edge)                                  0.000     0.000
clock source latency                                                     0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
$auto_1001.BB[0].C[0] (dffnre at (46,30))                                0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                          -0.028     0.751
data required time                                                                 0.751
----------------------------------------------------------------------------------------
data required time                                                                -0.751
data arrival time                                                                  0.973
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.223


#Path 15
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.167     0.976
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     0.976
data arrival time                                                                                                                        0.976

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.976
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.225


#Path 16
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.167     0.976
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     0.976
data arrival time                                                                                                                        0.976

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.976
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.225


#Path 17
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.167     0.976
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     0.976
data arrival time                                                                                                                        0.976

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.976
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.225


#Path 18
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.167     0.976
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     0.976
data arrival time                                                                                                                        0.976

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        0.976
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.225


#Path 19
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 20
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 21
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 22
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 23
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 24
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.210     1.018
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.018
data arrival time                                                                                                                        1.018

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.018
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.267


#Path 25
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                       0.221     1.029
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     1.029
data arrival time                                                                                                                       1.029

clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                             0.000     0.779
cell hold time                                                                                                               -0.028     0.751
data required time                                                                                                                      0.751
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.751
data arrival time                                                                                                                       1.029
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.278


#Path 26
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.221     1.029
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.029
data arrival time                                                                                                                        1.029

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.029
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.278


#Path 27
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314828 side: (RIGHT,) (57,2,0))                                                                                        0.000     0.808
| (CHANY:2777288 L1 length:1 (57,2,0-> (57,2,0))                                                                               0.061     0.869
| (IPIN:314871 side: (RIGHT,) (57,2,0))                                                                                        0.101     0.970
| (intra 'clb' routing)                                                                                                        0.167     1.137
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.137
data arrival time                                                                                                                        1.137

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.137
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.386


#Path 28
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314827 side: (RIGHT,) (57,2,0))                                                                                        0.000     0.808
| (CHANY:2777286 L1 length:1 (57,2,0-> (57,2,0))                                                                               0.061     0.869
| (CHANX:2074889 L1 length:1 (57,2,0-> (57,2,0))                                                                               0.061     0.930
| (IPIN:314843 side: (TOP,) (57,2,0))                                                                                          0.101     1.031
| (intra 'clb' routing)                                                                                                        0.131     1.162
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.162
data arrival time                                                                                                                        1.162

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.162
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.411


#Path 29
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314299 side: (RIGHT,) (55,2,0))                                                                                        0.000     0.808
| (CHANY:2768390 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     0.869
| (IPIN:314342 side: (RIGHT,) (55,2,0))                                                                                        0.101     0.970
| (intra 'clb' routing)                                                                                                        0.210     1.180
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     1.180
data arrival time                                                                                                                        1.180

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.180
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.429


#Path 30
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314824 side: (RIGHT,) (57,2,0))                                                                                        0.000     0.808
| (CHANY:2777280 L1 length:1 (57,2,0-> (57,2,0))                                                                               0.061     0.869
| (CHANX:2074883 L1 length:1 (57,2,0-> (57,2,0))                                                                               0.061     0.930
| (IPIN:314856 side: (TOP,) (57,2,0))                                                                                          0.101     1.031
| (intra 'clb' routing)                                                                                                        0.210     1.241
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.241
data arrival time                                                                                                                        1.241

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.241
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.490


#Path 31
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314300 side: (RIGHT,) (55,2,0))                                                                                        0.000     0.808
| (CHANY:2768408 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     0.927
| (CHANX:2074753 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     0.988
| (IPIN:314327 side: (TOP,) (55,2,0))                                                                                          0.101     1.089
| (intra 'clb' routing)                                                                                                        0.165     1.254
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     1.254
data arrival time                                                                                                                        1.254

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.254
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.503


#Path 32
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314809 side: (TOP,) (57,2,0))                                                                                          0.000     0.808
| (CHANX:2074715 L4 length:4 (57,2,0-> (54,2,0))                                                                               0.119     0.927
| (CHANY:2768393 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     0.988
| (IPIN:314343 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.089
| (intra 'clb' routing)                                                                                                        0.210     1.299
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (55,2))                       0.000     1.299
data arrival time                                                                                                                        1.299

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.299
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.548


#Path 33
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                            0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                                              0.000     0.779
| (intra 'clb' routing)                                                                                                         0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                  0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (53,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                         0.000     0.808
| (OPIN:579205 side: (RIGHT,) (53,14,0))                                                                                        0.000     0.808
| (CHANY:2760294 L4 length:4 (53,14,0-> (53,17,0))                                                                              0.119     0.927
| (CHANX:2155499 L4 length:4 (53,14,0-> (50,14,0))                                                                              0.119     1.046
| (IPIN:579223 side: (TOP,) (53,14,0))                                                                                          0.101     1.147
| (intra 'clb' routing)                                                                                                         0.165     1.312
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.312
data arrival time                                                                                                                         1.312

clock i_fclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                            0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                                              0.000     0.779
| (intra 'clb' routing)                                                                                                         0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                               0.000     0.779
cell hold time                                                                                                                 -0.028     0.751
data required time                                                                                                                        0.751
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.751
data arrival time                                                                                                                         1.312
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               0.561


#Path 34
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (57,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314818 side: (RIGHT,) (57,2,0))                                                                                        0.000     0.808
| (CHANY:2777316 L4 length:4 (57,2,0-> (57,5,0))                                                                               0.119     0.927
| (CHANX:2074725 L4 length:4 (57,2,0-> (54,2,0))                                                                               0.119     1.046
| (IPIN:314833 side: (TOP,) (57,2,0))                                                                                          0.101     1.147
| (intra 'clb' routing)                                                                                                        0.167     1.314
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (57,2))                       0.000     1.314
data arrival time                                                                                                                        1.314

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.314
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.563


#Path 35
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 36
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 37
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 38
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 39
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 40
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                        0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                        0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 41
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.297
| (intra 'clb' routing)                                                                                                        0.066     1.363
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.363
data arrival time                                                                                                                        1.363

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.363
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.612


#Path 42
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 43
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 44
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 45
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 46
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 47
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 48
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 49
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 50
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 51
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 52
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : o_sclk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                0.000     0.000
| (intra 'io' routing)                                                 0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                  0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                       0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                       0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                       0.119     1.078
| (CHANX:2074668 L4 length:4 (53,2,0-> (56,2,0))                       0.119     1.197
| (IPIN:314331 side: (TOP,) (55,2,0))                                  0.101     1.298
| (intra 'clb' routing)                                                0.066     1.364
o_sclk.E[0] (dffnre at (55,2))                          0.000     1.364
data arrival time                                                                1.364

clock i_fclk (rise edge)                                0.000     0.000
clock source latency                                                   0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                       0.000     0.000
| (intra 'io' routing)                                                 0.779     0.779
| (inter-block routing:global net)                                     0.000     0.779
| (intra 'clb' routing)                                                0.000     0.779
o_sclk.C[0] (dffnre at (55,2))                          0.000     0.779
clock uncertainty                                                      0.000     0.779
cell hold time                                                        -0.028     0.751
data required time                                                               0.751
--------------------------------------------------------------------------------------
data required time                                                              -0.751
data arrival time                                                                1.364
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.613


#Path 53
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                         0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                              0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                              0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                              0.119     1.078
| (CHANX:2074668 L4 length:4 (53,2,0-> (56,2,0))                                                                              0.119     1.197
| (IPIN:314331 side: (TOP,) (55,2,0))                                                                                         0.101     1.298
| (intra 'clb' routing)                                                                                                       0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.364
data arrival time                                                                                                                       1.364

clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                             0.000     0.779
cell hold time                                                                                                               -0.028     0.751
data required time                                                                                                                      0.751
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.751
data arrival time                                                                                                                       1.364
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.613


#Path 54
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 55
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2759502 L1 length:1 (53,2,0-> (53,2,0))                                                                               0.061     0.959
| (CHANX:2074710 L4 length:4 (54,2,0-> (57,2,0))                                                                               0.119     1.078
| (CHANY:2777143 L4 length:2 (57,2,0-> (57,1,0))                                                                               0.119     1.197
| (IPIN:314885 side: (RIGHT,) (57,2,0))                                                                                        0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (57,2))                       0.000     1.364
data arrival time                                                                                                                        1.364

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.364
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.613


#Path 56
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                         0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                              0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                              0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                              0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                              0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                              0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                       0.101     1.301
| (intra 'clb' routing)                                                                                                       0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                       1.367

clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                             0.000     0.779
cell hold time                                                                                                               -0.028     0.751
data required time                                                                                                                      0.751
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.751
data arrival time                                                                                                                       1.367
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.616


#Path 57
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 58
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 59
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                         0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                              0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                              0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                              0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                              0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                              0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                       0.101     1.301
| (intra 'clb' routing)                                                                                                       0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                       1.367

clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                             0.000     0.779
cell hold time                                                                                                               -0.028     0.751
data required time                                                                                                                      0.751
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.751
data arrival time                                                                                                                       1.367
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.616


#Path 60
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 61
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 62
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 63
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : o_sclk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                             0.000     0.000
| (intra 'io' routing)                                                 0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                  0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                       0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                       0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                       0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                       0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                       0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                0.101     1.301
| (intra 'clb' routing)                                                0.066     1.367
o_sclk.R[0] (dffnre at (55,2))                          0.000     1.367
data arrival time                                                                1.367

clock i_fclk (rise edge)                                0.000     0.000
clock source latency                                                   0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                       0.000     0.000
| (intra 'io' routing)                                                 0.779     0.779
| (inter-block routing:global net)                                     0.000     0.779
| (intra 'clb' routing)                                                0.000     0.779
o_sclk.C[0] (dffnre at (55,2))                          0.000     0.779
clock uncertainty                                                      0.000     0.779
cell hold time                                                        -0.028     0.751
data required time                                                               0.751
--------------------------------------------------------------------------------------
data required time                                                              -0.751
data arrival time                                                                1.367
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.616


#Path 64
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                                          0.000     0.779
| (CHANX:2067706 L4 length:4 (50,1,0-> (53,1,0))                                                                               0.119     0.898
| (CHANY:2755050 L1 length:1 (52,2,0-> (52,2,0))                                                                               0.061     0.959
| (CHANX:2074650 L4 length:4 (53,2,0-> (56,2,0))                                                                               0.119     1.078
| (CHANX:2074760 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.139
| (CHANY:2768391 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     1.200
| (IPIN:314358 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.301
| (intra 'clb' routing)                                                                                                        0.066     1.367
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre at (55,2))                       0.000     1.367
data arrival time                                                                                                                        1.367

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.367
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.616


#Path 65
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 66
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 67
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 68
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 69
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 70
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 71
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 72
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 73
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 74
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 75
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 76
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                                                        0.066     0.874
$abc$288670$new_new_n3234__.in[2] (.names at (55,2))                                                                           0.000     0.874
| (primitive '.names' combinational delay)                                                                                     0.017     0.892
$abc$288670$new_new_n3234__.out[0] (.names at (55,2))                                                                          0.000     0.892
| (intra 'clb' routing)                                                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.in[1] (.names at (55,2))                                                                        0.000     0.958
| (primitive '.names' combinational delay)                                                                                     0.119     1.077
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.077
| (intra 'clb' routing)                                                                                                        0.000     1.077
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.077
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.196
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.315
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.416
| (intra 'clb' routing)                                                                                                        0.066     1.482
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.482
data arrival time                                                                                                                        1.482

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.731


#Path 77
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2) clocked by i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                        0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                                                                 0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre at (55,2)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                                                        0.000     0.808
| (OPIN:314287 side: (TOP,) (55,2,0))                                                                                          0.000     0.808
| (CHANX:2074758 L1 length:1 (55,2,0-> (55,2,0))                                                                               0.061     0.869
| (CHANY:2768482 L4 length:4 (55,3,0-> (55,6,0))                                                                               0.119     0.988
| (CHANX:2101605 L4 length:4 (55,6,0-> (52,6,0))                                                                               0.119     1.107
| (CHANY:2755400 L4 length:4 (52,7,0-> (52,10,0))                                                                              0.119     1.226
| (CHANX:2128636 L1 length:1 (53,10,0-> (53,10,0))                                                                             0.061     1.287
| (CHANY:2760108 L4 length:4 (53,11,0-> (53,14,0))                                                                             0.119     1.406
| (IPIN:579242 side: (RIGHT,) (53,14,0))                                                                                       0.101     1.506
| (intra 'clb' routing)                                                                                                        0.167     1.674
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre at (53,14))                       0.000     1.674
data arrival time                                                                                                                        1.674

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (53,14))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.674
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.923


#Path 78
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                         0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                              0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                              0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                              0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                              0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                         0.101     1.298
| (intra 'clb' routing)                                                                                                       0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                       0.000     1.364
| (primitive '.names' combinational delay)                                                                                    0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                      0.000     1.403
| (intra 'clb' routing)                                                                                                       0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                       0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                              0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                       0.101     1.622
| (intra 'clb' routing)                                                                                                       0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                       1.688

clock i_fclk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                          0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                                            0.000     0.779
| (intra 'clb' routing)                                                                                                       0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                             0.000     0.779
cell hold time                                                                                                               -0.028     0.751
data required time                                                                                                                      0.751
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.751
data arrival time                                                                                                                       1.688
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.938


#Path 79
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 80
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 81
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 82
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 83
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 84
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (IPIN:314357 side: (RIGHT,) (55,2,0))                                                                                        0.101     1.622
| (intra 'clb' routing)                                                                                                        0.066     1.688
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (55,2))                       0.000     1.688
data arrival time                                                                                                                        1.688

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (55,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.688
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.938


#Path 85
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 86
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 87
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 88
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 89
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 90
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 91
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 92
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 93
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 94
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 95
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 96
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2) clocked by i_fclk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                                          0.000     0.779
| (CHANX:2067574 L4 length:4 (48,1,0-> (51,1,0))                                                                               0.119     0.898
| (CHANY:2746142 L1 length:1 (50,2,0-> (50,2,0))                                                                               0.061     0.959
| (CHANX:2074534 L4 length:4 (51,2,0-> (54,2,0))                                                                               0.119     1.078
| (CHANX:2074602 L4 length:4 (52,2,0-> (55,2,0))                                                                               0.119     1.197
| (IPIN:314312 side: (TOP,) (55,2,0))                                                                                          0.101     1.298
| (intra 'clb' routing)                                                                                                        0.066     1.364
$abc$149209$abc$56319$auto_711.in[0] (.names at (55,2))                                                                        0.000     1.364
| (primitive '.names' combinational delay)                                                                                     0.039     1.403
$abc$149209$abc$56319$auto_711.out[0] (.names at (55,2))                                                                       0.000     1.403
| (intra 'clb' routing)                                                                                                        0.000     1.403
| (OPIN:314292 side: (RIGHT,) (55,2,0))                                                                                        0.000     1.403
| (CHANY:2768424 L4 length:4 (55,2,0-> (55,5,0))                                                                               0.119     1.521
| (CHANX:2074864 L4 length:4 (56,2,0-> (59,2,0))                                                                               0.119     1.640
| (IPIN:314858 side: (TOP,) (57,2,0))                                                                                          0.101     1.741
| (intra 'clb' routing)                                                                                                        0.066     1.807
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre at (57,2))                       0.000     1.807
data arrival time                                                                                                                        1.807

clock i_fclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                           0.000     0.000
i_fclk.inpad[0] (.input at (2,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                                        0.000     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre at (57,2))                       0.000     0.779
clock uncertainty                                                                                                              0.000     0.779
cell hold time                                                                                                                -0.028     0.751
data required time                                                                                                                       0.751
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.751
data arrival time                                                                                                                        1.807
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              1.056


#Path 97
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].E[0] (dffre at (54,17) clocked by i_clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                  0.000     0.779
| (CHANX:2067558 L1 length:1 (48,1,0-> (48,1,0))                                                       0.061     0.840
| (CHANY:2737282 L4 length:4 (48,2,0-> (48,5,0))                                                       0.119     0.959
| (CHANY:2737474 L4 length:4 (48,5,0-> (48,8,0))                                                       0.119     1.078
| (CHANY:2737666 L4 length:4 (48,8,0-> (48,11,0))                                                      0.119     1.197
| (CHANY:2737858 L4 length:4 (48,11,0-> (48,14,0))                                                     0.119     1.316
| (CHANX:2148674 L4 length:4 (49,13,0-> (52,13,0))                                                     0.119     1.435
| (CHANX:2148866 L4 length:4 (52,13,0-> (55,13,0))                                                     0.119     1.554
| (CHANY:2760288 L4 length:4 (53,14,0-> (53,17,0))                                                     0.119     1.672
| (CHANX:2175972 L1 length:1 (54,17,0-> (54,17,0))                                                     0.061     1.733
| (IPIN:645688 side: (TOP,) (54,17,0))                                                                 0.101     1.834
| (intra 'clb' routing)                                                                                0.066     1.900
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].E[0] (dffre at (54,17))                       0.000     1.900
data arrival time                                                                                                1.900

clock i_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                   0.000     0.000
i_clk.inpad[0] (.input at (1,3))                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                0.000     0.779
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].C[0] (dffre at (54,17))                       0.000     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                        -0.028     0.751
data required time                                                                                               0.751
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.751
data arrival time                                                                                                1.900
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.150


#Path 98
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].R[0] (dffre at (46,19) clocked by i_clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                  0.000     0.779
| (CHANX:2067515 L4 length:4 (50,1,0-> (47,1,0))                                                       0.119     0.898
| (CHANY:2728376 L4 length:4 (46,2,0-> (46,5,0))                                                       0.119     1.017
| (CHANX:2094508 L1 length:1 (47,5,0-> (47,5,0))                                                       0.061     1.078
| (CHANY:2733084 L4 length:4 (47,6,0-> (47,9,0))                                                       0.119     1.197
| (CHANX:2121576 L1 length:1 (48,9,0-> (48,9,0))                                                       0.061     1.258
| (CHANY:2737792 L4 length:4 (48,10,0-> (48,13,0))                                                     0.119     1.377
| (CHANY:2737980 L4 length:4 (48,13,0-> (48,16,0))                                                     0.119     1.496
| (CHANX:2168671 L4 length:4 (48,16,0-> (45,16,0))                                                     0.119     1.615
| (CHANY:2729332 L4 length:4 (46,17,0-> (46,20,0))                                                     0.119     1.733
| (IPIN:687185 side: (RIGHT,) (46,19,0))                                                               0.101     1.834
| (intra 'clb' routing)                                                                                0.066     1.900
ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].R[0] (dffre at (46,19))                       0.000     1.900
data arrival time                                                                                                1.900

clock i_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                   0.000     0.000
i_clk.inpad[0] (.input at (1,3))                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                0.000     0.779
ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].C[0] (dffre at (46,19))                       0.000     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                        -0.028     0.751
data required time                                                                                               0.751
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.751
data arrival time                                                                                                1.900
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.150


#Path 99
Startpoint: i_ena.inpad[0] (.input at (48,1) clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].E[0] (dffre at (54,17) clocked by i_clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
i_ena.inpad[0] (.input at (48,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:136841 side: (TOP,) (48,1,0))                                                                  0.000     0.779
| (CHANX:2067558 L1 length:1 (48,1,0-> (48,1,0))                                                       0.061     0.840
| (CHANY:2737282 L4 length:4 (48,2,0-> (48,5,0))                                                       0.119     0.959
| (CHANY:2737474 L4 length:4 (48,5,0-> (48,8,0))                                                       0.119     1.078
| (CHANY:2737666 L4 length:4 (48,8,0-> (48,11,0))                                                      0.119     1.197
| (CHANY:2737858 L4 length:4 (48,11,0-> (48,14,0))                                                     0.119     1.316
| (CHANX:2148674 L4 length:4 (49,13,0-> (52,13,0))                                                     0.119     1.435
| (CHANX:2148866 L4 length:4 (52,13,0-> (55,13,0))                                                     0.119     1.554
| (CHANY:2760288 L4 length:4 (53,14,0-> (53,17,0))                                                     0.119     1.672
| (CHANX:2175972 L1 length:1 (54,17,0-> (54,17,0))                                                     0.061     1.733
| (IPIN:645688 side: (TOP,) (54,17,0))                                                                 0.101     1.834
| (intra 'clb' routing)                                                                                0.066     1.900
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].E[0] (dffre at (54,17))                       0.000     1.900
data arrival time                                                                                                1.900

clock i_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                   0.000     0.000
i_clk.inpad[0] (.input at (1,3))                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                0.000     0.779
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].C[0] (dffre at (54,17))                       0.000     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                        -0.028     0.751
data required time                                                                                               0.751
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.751
data arrival time                                                                                                1.900
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.150


#Path 100
Startpoint: i_rst_an.inpad[0] (.input at (50,1) clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].R[0] (dffre at (46,19) clocked by i_clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
i_rst_an.inpad[0] (.input at (50,1))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:142595 side: (TOP,) (50,1,0))                                                                  0.000     0.779
| (CHANX:2067515 L4 length:4 (50,1,0-> (47,1,0))                                                       0.119     0.898
| (CHANY:2728376 L4 length:4 (46,2,0-> (46,5,0))                                                       0.119     1.017
| (CHANX:2094508 L1 length:1 (47,5,0-> (47,5,0))                                                       0.061     1.078
| (CHANY:2733084 L4 length:4 (47,6,0-> (47,9,0))                                                       0.119     1.197
| (CHANX:2121576 L1 length:1 (48,9,0-> (48,9,0))                                                       0.061     1.258
| (CHANY:2737792 L4 length:4 (48,10,0-> (48,13,0))                                                     0.119     1.377
| (CHANY:2737980 L4 length:4 (48,13,0-> (48,16,0))                                                     0.119     1.496
| (CHANX:2168671 L4 length:4 (48,16,0-> (45,16,0))                                                     0.119     1.615
| (CHANY:2729332 L4 length:4 (46,17,0-> (46,20,0))                                                     0.119     1.733
| (IPIN:687185 side: (RIGHT,) (46,19,0))                                                               0.101     1.834
| (intra 'clb' routing)                                                                                0.066     1.900
ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].R[0] (dffre at (46,19))                       0.000     1.900
data arrival time                                                                                                1.900

clock i_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                   0.000     0.000
i_clk.inpad[0] (.input at (1,3))                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                0.000     0.779
ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].C[0] (dffre at (46,19))                       0.000     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                        -0.028     0.751
data required time                                                                                               0.751
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.751
data arrival time                                                                                                1.900
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.150


#End of timing report
