module D_latch(D,E,Q);
input D,E;
output reg Q;
always @(*)
if (E)
 Q<=D;
 endmodule
