*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    -f /home/IC/Digital_Front_End_Verilog/ip_lib/vc/ram.f
        ../sim/tb_ram.v
        ../rtl/sram.v
        ../rtl/dp_sram.v
        ../rtl/ture_dp_sram.v

Highest level modules:
tb_ram

Total	0 error(s),   0 warning(s)
