# ETHERNET_VIP_UVM

UVM-based Ethernet Verification IP for simulating and verifying Ethernet protocols.  
Provides reusable, configurable testbench components to accelerate functional verification.

---

## ðŸ“‚ Project Structure
```bash
project_root/
â”œâ”€â”€ docs/ # Documentation
â”‚ â”œâ”€â”€ architecture/ # Block diagrams, specifications
â”‚ â””â”€â”€ meeting_notes/ # Weekly sync notes
â”œâ”€â”€ rtl/ # Design files (DUT)
â”‚ â””â”€â”€ eth_mac/ # Ethernet MAC RTL
â”œâ”€â”€ tb/ # Testbench directory
â”‚ â”œâ”€â”€ common/ # Shared components
â”‚ â”‚ â”œâ”€â”€ sq_item.sv # Transaction class (AGREED CONTRACT)
â”‚ â”‚ â””â”€â”€ pkg_common.sv # Common parameters, types, utilities
â”‚ â”œâ”€â”€ interfaces/ # Interface definitions
â”‚ â”‚ â”œâ”€â”€ xgmii_if.sv # XGMII interface with clocking blocks
â”‚ â”‚ â””â”€â”€ axi_stream_if.sv # AXI Stream interface with clocking blocks
â”‚ â”œâ”€â”€ xgmii_agent/ # PERSON A's domain
â”‚ â”‚ â”œâ”€â”€ pkg_xgmii_agent.sv
â”‚ â”‚ â”œâ”€â”€ xgmii_agent.sv
â”‚ â”‚ â”œâ”€â”€ xgmii_driver.sv
â”‚ â”‚ â”œâ”€â”€ xgmii_monitor.sv
â”‚ â”‚ â”œâ”€â”€ xgmii_sequencer.sv
â”‚ â”‚ â””â”€â”€ sequences/ # XGMII sequences
â”‚ â”‚ â”œâ”€â”€ xgmii_base_seq.sv
â”‚ â”‚ â””â”€â”€ xgmii_simple_seq.sv
â”‚ â”œâ”€â”€ axi_agent/ # PERSON B's domain
â”‚ â”‚ â”œâ”€â”€ pkg_axi_agent.sv
â”‚ â”‚ â”œâ”€â”€ axi_agent.sv
â”‚ â”‚ â”œâ”€â”€ axi_driver.sv
â”‚ â”‚ â”œâ”€â”€ axi_monitor.sv
â”‚ â”‚ â”œâ”€â”€ axi_sequencer.sv
â”‚ â”‚ â””â”€â”€ sequences/ # AXI sequences
â”‚ â”‚ â”œâ”€â”€ axi_base_seq.sv
â”‚ â”‚ â””â”€â”€ axi_simple_seq.sv
â”‚ â”œâ”€â”€ env/ # Integration components
â”‚ â”‚ â”œâ”€â”€ pkg_env.sv
â”‚ â”‚ â”œâ”€â”€ mac_env.sv # Main environment (owns both agents)
â”‚ â”‚ â”œâ”€â”€ scoreboard.sv # Cross-interface checker
â”‚ â”‚ â”œâ”€â”€ coverage.sv # Functional coverage
â”‚ â”‚ â””â”€â”€ virtual_sequences/ # Coordinated sequences
â”‚ â”‚ â””â”€â”€ mac_vseq.sv
â”‚ â”œâ”€â”€ tests/ # Test scenarios
â”‚ â”‚ â”œâ”€â”€ base_test.sv
â”‚ â”‚ â”œâ”€â”€ test_xgmii_to_axi.sv
â”‚ â”‚ â””â”€â”€ test_axi_to_xgmii.sv
â”‚ â””â”€â”€ tb_top.sv # Top-level testbench module
â”œâ”€â”€ sim/ # Simulation directory
â”‚ â”œâ”€â”€ scripts/ # Simulation scripts
â”‚ â”‚ â”œâ”€â”€ compile.tcl # Compilation script
â”‚ â”‚ â””â”€â”€ run_test.tcl # Test run script
â”‚ â”œâ”€â”€ work/ # Simulation working directory
â”‚ â””â”€â”€ logs/ # Simulation logs
â””â”€â”€ verification_plan/ # Verification documentation
â”œâ”€â”€ test_plan.md # Overall test plan
â”œâ”€â”€ coverage_plan.md # Coverage goals
â””â”€â”€ results/ # Verification results
```
