Release 14.7 ngcbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: ngcbuild.exe -dd
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/_ngo -sd ../ipcore_dir
-p xc3s1500-fg320-4 -i
F:\STEE_PROJ\CONV\OpalKelly3010_Verilog_CNN\working_dir\testing_CNN_dbg.ngc
F:\STEE_PROJ\CONV\OpalKelly3010_Verilog_CNN\working_dir\testing_CNN_dbg_cs.ngc

Reading NGO file
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/testing_CNN_dbg.ngc"
...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okCore.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okWireIn.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okWireOut.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okTriggerIn.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okTriggerOut.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okPipeIn.ngc"...
Loading design module
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/okPipeOut.ngc"...
Loading design module "../ipcore_dir/blk_mem_gen_0.ngc"...
Loading design module "../ipcore_dir/blk_mem_gen_1.ngc"...
Loading design module "../ipcore_dir/blk_mem_gen.ngc"...
Loading design module "../ipcore_dir/blk_mem_gen2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 4407112 kilobytes

Writing NGC file
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/testing_CNN_dbg_cs.ngc"
...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/testing_CNN_dbg_cs.blc"
...
