/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:24 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SDS_EQ_1_H__
#define BCHP_SDS_EQ_1_H__

/***************************************************************************
 *SDS_EQ_1 - SDS Equalizer Register Set
 ***************************************************************************/
#define BCHP_SDS_EQ_1_EQMISCCTL                  0x01241200 /* Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE) */
#define BCHP_SDS_EQ_1_EQFFECTL                   0x01241204 /* Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1) */
#define BCHP_SDS_EQ_1_EQCFAD                     0x01241208 /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQ_1_EQFRZCTL                   0x0124120c /* Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1) */
#define BCHP_SDS_EQ_1_F0B                        0x01241210 /* FFE Coefficient Read/Write */
#define BCHP_SDS_EQ_1_HD8PSK1                    0x01241214 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_EQ_1_HD8PSK2                    0x01241218 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_EQ_1_HDQPSK                     0x0124121c /* QPSK hard decision level */
#define BCHP_SDS_EQ_1_HD16QAM                    0x01241220 /* 16QAM hard decision levels */
#define BCHP_SDS_EQ_1_CMA                        0x01241224 /* CMA modulus values */
#define BCHP_SDS_EQ_1_CMATH                      0x01241228 /* CMA Threshold */
#define BCHP_SDS_EQ_1_VLCTL                      0x01241230 /* Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1) */
#define BCHP_SDS_EQ_1_VLCI                       0x01241234 /* VLC I-rail Gain */
#define BCHP_SDS_EQ_1_VLCQ                       0x01241238 /* VLC Q-rail Gain */
#define BCHP_SDS_EQ_1_VCOS                       0x0124123c /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_EQ_1_TSFT                       0x01241240 /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_EQ_1_EQSFT                      0x01241244 /* EQ Soft Decisions */
#define BCHP_SDS_EQ_1_PILOTCTL                   0x0124124c /* Pilot Control */
#define BCHP_SDS_EQ_1_PLDCTL                     0x01241250 /* PLDCTL */
#define BCHP_SDS_EQ_1_HDRD                       0x01241260 /* HP Header Symbol I,Q */
#define BCHP_SDS_EQ_1_HDRA                       0x01241264 /* HP Header Symbol Memory Address */
#define BCHP_SDS_EQ_1_XSEED                      0x0124126c /* Physical Layer Descrambler Seed */
#define BCHP_SDS_EQ_1_XTAP1                      0x01241270 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_EQ_1_XTAP2                      0x01241274 /* Physical Layer Descrambler x2 */
#define BCHP_SDS_EQ_1_LUPD                       0x01241278 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_EQ_1_LUPA                       0x0124127c /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_EQ_1_SDSLEN                     0x01241280 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_EQ_1_SDSIG                      0x01241284 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_EQ_1_MGAIND                     0x01241288 /* MODCOD Gain Table read/write data */
#define BCHP_SDS_EQ_1_MGAINA                     0x0124128c /* MODCOD Gain Table read/write address */

#endif /* #ifndef BCHP_SDS_EQ_1_H__ */

/* End of File */
