Addo-Quaye, C.2005. Thermal-aware mapping and placement for 3-D NoC designs. InProceedings of the IEEE International System-on-Chip Conference. 25--28.
Tapani Ahonen , David A. Sigüenza-Tortosa , Hong Bin , Jari Nurmi, Topology optimization for application-specific networks-on-chip, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966758]
Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C.2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems.Proc. IEEE 89, 5.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Brett Feero , Partha Pratim Pande, Performance Evaluation for Three-Dimensional Networks-On-Chip, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.305-310, March 09-11, 2007[doi>10.1109/ISVLSI.2007.79]
Daniel Greenfield , Arnab Banerjee , Jeong-Gun Lee , Simon Moore, Implications of Rent's Rule for NoC Design and Its Fault-Tolerance, Proceedings of the First International Symposium on Networks-on-Chip, p.283-294, May 07-09, 2007[doi>10.1109/NOCS.2007.26]
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
Yuanfang Hu , Hongyu Chen , Yi Zhu , Andrew A. Chien , Chung-Kuan Cheng, Physical Synthesis of Energy-Efficient Networks-on-Chip Through Topology Exploration and Wire Style Optimizationz, Proceedings of the 2005 International Conference on Computer Design, p.111-118, October 02-05, 2005[doi>10.1109/ICCD.2005.84]
Yuanfang Hu , Yi Zhu , Hongyu Chen , Ronald Graham , Chung-Kuan Cheng, Communication latency aware low power NoC synthesis, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147058]
W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]
Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]
Sung Kyu Lim, Physical Design for 3D System on Package, IEEE Design & Test, v.22 n.6, p.532-539, November 2005[doi>10.1109/MDT.2005.149]
Little, J. D. C.1961. A proof for the queuing formula: L =λW.Oper. Res. 9, 3, 383--387.
Igor Loi , Federico Angiolini , Luca Benini, Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow, Proceedings of the 2nd international conference on Nano-Networks, September 24-26, 2007, Catania, Italy
David Starobinski , Mark Karpovsky , Lev A. Zakrevski, Application of network calculus to general topologies using turn-prohibition, IEEE/ACM Transactions on Networking (TON), v.11 n.3, p.411-421, June 2003[doi>10.1109/TNET.2003.813040]
Hiroki Matsutani , Michihiro Koibuchi , Hideharu Amano, Tightly-Coupled Multi-Layer Topologies for 3-D NoCs, Proceedings of the 2007 International Conference on Parallel Processing, p.75, September 10-14, 2007[doi>10.1109/ICPP.2007.79]
Morrow, P., Black, B., Kobrinsky, M. J., Muthukumar, S., Nelson, D., Park, C.-H., and Webb, C.2007. Design and fabrication of 3D microprocessors. InProceedings of the Materials Research Society Symposium.
Srinivasan Murali , Paolo Meloni , Federico Angiolini , David Atienza , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Designing application-specific networks on chips with floorplan information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233573]
Srinivasan Murali , Ciprian Seiculescu , Luca Benini , Giovanni De Micheli, Synthesis of networks on chips for 3D systems on chips, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Umit Y. Ogras , Radu Marculescu, Analytical router modeling for networks-on-chip performance analysis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]
Pióro, M. and Gajowniczek, P.1997. Solving multi commodity integral flow problems by simulated allocation.Telecomm. Syst. 7, 1--3, 17--28.
Michal Pióro , Deepankar Medhi, Routing, Flow, and Capacity Design in Communication and Computer Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2004
Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, SunFloor 3D: a tool for networks on chip topology synthesis for 3D systems on chips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
K. Srinivasan , K. S. Chatha , G. Konjevod, An automated technique for topology and route generation of application specific on-chip interconnection networks, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.231-237, November 06-10, 2005, San Jose, CA
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Xue, L., Liu, C. C., Kim, H.-S., Kim, S. K., and Tiwari, S.2003. Three-dimensional integration: Technology, use, and issues for mixed-signal applications.IEEE Trans. Electron Devices 50, 3, 601--609.
Shan Yan , Bill Lin, Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Yan, S. and Lin, B.2008b. Design of application-specific 3D networks-on-chip architectures. InProceedings of the International Conference on Computer Design. 142--149.
Pingqiang Zhou , Ping-Hung Yuh , Sachin S. Sapatnekar, Application-specific 3D Network-on-Chip design using simulated allocation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
