
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 347.070 ; gain = 136.945
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 546.320 ; gain = 336.195
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 546.320 ; gain = 336.195
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 616.191 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 616.191 ; gain = 406.066
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 616.191 ; gain = 406.066
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 616.191 ; gain = 406.066
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 616.191 ; gain = 406.066
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 616.191 ; gain = 406.066
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 636.176 ; gain = 426.051
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 636.176 ; gain = 426.051
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 645.766 ; gain = 435.641
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 677.551 ; gain = 407.586
