Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 19 23:10:01 2020
| Host         : mo-B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.913        0.000                      0                 1993        0.022        0.000                      0                 1993        4.020        0.000                       0                   946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.913        0.000                      0                 1993        0.022        0.000                      0                 1993        4.020        0.000                       0                   946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 7.532ns (84.673%)  route 1.363ns (15.327%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.930    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[64]
    SLICE_X36Y99         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[28]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 7.519ns (84.650%)  route 1.363ns (15.350%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.917 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.917    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[61]
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[25]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 7.511ns (84.636%)  route 1.363ns (15.364%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.909 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.909    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[63]
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 7.435ns (84.504%)  route 1.363ns (15.496%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.833 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.833    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[62]
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[26]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 7.415ns (84.468%)  route 1.363ns (15.532%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.813 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.813    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[60]
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[24]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 7.402ns (84.445%)  route 1.363ns (15.555%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.800 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.800    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[57]
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[21]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[21]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 7.394ns (84.431%)  route 1.363ns (15.569%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.792    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[59]
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 7.318ns (84.295%)  route 1.363ns (15.705%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.716 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.716    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[58]
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[22]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[22]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 7.298ns (84.259%)  route 1.363ns (15.741%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.696 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.696    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[56]
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.480    12.659    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[20]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.109    12.843    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[20]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 7.285ns (84.235%)  route 1.363ns (15.765%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.741     3.035    design_1_i/writeBinary_0/U0/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     7.043 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.045    design_1_i/writeBinary_0/U0/mul_fu_195_p2__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.563 r  design_1_i/writeBinary_0/U0/mul_fu_195_p2__2/P[2]
                         net (fo=2, routed)           1.361     9.924    design_1_i/writeBinary_0/U0/p_1_in[19]
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.048 r  design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/writeBinary_0/U0/mul_reg_299[19]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.424 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    design_1_i/writeBinary_0/U0/mul_reg_299_reg[19]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    design_1_i/writeBinary_0/U0/mul_reg_299_reg[23]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/writeBinary_0/U0/mul_reg_299_reg[27]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    design_1_i/writeBinary_0/U0/mul_reg_299_reg[31]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/writeBinary_0/U0/mul_reg_299_reg[35]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[3]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[7]_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[11]_i_1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[15]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.683 r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.683    design_1_i/writeBinary_0/U0/mul_fu_195_p2__3[53]
    SLICE_X36Y96         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         1.479    12.658    design_1_i/writeBinary_0/U0/ap_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[17]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.109    12.842    design_1_i/writeBinary_0/U0/tmp_13_reg_310_reg[17]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.173     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.172     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.173     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.172     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.710%)  route 0.174ns (55.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.174     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/writeBinary_0/U0/writeBinary_S_AXI_BUNDLE_s_axi_U/rdata_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.171%)  route 0.201ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.639     0.975    design_1_i/writeBinary_0/U0/writeBinary_S_AXI_BUNDLE_s_axi_U/ap_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/writeBinary_0/U0/writeBinary_S_AXI_BUNDLE_s_axi_U/rdata_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/writeBinary_0/U0/writeBinary_S_AXI_BUNDLE_s_axi_U/rdata_data_reg[24]/Q
                         net (fo=1, routed)           0.201     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.197%)  route 0.199ns (60.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.414%)  route 0.205ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.205     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.303%)  route 0.177ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.177     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.052     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X30Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.151 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[3]
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=950, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.121     1.047    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y88    design_1_i/writeBinary_0/U0/mul_reg_299_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y85    design_1_i/writeBinary_0/U0/mul_reg_299_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    design_1_i/writeBinary_0/U0/mul_reg_299_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    design_1_i/writeBinary_0/U0/mul_reg_299_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    design_1_i/writeBinary_0/U0/mul_reg_299_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    design_1_i/writeBinary_0/U0/mul_reg_299_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y86    design_1_i/writeBinary_0/U0/mul_reg_299_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    design_1_i/writeBinary_0/U0/mul_reg_299_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    design_1_i/writeBinary_0/U0/mul_reg_299_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



