# Xin chào, thế giới! This is [Jagadeesh](https://mummanajagadeesh.github.io/). <!-- updated: 2025-12-10 05:10:02 IST -->

<!--# こんにちは、世界！これは [Jagadeesh](https://mummanajagadeesh.github.io/) です。-->

<p align="left">
  <!-- Portfolio -->
  <a href="https://mummanajagadeesh.github.io/#gh-light-mode-only">
    <img src="assets/bwicons/bsite.svg#gh-light-mode-only" alt="Portfolio" width="30" height="30"/>
  </a>
  <a href="https://mummanajagadeesh.github.io/#gh-dark-mode-only">
    <img src="assets/bwicons/site.svg#gh-dark-mode-only" alt="Portfolio" width="30" height="30"/>
  </a>

  <!-- Blog -->
  <a href="https://mummanajagadeesh.github.io/blog/all#gh-light-mode-only">
    <img src="assets/bwicons/bblog.svg#gh-light-mode-only" alt="Blog" width="30" height="30"/>
  </a>
  <a href="https://mummanajagadeesh.github.io/blog/all#gh-dark-mode-only">
    <img src="assets/bwicons/blog.svg#gh-dark-mode-only" alt="Blog" width="30" height="30"/>
  </a>

  <!-- LinkedIn -->
  <a href="https://www.linkedin.com/in/jagadeeesh-mummana#gh-light-mode-only">
    <img src="assets/bwicons/blinkedin.svg#gh-light-mode-only" alt="LinkedIn" width="30" height="30"/>
  </a>
  <a href="https://www.linkedin.com/in/jagadeeesh-mummana#gh-dark-mode-only">
    <img src="assets/bwicons/linkedin.svg#gh-dark-mode-only" alt="LinkedIn" width="30" height="30"/>
  </a>

  <!-- Instagram -->
  <a href="https://www.instagram.com/jagadeesh__97__#gh-light-mode-only">
    <img src="assets/bwicons/binstagram.svg#gh-light-mode-only" alt="Instagram" width="30" height="30"/>
  </a>
  <a href="https://www.instagram.com/jagadeesh__97__#gh-dark-mode-only">
    <img src="assets/bwicons/instagram.svg#gh-dark-mode-only" alt="Instagram" width="30" height="30"/>
  </a>

  <!-- Discord -->
  <a href="https://discord.com/users/864753029030215690#gh-light-mode-only">
    <img src="assets/bwicons/bdiscord.svg#gh-light-mode-only" alt="Discord" width="30" height="30"/>
  </a>
  <a href="https://discord.com/users/864753029030215690#gh-dark-mode-only">
    <img src="assets/bwicons/discord.svg#gh-dark-mode-only" alt="Discord" width="30" height="30"/>
  </a>

  <!-- GitHub -->
  <a href="https://github.com/Mummanajagadeesh#gh-light-mode-only">
    <img src="assets/bwicons/bgithub.svg#gh-light-mode-only" alt="GitHub" width="30" height="30"/>
  </a>
  <a href="https://github.com/Mummanajagadeesh#gh-dark-mode-only">
    <img src="assets/bwicons/github.svg#gh-dark-mode-only" alt="GitHub" width="30" height="30"/>
  </a>

  <!-- Email -->
  <a href="mailto:mummanajagadeesh97@gmail.com#gh-light-mode-only">
    <img src="assets/bwicons/bmail.svg#gh-light-mode-only" alt="Email" width="30" height="30"/>
  </a>
  <a href="mailto:mummanajagadeesh97@gmail.com#gh-dark-mode-only">
    <img src="assets/bwicons/mail.svg#gh-dark-mode-only" alt="Email" width="30" height="30"/>
  </a>

  <!-- Facebook -->
  <!--
  <a href="https://www.facebook.com/MJagadeesh97/#gh-light-mode-only">
    <img src="assets/bwicons/bfacebook.svg#gh-light-mode-only" alt="Facebook" width="30" height="30"/>
  </a>
  <a href="https://www.facebook.com/MJagadeesh97/#gh-dark-mode-only">
    <img src="assets/bwicons/facebook.svg#gh-dark-mode-only" alt="Facebook" width="30" height="30"/>
  </a>
  -->

  <!-- X (Twitter) -->
  <!--
  <a href="https://x.com/M_JAGADEESH97#gh-light-mode-only">
    <img src="assets/bwicons/btwitter-x.svg#gh-light-mode-only" alt="X" width="30" height="30"/>
  </a>
  <a href="https://x.com/M_JAGADEESH97#gh-dark-mode-only">
    <img src="assets/bwicons/twitter-x.svg#gh-dark-mode-only" alt="X" width="30" height="30"/>
  </a>
  -->


  <!-- Reddit -->
  <a href="https://www.reddit.com/user/Large-Raisin-5912/#gh-light-mode-only">
    <img src="assets/bwicons/breddit.svg#gh-light-mode-only" alt="Reddit" width="30" height="30"/>
  </a>
  <a href="https://www.reddit.com/user/Large-Raisin-5912/#gh-dark-mode-only">
    <img src="assets/bwicons/reddit.svg#gh-dark-mode-only" alt="Reddit" width="30" height="30"/>
  </a>

  <!-- Old Site -->
  <a href="https://jagadeesh-mummana.vercel.app/#gh-light-mode-only">
    <img src="assets/bwicons/bsite.svg#gh-light-mode-only" alt="Old Site" width="30" height="30"/>
  </a>
  <a href="https://jagadeesh-mummana.vercel.app/#gh-dark-mode-only">
    <img src="assets/bwicons/site.svg#gh-dark-mode-only" alt="Old Site" width="30" height="30"/>
  </a>

  <!-- YouTube -->
  <a href="https://www.youtube.com/@M_J_9_7#gh-light-mode-only">
    <img src="assets/bwicons/byoutube.svg#gh-light-mode-only" alt="YouTube" width="30" height="30"/>
  </a>
  <a href="https://www.youtube.com/@M_J_9_7#gh-dark-mode-only">
    <img src="assets/bwicons/youtube.svg#gh-dark-mode-only" alt="YouTube" width="30" height="30"/>
  </a>

  <!-- Cube -->
  <a href="https://events.cubelelo.com/profile/24CLMUM001#gh-light-mode-only">
    <img src="assets/bwicons/cube.svg#gh-light-mode-only" alt="Cube" width="30" height="30"/>
  </a>
  <a href="https://events.cubelelo.com/profile/24CLMUM001#gh-dark-mode-only">
    <img src="assets/bwicons/cube.svg#gh-dark-mode-only" alt="Cube" width="30" height="30"/>
  </a>

  <!-- Duolingo -->
  <a href="https://www.duolingo.com/profile/jagadeesh97#gh-light-mode-only">
    <img src="assets/bwicons/bduolingo.svg#gh-light-mode-only" alt="Duolingo" width="30" height="30"/>
  </a>
  <a href="https://www.duolingo.com/profile/jagadeesh97#gh-dark-mode-only">
    <img src="assets/bwicons/duolingo.svg#gh-dark-mode-only" alt="Duolingo" width="30" height="30"/>
  </a>

  <!-- Play Games -->
  <a href="https://games.app.goo.gl/p1bNrgGSnMbK4hte9#gh-light-mode-only">
    <img src="assets/bwicons/bplaygames.svg#gh-light-mode-only" alt="Google Play Games" width="30" height="30"/>
  </a>
  <a href="https://games.app.goo.gl/p1bNrgGSnMbK4hte9#gh-dark-mode-only">
    <img src="assets/bwicons/playgames.svg#gh-dark-mode-only" alt="Google Play Games" width="30" height="30"/>
  </a>
</p>



<!-- <h1 align="left">
  <img 
    src="https://readme-typing-svg.herokuapp.com/?font=Monaco&size=30&color=4078C0&width=650&height=100&duration=4500&lines=$+whoami;>+just_another_student;$+echo+%22future+plans%22;>+Take+AI's+Job+:P;$+ping+reality;>+Request+timed+out;$+ls+/life;>+Nothing+interesting+yet;$+cat+motivation.txt;>+motivation.txt+->+empty;$+top+-n+1;>+CPU:+99%25+brain+usage;$+git+commit+-m+%22life_changes%22;>+nothing+to+commit,+working+tree+clean;$+./run_robot.sh;>+Battery+not+included;$+sudo+rm+-rf+/stress;>+Permission+denied" 
    alt="$ whoami -> just_another_student; echo 'future plans' -> Take AI's Job :P; ping reality -> Request timed out; ls /life -> Nothing interesting yet; cat motivation.txt -> motivation.txt -> empty; top -n 1 -> CPU: 99% brain usage; git commit -m 'life_changes' -> nothing to commit, working tree clean; ./run_robot.sh -> Battery not included; sudo rm -rf /stress -> Permission denied" 
  />
</h1> -->



<table border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td>

<pre><code>$ less ~/workspace/profile/config.yaml

  FOCUS:         "always learning - check out my <a href="https://mummanajagadeesh.github.io/blog/all"><strong>blog</strong></a>"                    <br>
  CURRENTLY:     "building a `hw accel arch for img classif`, it sees ghosts"         <br>
  CLUB:          "feeding robots my gpa @<a href="https://mummanajagadeesh.github.io/RIGNITC"><strong>rignitc</strong></a>"                                <br>
  COMPS:         ["e-yantra MB", "openpower hw"]                          <br>
  MAJOR:         "<em>electronics nd communication engg</em>"                     <br>
  COLLEGE:       "<em>national institute of technology calicut</em>"               <br>
  CONTACT:       "<a href="https://mummanajagadeesh.github.io/contact"><strong>carrier pigeons :p</strong></a>"                                     <br>
  PRONOUNS:      "he/him"                                                 <br>
  HOBBIES:       ["speedcubing", "movies", "day dreaming"]                    <br>
  FUNFACT:       "i'm batman... budget edition"                          <br>
  SECRET:        "i pay the moon to follow me around"                     <br>
  WHATIF:        "if i eat myself, do I become twice as big or disappear?"<br>
</code></pre>

  </td>
  <td>
    <img src="assets/rickroll.gif" height="320px" alt="RickRoll GIF" />
  </td>
  </tr>
</table>




<!--<code>module about_me;</code><br>

<code>    parameter FOCUS     = "Always learning - check out my <a href="https://mummanajagadeesh.github.io/blog/all"><strong>blog</strong></a>",</code><br>
<code>              CURRENTLY = "Building a HW accelerator arch for IMG CLASSIF",</code><br>
<code>              CLUB      = "Rigging robots @<a href="https://mummanajagadeesh.github.io/RIGNITC"><strong>RIGNITC</strong></a>",</code><br>
<code>              MAJOR     = "<em>Electronics and Communication Engg</em>",</code><br>
<code>              COLLEGE   = "<em>National Institute of Technology Calicut</em>",</code><br>
<code>              CONTACT   = "<a href="https://mummanajagadeesh.github.io/contact"><strong>Carrier Pigeons :P</strong></a>",</code><br>
<code>              PRONOUNS  = "he/him",</code><br>
<code>              HOBBIES   = "Speedcubing, Movies, Blogging",</code><br>
<code>              FUN_FACT  = "I'm Batman";</code><br>

<code>endmodule</code><br>-->



<div align="center">
  <picture>
    <source srcset="dist/github-snake-dark.svg" media="(prefers-color-scheme: dark)">
    <img src="dist/github-snake.svg" alt="GitHub Snake Game: snake eating contributions on green chart" />
  </picture>
</div>



<br><br>

# `$ cat ~/about_me.txt`

Hey, I'm Jagadeesh - I work across VLSI design, robotics, and AI hardware. My work spans digital/analog design, circuit-level implementation, and low-level arch & optimization. Currently learning open-source IC design. I also work with embedded systems, MCUs, and SBCs, applying them in robotics and prototyping. Beyond that, I take part in comps, open-source projects, and hardware/software co-design challenges.

<!--, with a focus on PPA trade-offs-->

MY Key Interests:

- VLSI Design: Analog Circuits & Digital Design
- Computer Arch and Protocols
- Neural Networks Hardware Acceleration
- Microcontrollers & Electronics
- Computer Vision, Sensor Fusion
- Robotics, AMR Path Planning & Navigation
  
Feel free to check out my projects below, and if you’re interested in collaborating or discussing hardware, AI, or robotics, let’s connect!

<!--<pre>
  
Hey, I'm Jagadeesh - I work across VLSI design, robotics, and AI hardware.
I’m particularly interested in digital and analog VLSI, hardware acceleration for machine learning and image processing,
and the practical side of taking designs from code to silicon.
Alongside this, I enjoy programming embedded systems, working with microcontrollers, and building robotics applications.
I also enjoy collaborating in competitions, open-source projects, and hands-on hardware/software design challenges.

  
MY Key Interests:                                                           What I Do:
- VLSI Design: Analog & Digital                                             - I’m a student (yes, I copy assignments)  
- Neural Nets & Image Processing                                            - But serious with projects & builds 
- Embedded Programming (C, C++, Python)                                     - Do a bit of digital & analog design on the side
- Microcontrollers & Electronics                                            - Train models sometimes   
- Computer Vision, Sensor Fusion                                            - Member of RIGNITC (we make robots)
- Robotics, Path Planning & Navigation                                      - Show up at hw comps (sw depends on mood)

  
Feel free to check out my projects [here](https://mummanajagadeesh.github.io/projects/), 
and if you’re interested in collaborating or discussing hardware, AI, or robotics, let’s connect!
  
</pre>-->

<br>

# `$ ls ~/projects --filter=feat` | [`All Projects`](https://mummanajagadeesh.github.io/projects/)

<em>(Click sections below to expand)</em>

<details>
  <summary><b>Digital Design/Verfication & Compute Architectures</b></summary>
<br>

  
<details>
<summary>
  <strong>
    INT8 Fixed-Point CNN Hardware Accelerator and Image-Processing Suite |
    <a href="https://mummanajagadeesh.github.io/projects/improve/subprojects" target="_blank">Link</a>
  </strong>
</summary>
<br>

**Design of High-Performance Q1.7 Fixed-Point Quantized CNN Hardware Accelerator with Microarchitecture Optimization of 3-Stage Pipelined Systolic MAC Arrays for Lightweight Inference**
  
> **" I tried to ImProVe, but NeVer really did - so I MOVe-d on ¯\\\_(ツ)_/¯ "**<br>
> **" ¯\\\_(ツ)_/¯ Read the above in RTL mode to decode the other 2/4 "**

**Current Project Overview**

**Duration:** Individual, Ongoing  
**Tools:** Verilog (Icarus Verilog, Yosys) | Python (TensorFlow, NumPy) | Scripting (TCL, Perl)

---

### **8-bit Quantized CNN Hardware Accelerator: Open-source, Modular, & Optimized for Inference**

**[Project Link](https://mummanajagadeesh.github.io/projects/improve/subprojects/)**
*Verilog | Basic Architecture | Digital Electronics*

* Designed a **shallow residual-style CNN** for **CIFAR-10**, achieving **~84% accuracy** (< **1% loss**) with a **52 KB model size** (only ~**17× 3 KB input**). Applied **post-training quantization** variants including **Q1.7 (8-bit signed)**, optimizing **accuracy**, **model size**, and **inference efficiency**.
* Implemented **synthesizable Verilog modules** (**Testbench Verified**) with **FSM-based control**, **2-cycle handshake**, and **auto-generated ROMs** (14: **weights/biases** & 3 (**RGB**): input). Intermediate values stored in **registers** and computed using **systolic array-based MAC units**.
* Explored key **image-processing techniques** including **edge detection**, **noise reduction**, **filtering**, and **enhancement**. Implemented **(E)MNIST classification** using **MLP**, achieving **>75% accuracy**. Automated **inference flow** with **TCL/Python scripts** and **manual GUI inputs**.

---

<details>
  <summary>
  <b>Technical Summary</b>
  </summary>

- Designed a fully synthesizable INT8 CNN accelerator (Q1.7 PTQ) for CIFAR-10, optimized for throughput, latency determinism, and precision efficiency. Implemented a 2-cycle ready/valid handshake for all inter-module transactions and FSM-based control sequencing for deterministic pipeline timing. Trained 8 CNNs (TensorFlow, identical augmentation & LR scheduling w/ vanilla Adam optimizer) and performed architecture-level DSE via Pareto analysis, selecting 2 optimal variants including a ResNet-style residual CNN.

- PTQ/QAT comparisons were conducted across Q1.31, Q1.15, Q1.7, and Q1.3; Q1.7 PTQ (1-int, 7-frac | 0.0078 step) gave the best accuracy–memory trade-off { Q1.31 ~84% ~210kB | Q1.7 ~83% ~52kB | Q1.3 ~78% ~26kB }, achieving ~84% top-1 accuracy, <1% loss, and ≈52 KB total (≈17×3 KB RGB inputs)
  
- The 3-stage pipelined systolic-array convolution core employs Processing Elements (PEs) built around MAC units composed of 8-bit signed Carry-Save Adders (CSA) and Modified Booth-Encoded (MBE) multipliers, arranged in a 2D grid for high spatial reuse and single-cycle accumulation. All 14 coefficient ROMs and 3 RGB input ROMs were auto-generated via a Python/TCL automation flow handling coefficient quantization, packing, and open-source EDA simulation. Verified bit-accurate correlation between TensorFlow FP32 and RTL fixed-point inference layer-wise; an IEEE-754 single-precision CNN variant validated numeric consistency.

- Integrated image-processing modules (edge detection, denoising, filtering, contrast enhancement) form a Verilog-based hardware preprocessing pipeline, feeding an MLP classifier evaluated on the (E)MNIST (52+)10 ByClass datasets. The MLP shares the preprocessing and automation flow, with an additional IEEE-754 64-bit FP variant for precision benchmarking. A Tkinter GUI enables interactive character input, and preprocessing visualization via Matplotlib


</details>

---

### **High-Speed 3-Stage Pipelined Systolic Array-Based MAC Architectures**
*Digital Logic Design | Synthesis*
* Compared **6 × 8-bit adders/multipliers** for **systolic-array MACs** using **PPA metrics** (*latency / throughput / area*, **sky130 nm PDK**) and analyzed **trade-offs**.
* Final design uses **Carry-Save Adder (CSA)** and **Modified Booth Encoder (MBE)** multiplier for **3×3 convolution** and **GEMM operations** with **3-stage pipelined systolic arrays**, verified for **0 / same padding modes**.
* **Pipeline Stages:** **sampling image → truncating & flipping → MAC accumulation**.

---

<details>
  <summary>
  <b>Technical Summary</b>
  </summary>
  
- Benchmarked six 8-bit signed adder and multiplier architectures for systolic-array MACs targeting CNN/GEMM workloads using a fully open-source ASIC flow (Yosys + OpenROAD/OpenLane) on the Google-SkyWater 130nm PDK (Sky130HS PDK @25°C_1.8V). Evaluated PPA (Power, Performance, Area) and latency/throughput/area metrics under a constant synthesis and layout environment with fixed constraints and floorplan parameters (FP_CORE_UTIL = 30 %, PL_TARGET_DENSITY = 0.36, 10 ns clock, CTS/LVS/DRC/Antenna enabled)

- Adders:
  - CSA – 5.07 ns CP, 197 MHz Fmax, 2.52 k µm² core, 0.083 mW (best speed/resource trade-off)
  - Kogge–Stone – 6.21 ns, 161 MHz, 3.69 k µm² (area-heavy)
  - RCA – 7.14 ns, 140 MHz, 1.13 k µm², 0.032 mW (most power/area-efficient)

- Multipliers:
  - MBE – 8.84 ns, 113 MHz, 9.6 k µm², 0.379 mW (best energy/area efficiency = 3.35 × 10³ pJ/op, 8.64 × 10³ ops/s/µm²)
  - Baugh–Wooley – 8.63 ns, 115.9 MHz (fastest)
  - Booth (Radix-2) – 12.5 ns, 80 MHz (highest area/power)

- Final MAC integrates an 8-bit signed CSA adder and 8-bit signed MBE multiplier in a 3×3 convolution/GEMM core using a 3-stage pipelined systolic array (sampling → truncation/flipping → MAC accumulation). Verified via RTL testbench and post-synthesis timing across zero/same-padding modes. Automated GDS/DEF generation and PPA reporting for all architectures ensured fully reproducible, environment-consistent results

- Comparative study (Small Scale Ops) :

  - CSA-MBE pair Systolic Array Conv vs Naïve Conv (3x3 Kernel on 5x5 Image @CLK_PERIOD_20_ns) 
    - Latency ↓ 66.3% Throughput ↑ 196.6% Speed ↑ 196.6% Area ↓ 67.8% Power ↓ 82.2%

  - Single MAC re-use vs Systolic 4-PE Grid (2x2 matrix multiplication)
    - Latency ↓ 0.9% Throughput ≈ same Speed ≈ same Area ≈ same Power ↓ 15% Energy/op ↓ 14.6%
      
  - Single MAC re-use vs Systolic 9-PE Grid (3x3 matrix multiplication)
    - Latency ↓ 1% Throughput ≈ same Speed ≈ same Area ≈ same Power ↓ 44.6% Energy/op ↓ 44%

</details>  

---

<details>
  <summary>
  <b>Repositories</b>
  </summary>

<p align="center">
  
<a href="https://github.com/Mummanajagadeesh/ViSiON#gh-light-mode-only">
  <img src="./repos/vision-light.svg#gh-light-mode-only" alt="Verilog for Image processing and Simulation-based Inference Of Neural Networks" />
</a>
<a href="https://github.com/Mummanajagadeesh/ViSiON#gh-dark-mode-only">
  <img src="./repos/vision-dark.svg#gh-dark-mode-only" alt="Verilog for Image processing and Simulation-based Inference Of Neural Networks" />
</a>
</p>
<p align="center"><strong>ViSiON</strong> – <strong><em>V</em></strong>erilog for <strong><em>I</em></strong>mage Processing and <strong><em>S</em></strong>imulation-based <strong><em>I</em></strong>nference <strong><em>O</em></strong>f <strong><em>N</em></strong>eural Networks</p>
<p align="center">This repo includes all related projects as submodules in one place</p>



<br><br>

---

<!-- Image Cards Table -->
<table>
  <tr>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/ImProVe#gh-light-mode-only">
        <img src="./repos/improve-light.svg#gh-light-mode-only" alt="Image processing algorithms" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/ImProVe#gh-dark-mode-only">
        <img src="./repos/improve-dark.svg#gh-dark-mode-only" alt="Image processing algorithms" />
      </a>
    </td>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/NeVer#gh-light-mode-only">
        <img src="./repos/never-light.svg#gh-light-mode-only" alt="NEural NEtwork on VERilog | MLP for (E)MNIST | CNN for CIFAR10" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/NeVer#gh-dark-mode-only">
        <img src="./repos/never-dark.svg#gh-dark-mode-only" alt="NEural NEtwork on VERilog | MLP for (E)MNIST | CNN for CIFAR10" />
      </a>
    </td>
  </tr>
</table>

<!-- Descriptions below -->
<br>

<p><strong>ImProVe</strong> – <strong><em>IM</em></strong>age <strong><em>PRO</em></strong>cessing using <strong><em>VE</em></strong>rilog: A collection of image processing algorithms implemented in Verilog, including geometric transformations, color space conversions, and other foundational operations.</p>

<p><strong>NeVer</strong> – <strong><em>NE</em></strong>ural <strong><em>NE</em></strong>twork on <strong><em>VER</em></strong>ilog: A hardware-implemented MLP in Verilog for character recognition on (E)MNIST, alongside a lightweight CNN for CIFAR-10 image classification</p>

<br>

<p><strong>MOVe</strong> – <strong><em>M</em></strong>ath <strong><em>O</em></strong>ps in <strong><em>VE</em></strong>rilog</p>


<!-- Image Cards Table -->
<table>
  <tr>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog#gh-light-mode-only">
        <img src="./repos/cordic-algorithm-verilog-light.svg#gh-light-mode-only" alt="Verilog-based implementation of the CORDIC algorithm for efficient estimation of mathematical functions" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog#gh-dark-mode-only">
        <img src="./repos/cordic-algorithm-verilog-dark.svg#gh-dark-mode-only" alt="Verilog-based implementation of the CORDIC algorithm for efficient estimation of mathematical functions" />
      </a>
    </td>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/systolic-array-matrix-multiplication#gh-light-mode-only">
        <img src="./repos/systolic-array-matrix-multiplication-light.svg#gh-light-mode-only" alt="Systolic array of MAC PEs with Booth multipliers and carry-save adders, supporting both GEMM and 3×3 CNN convolutions for hardware-accelerated deep learning and linear algebra" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/systolic-array-matrix-multiplication#gh-dark-mode-only">
        <img src="./repos/systolic-array-matrix-multiplication-dark.svg#gh-dark-mode-only" alt="Systolic array of MAC PEs with Booth multipliers and carry-save adders, supporting both GEMM and 3×3 CNN convolutions for hardware-accelerated deep learning and linear algebra" />
      </a>
    </td>
  </tr>
</table>

<table>
  <tr>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/hw-multiply-and-accumulate-units-verilog#gh-light-mode-only">
        <img src="./repos/hw-multiply-and-accumulate-units-verilog-light.svg#gh-light-mode-only" alt="Implements and compares 8-bit multipliers and 16-bit adders in synthesizable Verilog, analyzing their area, timing, and power characteristics in MAC datapath architectures" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/hw-multiply-and-accumulate-units-verilog#gh-dark-mode-only">
        <img src="./repos/hw-multiply-and-accumulate-units-verilog-dark.svg#gh-dark-mode-only" alt="Implements and compares 8-bit multipliers and 8-bit adders in synthesizable Verilog, analyzing their area, timing, and power characteristics in MAC datapath architectures" />
      </a>
    </td>
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/alternate-numerical-notations-for-riscv#gh-light-mode-only">
        <img src="./repos/alternate-numerical-notations-for-riscv-light.svg#gh-light-mode-only" alt="Posit number system: An alternative to IEEE 754 for efficient arithmetic" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/alternate-numerical-notations-for-riscv#gh-dark-mode-only">
        <img src="./repos/alternate-numerical-notations-for-riscv-dark.svg#gh-dark-mode-only" alt="Posit number system: An alternative to IEEE 754 for efficient arithmetic" />
      </a>
    </td>
  </tr>
</table>

<br>

<!-- Descriptions as bullet points -->
<br>

<ul>
  <li>
    <p><strong>CORDIC Algorithm</strong> – Implements Coordinate Rotation Digital Computer (CORDIC) algorithms in Verilog for efficient hardware-based calculation of sine, cosine, tangent, square root, magnitude, and more.</p>
  </li>
  <li>
    <p><strong>Systolic Array Matrix Multiplication</strong> – Verilog implementation of matrix multiplication using systolic arrays to enable parallel computation and hardware-level performance optimization. Each processing element leverages a Multiply-Accumulate (MAC) unit for core operations.</p>
  </li>
  <li>
    <p><strong>Hardware Multiply-Accumulate Unit</strong> – Implements and compares 8-bit multipliers and 8-bit adders in synthesizable Verilog, analyzing their area, timing, and power characteristics in MAC datapath architectures.</p>
  </li>
  <li>
    <p><strong>Posit Arithmetic (Python)</strong> – Currently using fixed-point arithmetic; considering Posit as an alternative to IEEE 754 for better precision and dynamic range. Still working through the trade-off.</p>
  </li>
</ul>

<br>

<p><strong>Storage and Buffer Modules</strong></p>

<ul>
  <li>
    <p><strong>RAM1KB</strong> – A 1KB (1024 x 8-bit) memory module in Verilog with write-once locking for even addresses. Includes a randomized testbench. Also forms the base for a <strong>ROM3KB</strong> variant to store 32×32 RGB CIFAR-10 image data.</p>
  <li>
    <p><strong>FIFO Buffer</strong> – Not started. Planned as a synchronous FIFO with fixed depth, single clock domain, and standard full/empty flag logic.</p>
  </li>
</ul>

</details>

---

</details>

<details>
<summary>
  <strong>
    RISC-V & MIPS Microarchitectures - SC / MC / Pipelined / Dual-Issue Superscalar |
    <a href="https://mummanajagadeesh.github.io/projects/rose" target="_blank">Link</a>
  </strong>
</summary>


## **RV32I RISC-V Core (TL-Verilog, Single-Cycle Implementation)**

**Tools:** Makerchip | TL-Verilog | Verilator

* Implemented a **RV32I single-stage core** supporting all base integer instructions across I, S, B, U, J, and R formats.
* Designed a **32×32 register file** with dual-read / single-write ports, enforcing `x0 = 0` invariance.
* Implemented ALU operations covering arithmetic, logical, shift, and compare paths with correct immediate decode (opcode / funct3 / funct7).
* Verified via a **test program summing integers 1–9**, completing within **~50 cycles**, updating pass/fail status in `x30` and `x31`.
* Integrated interactive simulation support via **m4+cpu_viz()**, enabling cycle-accurate register/memory visualization.

---

## **RV32I RISC-V Core (Verilog, Single-Cycle Implementation)**

**Tools:** Verilog | Icarus Verilog | ModelSim | Quartus Prime

* Designed a **32-bit single-cycle RV32I core** with modular datapath: ALU, control, immediate generator, PC logic, instruction & data memories.
* Implemented **all 38 base instructions** including full load/store support: `LB, LBU, LH, LHU, LW, SB, SH, SW`, with correct zero/sign extension and RMW correctness.
* Verified correctness using **self-checking ModelSim testbenches** and synthesized the core on **Quartus Prime**.

---

## **MIPS Microarchitectures - SC / MC / 5-Stage Pipeline**

**Tools:** Verilog | Icarus Verilog | ModelSim | GTKWave

* Implemented **three 32-bit MIPS processors**:

  * **Single-Cycle:** CPI = **1.0**, PC increments by **+4** each cycle.
  * **Multi-Cycle:** Instruction class cycle counts:

    * R-type: **4 cycles**
    * I-type arithmetic: **4 cycles**
    * Load: **5 cycles**
    * Store: **4 cycles**
    * Branch: **3 cycles**
    * Jump: **3 cycles**
      → Benchmark CPI ≈ **4.1**
  * **Pipeline (IF–ID–EX–MEM–WB):** forwarding, hazard detection, 1-cycle load-use stall, 1-cycle taken-branch flush.
    → Benchmark CPI ≈ **1.1–1.2**

* Executed Harris & Harris benchmark (18 instructions). Correctly wrote **0x00000007** to memory addresses **0x50** and **0x54**.

* Included **self-checking benches**, `.mem` loading infrastructure, full waveforms, and verification logs.

---

## **Dual-Issue 16-bit RISC Superscalar Processor (In-Order)**

**Tools:** Verilog | Icarus Verilog | GTKWave

* Implemented a **two-wide in-order superscalar processor** with parallel IF–ID–EX–MEM–WB lanes and independent pipeline registers per lane.
* Instruction fetch returns **32 bits = 2×16-bit instructions**; dependency checks suppress lane-1 when hazards exist.
* Register file: **4 read ports + 2 write ports**, with `r0=0` hardwired.
* Hazard handling: RAW/WAW detection, load-use stall insertion, inter-lane dependency checks, branch squashing.
* Memory system: multi-port (three-port ARAM) enabling simultaneous instruction fetch + data access.
* Verified using program that sums **1–10** → final register value **r1 = 0x0037 (55)** with correct inter-lane suppression due to true dependencies.

---

<br>

<details>
  <summary><b>Repositories</b></summary>

<br>

<table align="center">
  <tr>

<!-- Repo 1 -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/mips-risc-microarchitectures#gh-light-mode-only">
    <img src="./repos/mips-risc-microarchitectures-light.svg#gh-light-mode-only"
         alt="MIPS-RISC-Microarchitectures: Single-cycle, multi-cycle, and pipelined CPU implementations with verification and CPI benchmarking" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/mips-risc-microarchitectures#gh-dark-mode-only">
    <img src="./repos/mips-risc-microarchitectures-dark.svg#gh-dark-mode-only"
         alt="MIPS-RISC-Microarchitectures: Single-cycle, multi-cycle, and pipelined CPU implementations with verification and CPI benchmarking" />
  </a>
</td>

<!-- Repo 2 -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/risc16-dual-superscalar-core#gh-light-mode-only">
    <img src="./repos/risc16-dual-superscalar-core-light.svg#gh-light-mode-only"
         alt="16-bit Dual-Issue Superscalar RISC Processor: Two-lane in-order pipeline, forwarding, hazard detection, multi-port memory" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/risc16-dual-superscalar-core#gh-dark-mode-only">
    <img src="./repos/risc16-dual-superscalar-core-dark.svg#gh-dark-mode-only"
         alt="16-bit Dual-Issue Superscalar RISC Processor: Two-lane in-order pipeline, forwarding, hazard detection, multi-port memory" />
  </a>
</td>

<!-- Repo 3 -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/rose#gh-light-mode-only">
    <img src="./repos/rose-light.svg#gh-light-mode-only"
         alt="RoSe RV32I Processor: TL-Verilog and Verilog RISC-V single-cycle CPU implementations" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/rose#gh-dark-mode-only">
    <img src="./repos/rose-dark.svg#gh-dark-mode-only"
         alt="RoSe RV32I Processor: TL-Verilog and Verilog RISC-V single-cycle CPU implementations" />
  </a>
</td>

  </tr>
</table>

</details>

</details>



<details>
<summary>
  <strong>
    Fixed-Point CORDIC Trigonometric Soft-Core IP |
    <a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog" target="_blank">Link</a>
  </strong>
</summary>

<br>

A synthesizable **CORDIC-based trigonometric IP** supporting **sin, cos, and tan** evaluation using a parameterized fixed-point rotation core.
Includes standalone wrappers, arctan lookup ROM, and a verification environment with angle sweeps and floating-point correlation.

---

### **CORDIC Trigonometric Soft IP - Parametric Fixed-Point Core + Wrapper Functions**

**Duration:** Individual  
**Tools:** Verilog | Icarus Verilog | FuseSoC

* Implemented a **fully synthesizable fixed-point CORDIC core** (iterative rotation mode) supporting configurable datapath width, iteration count, and shift-add update logic.
* Created **sin, cos, tan wrappers** around the base CORDIC core, each applying pre-scaled initial vectors to cancel CORDIC gain and produce Q-format outputs (Q1.15 for sin/cos, Q3.28 for tan).
* Integrated a **precomputed 16-entry atan(2⁻ᵢ)** ROM table using signed 32-bit constants in Q3.29 format for angle accumulator updates.
* Designed the core using **shift-add micro-rotations only** (no multipliers), enabling low-resource FPGA use and ASIC DSP embedding.
* Verification testbench sweeps angles from **−1.5 to +1.5 rad** in 0.1 increments, comparing fixed-point outputs with double-precision math.  
  - **Max error:** sin ≈ 3.9×10⁻⁵, cos ≈ 4.5×10⁻⁵  
  - **RMS error:** sin ≈ 2.0×10⁻⁵, cos ≈ 2.8×10⁻⁵  
  - tan diverges as expected near ±π/2 (max ≈ 6.10).
* Supports **FuseSoC** integration for one-command builds and simulation.

---

<details>
  <summary><b>Technical Summary</b></summary>

  <br>

* The CORDIC soft IP implements a **parameterizable micro-rotation datapath** for evaluating trigonometric functions in fixed-point arithmetic without multipliers. The core iteratively updates `(x, y, z)` using shift-add operations. Each iteration performs signed right shifts by `i`, conditional selection of the rotation direction `dᵢ`, and index-based subtraction of pre-stored arctangent constants. The update system follows:

$$
\begin{aligned}
x_{i+1} &= x_i - d_i (y_i \gg i)\\
y_{i+1} &= y_i + d_i (x_i \gg i)\\
z_{i+1} &= z_i - d_i \,\arctan(2^{-i})
\end{aligned}
$$

with the rotation direction:

$$
d_i =
\begin{cases}
+1 & \text{if } z_i \ge 0\\
-1 & \text{if } z_i < 0
\end{cases}
$$

This ensures monotonic convergence of `zᵢ → 0` and stable rotation of the state vector toward the target angle. Each update executes in a single cycle, enabling fully sequential CORDIC convergence with predictable iteration count and timing.

* Internal representation uses **32-bit signed fixed-point** for all datapath state registers (`x`, `y`, `z`). The datapath supports `WIDTH = 32` as a default configuration, and can be scaled depending on the desired error tolerance. The wrappers apply deterministic truncation/saturation to standardized output formats:

  * **sin/cos outputs:** 16-bit Q1.15  
  * **tan output:** 32-bit Q3.28  

  This separates internal precision from output formatting and ensures **≤ 4×10⁻⁵ error** for sine and cosine over the tested range.

* The **arctangent ROM** is a 16-entry lookup table storing:

$$
\arctan(2^{-i}) \text{ encoded in Q3.29}
$$

for `i = 0 … 15`. Each entry is stored as a **signed 32-bit constant**, with values ranging from **421,657,428** down to **16,384**, corresponding to the diminishing influence of higher-order micro-rotations.

* Since CORDIC inherently scales the vector by:

$$
K_N = \prod_{i=0}^{N-1} \sqrt{1 + 2^{-2i}},
$$

the implementation applies **pre-scaled initial values**:

$$
x_0 = \frac{1}{K_N}, \qquad y_0 = 0, \qquad z_0 = \theta_{\text{input}}
$$

This eliminates post-normalization hardware entirely.

* The IP provides **three functional wrappers** (`cordic_sin`, `cordic_cos`, `cordic_tan`) that map angle inputs directly to outputs:

  * **sin:** final `y_N`  
  * **cos:** final `x_N`  
  * **tan:** extended-precision ratio in Q3.28  

  These wrappers isolate users from internal formatting and allow integration into ALUs, DSP paths, and math accelerators without glue logic.

* The verification environment sweeps **31 angle points** from **−1.5 rad to +1.5 rad** in increments of `0.1` and measures absolute error relative to IEEE-754:

  * **sin max error:** ≈ 3.9×10⁻⁵  
  * **cos max error:** ≈ 4.5×10⁻⁵  
  * **tan max error:** ≈ 6.10 (divergence near ±π/2)  
  * **RMS:** sin ≈ 2×10⁻⁵, cos ≈ 2.8×10⁻⁵, tan ≈ 1.11  

  The core demonstrates stable convergence, correct quadrant behavior, and deterministic timing.

* The IP is packaged as a **soft RTL component** with FuseSoC metadata (`.core`), enabling:

  * automatic dependency resolution  
  * one-command simulation via Icarus Verilog  
  * portable SoC integration  
  * dedicated wrappers, ROM, constants, and testbench directories  

</details>

---

<details>
  <summary><b>Repository</b></summary>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog#gh-light-mode-only">
  <img src="./repos/cordic-algorithm-verilog-light.svg#gh-light-mode-only"
       alt="CORDIC Algorithm Verilog Implementation - Fixed-point soft IP core for sin/cos/tan with wrappers and verification" />
</a>

<a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog#gh-dark-mode-only">
  <img src="./repos/cordic-algorithm-verilog-dark.svg#gh-dark-mode-only"
       alt="CORDIC Algorithm Verilog Implementation - Fixed-point soft IP core for sin/cos/tan with wrappers and verification" />
</a>

</p>

</details>

</details>


<details>
<summary>
  <strong>
    Peripheral Serial Communication Protocols - I2C / SPI / UART-TX  
    <a href="https://mummanajagadeesh.github.io/protocols/" target="_blank">Link</a>
  </strong>
</summary>

<br>

Implemented a collection of **peripheral serial communication interfaces in Verilog**, focusing on synthesizable, parameterizable controllers suitable for FPGA/ASIC integration. Each protocol includes a cleanly modularized interface, configurable timing parameters, and testbench-driven validation with waveform inspection.

* **I2C Master Controller** – Implements a single-master, multi-slave I²C bus supporting standard-mode timings, programmable SCL low/high periods, ACK/NACK handling, and **clock stretching** detection. Features deterministic START/STOP generation, byte-wise transfers, and address+data framing logic.

* **SPI Master (Modes 0–3)** – Supports **CPOL/CPHA mode selection**, 8-bit full-duplex transfers, configurable SCLK division, selectable slave-select behavior, and MSB-first shifting. Designed with a compact FSM and separate TX/RX shift registers for predictable cycle behavior.

* **UART TX Soft-Core IP** – Lightweight serial transmitter with **baud-rate generator**, start/stop framing, data-valid gating, and FIFO-less single-byte serialization. Fully synthesizable and intended as a drop-in peripheral for SoCs, teaching cores, or FPGA peripheral sets.

<br>

<details>
  <summary><b>Repositories</b></summary>

<br>

<table align="center">
  <tr>

<!-- SPI -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/SPI-protocol-verilog#gh-light-mode-only">
    <img src="./repos/spi-protocol-verilog-light.svg#gh-light-mode-only"
         alt="SPI Protocol Verilog Implementation: CPOL/CPHA modes, full-duplex 8-bit transfers" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/SPI-protocol-verilog#gh-dark-mode-only">
    <img src="./repos/spi-protocol-verilog-dark.svg#gh-dark-mode-only"
         alt="SPI Protocol Verilog Implementation: CPOL/CPHA modes, full-duplex 8-bit transfers" />
  </a>
</td>

<!-- I2C -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/I2C-protocol-verilog#gh-light-mode-only">
    <img src="./repos/i2c-protocol-verilog-light.svg#gh-light-mode-only"
         alt="I2C Protocol Verilog Implementation: Single-master controller with clock stretching" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/I2C-protocol-verilog#gh-dark-mode-only">
    <img src="./repos/i2c-protocol-verilog-dark.svg#gh-dark-mode-only"
         alt="I2C Protocol Verilog Implementation: Single-master controller with clock stretching" />
  </a>
</td>

<!-- UART TX -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/uart-tx-soft-core-ip-verilog#gh-light-mode-only">
    <img src="./repos/uart-tx-soft-core-ip-verilog-light.svg#gh-light-mode-only"
         alt="UART TX Soft-Core IP: Parameterized baud generator and 8-bit transmitter" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/uart-tx-soft-core-ip-verilog#gh-dark-mode-only">
    <img src="./repos/uart-tx-soft-core-ip-verilog-dark.svg#gh-dark-mode-only"
         alt="UART TX Soft-Core IP: Parameterized baud generator and 8-bit transmitter" />
  </a>
</td>

  </tr>
</table>

</details>

</details>


<details>
<summary>
  <strong>
    Basic Python Tool for ISCAS’85/’89 Benchmark Analysis & Fault-Modeling |
    <a href="https://github.com/Mummanajagadeesh/ISCAS8X" target="_blank">Link</a>
  </strong>
</summary>

<br>

A work-in-progress open-source Python package implementing foundational DFT/Fault-modeling utilities for **ISCAS’85** and **ISCAS’89** benchmark circuits.  
Includes automatic Verilog netlist generation, random testbench creation, serial/parallel fault simulation, fault collapsing, SCOAP metric computation, and initial ATPG experimentation. PODEM implementation is under development.

* Generates structural Verilog (`.v`) files and matching randomized testbenches from ISCAS netlists; injects stuck-at faults using ID-indexed `assign` overrides appended to the generated modules.  
* Implements **serial fault simulation** and **parallel bit-packed fault simulation**, enabling coverage estimation under random vector sets.  
* Automated reporting: coverage tables, detected/undetected fault lists, fault dictionaries, and comparison across vector batches.  
* Supports **fault collapsing** using dominance & equivalence relations; identifies **FFR-based partitions** and reduces fault sets prior to simulation.  
* Computes **SCOAP controllability (CC0/CC1) and observability (CO)** metrics for every internal node, enabling analysis of circuit hard-to-control or hard-to-observe regions.  
* Initial ATPG experiments performed using SCOAP-guided heuristics; current PODEM implementation is incomplete due to recursion termination issues being debugged.  
* Planning to add **scan-chain insertion workflows for ISCAS’89 sequential circuits**, enabling full-scan ATPG comparisons with random simulation.

<br>

<details>
  <summary><b>Repositories</b></summary>
  <br>

  <table>
    <tr>
      <td align="center">
        <a href="https://github.com/Mummanajagadeesh/ISCAS8X#gh-light-mode-only">
          <img src="./repos/iscas8x-light.svg#gh-light-mode-only" alt="ISCAS8X Benchmark Fault-Tooling Package (light)" />
        </a>
        <a href="https://github.com/Mummanajagadeesh/ISCAS8X#gh-dark-mode-only">
          <img src="./repos/iscas8x-dark.svg#gh-dark-mode-only" alt="ISCAS8X Benchmark Fault-Tooling Package (dark)" />
        </a>
      </td>
    </tr>
  </table>

</details>

</details>


</details>



<details>
  <summary><b>Analog Circuits & Device-Level Design</b></summary>

<br> 

<details>
<summary>
  <strong>
    Device Modeling using Sentaurus TCAD |
    <a href="https://github.com/Mummanajagadeesh/TCAD-PROJECTS/" target="_blank">Link</a>
  </strong>
</summary>

<br>

Performed **semiconductor device modeling** using Synopsys Sentaurus for foundational structures including **N-type resistors, PN diodes, and NMOS transistors**.
Explored how **doping profiles, junction depths, geometry parameters, and physical models** impact device characteristics through calibrated simulations and scripted workflows.

### Overview

* Built **parameterized device structures** (concentration profiles, implant energies, lateral/vertical dimensions) using Sentaurus Structure Editor and process definition files.
* Configured **Sentaurus Device** with transport and recombination models (SRH, Auger, mobility models, incomplete ionization where relevant) to study semiconductor behavior under applied bias.
* Automated simulation runs in **Sentaurus Workbench** using command-based `.cmd` and `.des` scripts for sweeping doping levels, voltages, and geometry parameters.
* Analyzed simulation output with **Sentaurus Visual/Inspect**, examining **electrostatic potential maps**, **electron/hole concentration distributions**, **electric field intensity**, and **I–V characteristics**.
* Extracted device metrics such as diode **forward/reverse characteristics**, NMOS **transfer/output curves**, threshold behavior, and resistance scaling for the N-type resistor.

---

<details>
  <summary><b>Repository</b></summary>

<br>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/TCAD-PROJECTS#gh-light-mode-only">
  <img src="./repos/tcad-projects-light.svg#gh-light-mode-only"
       alt="TCAD Projects — Sentaurus device modeling for N-resistor, PN diode, NMOS with doping/geometry parameterization" />
</a>

<a href="https://github.com/Mummanajagadeesh/TCAD-PROJECTS#gh-dark-mode-only">
  <img src="./repos/tcad-projects-dark.svg#gh-dark-mode-only"
       alt="TCAD Projects — Sentaurus device modeling for N-resistor, PN diode, NMOS with doping/geometry parameterization" />
</a>

</p>

</details>

</details>

<details>
<summary>
  <strong>
    CMOS Inverter Layout (Magic VLSI) & Ngspice Simulation |
    <a href="https://github.com/Mummanajagadeesh/cmos-inverter" target="_blank">Link</a>
  </strong>
</summary>

<br>

A complete CMOS inverter implementation built using **Magic VLSI (SCMOS)** for physical layout and **ngspice** for extracted-device simulation.  
Covers device construction rules under the SCMOS process, physical layout of PMOS/NMOS devices, contact/tap structures, parasitic-aware extraction, and transient analysis of inverter switching characteristics.

The layout follows the SCMOS ruleset:

* PMOS implemented inside an **n-well** using p-diffusion; body tied to the well tap (VDD).  
* NMOS implemented directly in the **p-substrate** using n-diffusion; body tied to substrate tap (GND).  
* Poly crossing active regions forms the MOS channel; poly, metal1, and contact stack-up follows SCMOS vertical connectivity.  
* Metal1 routes input/output rails; taps ensure reverse-biased junctions and latch-up prevention.  

Extraction produces a transistor-level `.spice` netlist including geometry-derived parasitics.  
Transient simulation evaluates:

* Static noise margins and switching point displacement due to device sizing.  
* Rise/fall asymmetry from mobility difference (μₙ ≫ μₚ).  
* Output slew vs. load capacitance and PMOS/NMOS drive ratio.  
* Propagation delays under 1.8 V operation using level-1 MOS models.  

The repository includes the Magic layout (`.mag`), extracted netlists, wrapper files for stimulus, and generated ngspice waveforms.

---

<details>
  <summary><b>Repository</b></summary>
  <br>

  <table>
    <tr>
      <td align="center">
        <a href="https://github.com/Mummanajagadeesh/cmos-inverter#gh-light-mode-only">
          <img src="./repos/cmos-inverter-light.svg#gh-light-mode-only" alt="CMOS Inverter Magic + ngspice Layout/Simulation (light)" />
        </a>
        <a href="https://github.com/Mummanajagadeesh/cmos-inverter#gh-dark-mode-only">
          <img src="./repos/cmos-inverter-dark.svg#gh-dark-mode-only" alt="CMOS Inverter Magic + ngspice Layout/Simulation (dark)" />
        </a>
      </td>
    </tr>
  </table>

</details>

---

</details>


<details>
<summary>
  <strong>
    Two-Stage CMOS Operational Amplifier with Miller Compensation |
    <a href="https://github.com/Mummanajagadeesh/2-stage-cmos-opamp" target="_blank">Link</a>
  </strong>
</summary>

<br>

A two-stage CMOS op-amp designed in **TSMC 180 nm**, using an **NMOS differential input pair with PMOS current-mirror load**, followed by a **common-source second stage**.
Frequency compensation is implemented using a **Miller capacitor** between the first-stage output and the second-stage output node, producing dominant-pole behavior and stable unity-gain operation.

Device dimensions were set from closed-form analog constraints:
* Slew-rate requirement → tail bias current and overdrive allocation
* GBW requirement → input-pair transconductance and C<sub>C</sub> relationship
* ICMR bounds → saturation margins for the differential pair and tail device
* Output swing → overdrive and saturation limits for the second stage
* Pole-splitting → ratio gₘ₆/C<sub>C</sub> and non-dominant pole placement

Simulation results:
* **Open-loop gain:** ~53.1 dB
* **Unity-gain bandwidth:** ~4.35 MHz
* **Dominant pole:** ~9.6 kHz
* **Phase margin:** ~60° with Miller compensation
* **Slew rate:** ~10 V/µs from I<sub>bias</sub>/C<sub>C</sub>
* **Output swing:** ~0.14 V to ~1.03 V (linear region, no distortion at 1 kHz)
* **CMRR:** ~32 dB
* **PSRR:** +64.6 dB / –80.8 dB
* **Power consumption:** ~1 mW with ±2.5 V rails

Operating-point analysis confirms all MOS devices remain in saturation with expected overdrive values, and both transient and AC characteristics match analytical pole/zero predictions for a Miller-compensated two-stage topology.

---

<details>
  <summary><b>Repository</b></summary>
<br>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/2-stage-cmos-opamp#gh-light-mode-only">
  <img src="./repos/2-stage-cmos-opamp-light.svg#gh-light-mode-only"
       alt="Two-Stage CMOS Op-Amp Repository Card (light mode) | Design and Analysis of Two-Stage CMOS Op-Amp with Miller Compensation" />
</a>

<a href="https://github.com/Mummanajagadeesh/2-stage-cmos-opamp#gh-dark-mode-only">
  <img src="./repos/2-stage-cmos-opamp-dark.svg#gh-dark-mode-only"
       alt="Two-Stage CMOS Op-Amp Repository Card (dark mode) | Design and Analysis of Two-Stage CMOS Op-Amp with Miller Compensation" />
</a>

</p>

</details>

</details>



<details>
<summary>
  <strong>
    5-Stage CMOS Ring-Oscillator VCO |
    <a href="https://mummanajagadeesh.github.io/projects/vco" target="_blank">Link</a>
  </strong>
</summary>

<br>
  
A 5-stage CMOS inverter ring used as a voltage-controlled delay line, producing oscillation whose frequency scales with the control voltage.
A 3-stage buffer isolates the oscillator core and restores the internal sine-like waveform into a full-swing CMOS square wave.

The oscillator operates from 0.7–3.0 V control input and shows a monotonic delay reduction with increasing drive strength.

**Measured characteristics**

* **Frequency range:** 0.724–1.93 GHz
* **Linear KVCO region:** ~2.1 GHz/V for 0.7–1.2 V
* **Frequency saturation:** begins above ~1.8 V as inverter delay approaches its minimum
* **Core waveform:** ~0.3–1.7 V swing with rounded edges
* **Buffered output:** 0–1.8 V square wave, ~50% duty cycle
* **Startup time:** ~0.5–0.8 ns to reach steady oscillation
* **Simulation sweep:** confirmed monotonic f–V relation and early compression through parametric input stepping

**Frequency points**

| Vctrl (V) | f (GHz) |
| --------: | ------- |
|       0.7 | 0.724   |
|       0.8 | 1.107   |
|       1.0 | 1.59    |
|       1.2 | 1.76    |
|       1.5 | 1.88    |
|       2.0 | 1.92    |
|       2.5 | 1.928   |
|       3.0 | 1.9298  |

---

<details>
  <summary><b>Repository</b></summary>
<br>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/ring-oscillator-vco#gh-light-mode-only">
  <img src="./repos/ring-oscillator-vco-light.svg#gh-light-mode-only"
       alt="Ring Oscillator VCO Repository Card (light mode) | Design and SPICE simulation of a 5-stage CMOS inverter-based ring VCO with buffered output and multi-GHz tunability" />
</a>

<a href="https://github.com/Mummanajagadeesh/ring-oscillator-vco#gh-dark-mode-only">
  <img src="./repos/ring-oscillator-vco-dark.svg#gh-dark-mode-only"
       alt="Ring Oscillator VCO Repository Card (dark mode) | Design and SPICE simulation of a 5-stage CMOS inverter-based ring VCO with buffered output and multi-GHz tunability" />
</a>

</p>

</details>

</details>

<details>
<summary>
  <strong>
    Analog Function Generator with Adjustable Amplitude/Offset/Phase |
    <a href="https://mummanajagadeesh.github.io/projects/funcgen" target="_blank">Link</a>
  </strong>
</summary>

<br>

A multi-waveform analog function generator built using discrete op-amp blocks (TL082), passive RC networks, and a CD4051 analog multiplexer.
The generator produces **sine, square, and triangular outputs** and exposes **continuous control** of amplitude, DC offset, and phase.
Additional AM/PM blocks and a relaxation-oscillator VCO extend the system for modulation experiments.

The signal path is fully modular—each block is buffered to avoid inter-stage loading errors, enabling predictable behavior across a **1 kHz–500 kHz** operating band.

**Measured characteristics**

* **Waveforms:** sine, square (<200 ns rise/fall), triangle
* **Frequency range:** ~1 kHz → 500 kHz (Wien-bridge tuned)
* **Amplitude control:** ±10 V
* **DC offset range:** ±5 V
* **Phase control:** 0°–160° (first-order all-pass)
* **Square-wave performance:** clean CMOS-level transitions, rise/fall < 200 ns
* **Triangular output:** linear ramps from integrator with controllable slope
* **Waveform switching:** CD4051 mux with low ON-resistance routing
* **Hardware validation:** TI ASLK Pro bench + LTspice simulations
* **Modulation:** AM/PM blocks implemented as additive/multiplicative stages
* **VCO:** relaxation-oscillator variant providing voltage-to-frequency behavior

**Signal-generation architecture**

* **Wien-bridge core** → low-distortion sine
* **Schmitt trigger** → rail-to-rail square
* **Op-amp integrator** → triangular
* **CD4051 multiplexer** → waveform selection
* **Offset summer** → adjustable vertical shift
* **RC all-pass** → continuous phase control
* **Unity-gain buffers** → isolate every stage and preserve amplitude accuracy

**Representative measurements**

* Sine output distortion minimal across most of the band; clean 1.55 kHz fundamental (LTspice + CRO)
* Square-wave rise/fall < 200 ns across load conditions
* Triangle linearity maintained through full amplitude range
* Phase shift examples captured at 64°, 90°, and ~162° using tuned RC values
* Offset correctness demonstrated for 0 V, +1 V, –1 V injected shifts

---

<details>
  <summary><b>Repository</b></summary>
<br>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/function-generator#gh-light-mode-only">
  <img src="./repos/function-generator-light.svg#gh-light-mode-only"
       alt="Function Generator Repository Card (light mode) | Basic implementation of a Function Generator that can generate sine, square, and triangular waves with amplitude, phase, and DC shift modulations" />
</a>

<a href="https://github.com/Mummanajagadeesh/function-generator#gh-dark-mode-only">
  <img src="./repos/function-generator-dark.svg#gh-dark-mode-only"
       alt="Function Generator Repository Card (dark mode)" | Basic implementation of a Function Generator that can generate sine, square, and triangular waves with amplitude, phase, and DC shift modulations"/>
</a>

</p>

</details>

</details>



<details>
<summary>
  <strong>
    Precision PID Controller Design using Operational Amplifiers |
    <a href="https://mummanajagadeesh.github.io/projects/pid-ctrl" target="_blank">Link</a>
  </strong>
</summary>

<br>

An analog PID controller built using high-linearity op-amps (LT1007 / TL082) and RC networks, implemented entirely in continuous time and validated through LTspice.
The design focuses on stable low-frequency integration, controlled differentiation without noise peaking, and diode-based output limiting for robust transient behavior.

Two complete controller variants were implemented—one minimal, one extended with gain scaling and anti-windup.

**Measured / designed characteristics**

* **Differential stage:** unity-gain differential amplifier with high CMRR for clean error sensing
* **Integrator:** 10 ms time constant →

  * (K_i \approx 100\ \text{s}^{-1})
  * (f_c \approx 16\ \text{Hz})
  * Loop-gain boost ≈ **9.5 dB**
* **Derivative network:** RC shaping with controlled high-frequency roll-off to prevent noise amplification
* **Output swing protection:** diode clamps maintaining bounded actuation signal under large transients
* **Op-amp choices:** LT1007 for low noise and precision; TL082 as a low-cost, wide-bandwidth alternative
* **Simulation:** full closed-loop Bode, transient, load-step and saturation recovery tests in LTspice

**Second PID variant**

* **10× front-end gain** for small-signal plant feedback
* **Dual-integrator configuration** for deeper low-frequency suppression
* **Anti-windup:** diode shunts + soft-limiting network to prevent integrator runaway
* **Stable recovery** under saturation and high-error conditions

**Design intent**

* preserve linearity and phase margin across low-frequency operation
* condition derivative action to avoid overshoot due to high-frequency noise
* offer two architectures: a **clean textbook PID** and a **high-authority PID** with controlled limiting

<br>

<details>
  <summary><b>Repository</b></summary>
<br>

<p align="center">

<a href="https://github.com/Mummanajagadeesh/PID_CTRL#gh-light-mode-only">
  <img src="./repos/pid_ctrl-light.svg#gh-light-mode-only"
       alt="PID Controller Repository Card (light mode)" />
</a>

<a href="https://github.com/Mummanajagadeesh/PID_CTRL#gh-dark-mode-only">
  <img src="./repos/pid_ctrl-dark.svg#gh-dark-mode-only"
       alt="PID Controller Repository Card (dark mode)" />
</a>

</p>

</details>

</details>


</details>

<details>
  <summary><b>Robotics and ML</b></summary>


  <br>
  
<details>  
<summary>  
  <strong>  
    ANAV for Martian Surface Exploration / GNSS-Denied Environments (ISRO IRoC-U 2025) |  
    <a href="https://mummanajagadeesh.github.io/projects/isro-anav/" target="_blank">Link</a>  
  </strong>  
</summary>  

<br>

A sub-2 kg autonomous quadrotor designed for **GNSS-denied navigation**, **visual–inertial localization**, **mapping**, and **safe-zone landing**, using onboard compute, stereo sensing, and redundant measurement sources.

**Duration:** Team-Based (ISRO RIG), Ongoing <br>
**Tools:** Jetson Nano | Pixhawk 4 | RealSense D435i | ESP32 (ESP-Now) | ORB-SLAM3 | VINS-Fusion | ROS2

---

### **Autonomous Quadrotor for GPS-Denied Operation**

* Built a **<2 kg quadrotor** integrating **Jetson Nano** for onboard processing and **Pixhawk 4** for attitude/stability, targeting GNSS-denied missions requiring drift-constrained localization and controlled landing.
* Completed ESC calibration, thrust-balancing, and **regulated 5 V / 3 A power distribution** using BEC modules for stable sensor/compute operation under load variations.
* Integrated **barometer**, **optical flow**, and **stereo-IMU** sensing for multi-source position estimation with fallbacks against low-texture drift.
* Fused **RealSense D435i** stereo + IMU using **VINS-Fusion (ROS2)** and evaluated against **ORB-SLAM3**, achieving **<5 cm drift over ~5 m** trajectories in indoor GNSS-denied tests.
* Implemented **ESP-Now** telemetry using ESP32 modules with ~500 m LOS range for transmitting state, estimation residuals, and system health.
* Verified **autonomous landing** on **1.5 m × 1.5 m** clear regions and tolerances up to **~15° surface inclination**.
* Simulated Mars-like flight (~0.38 g gravity, no-GPS) in **Webots**, validating drift behavior, landing accuracy, sensing degradation, and control limits.

---

<details>
  <summary><b>Technical Summary</b></summary>

* Integrated **Jetson Nano** with **Pixhawk 4** for onboard computation and flight handling, with calibrated ESCs and thrust mapping ensuring stable lift and attitude control for a <2 kg platform. Power regulation used a **5 V / 3 A BEC**, isolating sensor/compute loads from motor-induced voltage drops.

* Performed extrinsic and intrinsic calibration for the **RealSense D435i** (stereo + IMU) and aligned timestamps between Jetson and Pixhawk sources. Evaluated VIO accuracy using **VINS-Fusion** and **ORB-SLAM3**, testing sensitivity to feature density, motion blur, low-texture floors, and illumination. Achieved **<5 cm drift** over **~5 m** sequences with optimized IMU noise parameters and RANSAC thresholds.

* Connected **barometer, optical-flow, and external sensors** to Pixhawk over I2C/UART. Configured EKF2 to combine IMU, barometer, and flow when stereo data deteriorates. Implemented consistency checks between VIO and Pixhawk position estimates; deviations above a fixed threshold (~8–10 cm) trigger reliance on flow + barometer only.

* Implemented long-range **ESP-Now telemetry** between two ESP32 modules. Achieved ~500 m line-of-sight operation and <15 ms median latency. Data included estimated position, VIO confidence, EKF residuals, battery, and attitude.

* Developed a method for **landing region selection** using disparity maps and IMU tilt. Evaluated a 1.5 m × 1.5 m safe area requirement; system rejected regions with irregular height profiles or slopes >15°. Confirmed consistent landings on textured and partially textured surfaces.

* Conducted GNSS-denied simulations in **Webots**, setting gravity to **0.38 g** to approximate Martian conditions. Assessed altitude holding, drift accumulation, and safe-area approach across multiple terrains. Logged estimator drift, thrust reserve, and landing dispersion to validate repeatability under constrained sensing.

</details>

---

<details>
  <summary><b>Repositories</b></summary>

<br>

<p align="center">
<b>ANAV – ISRO IRoC-U 2025 Autonomous Drone System</b>
</p>

<table align="center">
  <tr>
    <!-- Repo 1 -->
    <td align="center">
      <a href="https://github.com/Mummanajagadeesh/isro-irocu-2k25#gh-light-mode-only">
        <img src="./repos/isro-irocu-2k25-light.svg#gh-light-mode-only"
             alt="Repository containing all files related to ISRO IRoC-U 2025 Robotics Challenge (telemetry, simulation, flight data)" />
      </a>
      <a href="https://github.com/Mummanajagadeesh/isro-irocu-2k25#gh-dark-mode-only">
        <img src="./repos/isro-irocu-2k25-dark.svg#gh-dark-mode-only"
             alt="Repository containing all files related to ISRO IRoC-U 2025 Robotics Challenge (telemetry, simulation, flight data)" />
      </a>
    </td>

<!-- Repo 2 -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/isro_ros2#gh-light-mode-only">
    <img src="./repos/isro_ros2-light.svg#gh-light-mode-only"
         alt="Autonomous Drone for GNSS-Denied Environments – ROS2 setup, VIO, estimation, landing logic" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/isro_ros2#gh-dark-mode-only">
    <img src="./repos/isro_ros2-dark.svg#gh-dark-mode-only"
         alt="Autonomous Drone for GNSS-Denied Environments – ROS2 setup, VIO, estimation, landing logic" />
  </a>
</td>

  </tr>
</table>

<br>


</details>

</details>


<details>
<summary>
  <strong>
    RU83C – Rubik’s Cube Solving Robot |
    <a href="https://mummanajagadeesh.github.io/projects/rubec/" target="_blank">Link</a>
  </strong>
</summary>

<br>

A computer-vision–driven Rubik’s Cube solver built around **color detection, face reconstruction, and algorithmic solution generation**.
The system extracts cube state using calibrated imaging and solves it via a **Kociemba two-phase search**, which operates over the full **43,252,003,274,489,856,000 (~4.3×10¹⁹) state space** of a standard 3×3 cube.


* **Live Demo:** [Live Demo](https://mummanajagadeesh.github.io/v-cube-host/) - interactive cube visualization and solver interface.
* **Blog Series (PID – Project in Detail):** [Blog Series](https://mummanajagadeesh.github.io/blog/rubikscubesolver/) - detailed explanation of the color-space math, permutation constraints, cube group theory, and the intuition behind the solving algorithm.

---

### Vision Processing and Cube State Extraction

* Performed **HSV-based per-face calibration** with adjustable saturation/value envelopes to stabilize under variable illumination.
* Applied **contour filtering** and **grid isolation** after morphological denoising to lock onto a valid 3×3 cell arrangement.
* Executed **homography-based perspective correction** and grid segmentation, assigning colors by **mean-HSV dominance**.
* Combined all six captures into a canonical **54-character cube state string**, checked for:

  * valid center-orientation mapping,
  * edge/corner permutation parity,
  * orientation sum constraints (edges mod 2, corners mod 3).

---

### Solution Generation and Simulation

* Used a Unity visualization environment for **state verification**, **stepwise execution**, and **intermediate-move replay**.
* Integrated **Kociemba’s two-phase algorithm** with explicit details:

  * **Phase 1:** reduces the cube into the *H subgroup* by constraining **edge orientation (2¹¹ states)**, **corner orientation (3⁷ states)**, and **UD-slice edge placement (12 choose 4)**.
    Search explores ≈ **≈2.2×10¹⁰** possibilities but prunes aggressively using precomputed coordinate tables.
  * **Phase 2:** solves from H to the identity using **restricted move set** and coordinated distance tables over ≈ **1×10⁹** admissible states.
* Typical generated solutions fall in the **18–22 move** range (quarter-turn metric), with occasional optimal-length sequences for favorable states.
* Viewer supports interactive updates, solution playback, and direct manipulation of state representations.

---

<details>
  <summary><b>Repositories</b></summary>

<br>

<table align="center">
  <tr>

<!-- RUBEC Hardware + Solver Integration -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/RUBEC#gh-light-mode-only">
    <img src="./repos/ru83c-light.svg#gh-light-mode-only"
         alt="RU83C: Rubik's Cube Solving Robot - Vision processing, cube state detection, solver integration" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/RU83C#gh-dark-mode-only">
    <img src="./repos/ru83c-dark.svg#gh-dark-mode-only"
         alt="RU83C: Rubik's Cube Solving Robot - Vision processing, cube state detection, solver integration" />
  </a>
</td>

<!-- Virtual cube + Unity solver -->
<td align="center">
  <a href="https://github.com/Mummanajagadeesh/V-RU81K5CU83#gh-light-mode-only">
    <img src="./repos/v-ru81k5cu83-light.svg#gh-light-mode-only"
         alt="V-RU81K5CU83: Virtual Cube Visualization and Unity-based Solver" />
  </a>
  <a href="https://github.com/Mummanajagadeesh/V-RU81K5CU83#gh-dark-mode-only">
    <img src="./repos/v-ru81k5cu83-dark.svg#gh-dark-mode-only"
         alt="V-RU81K5CU83: Virtual Cube Visualization and Unity-based Solver" />
  </a>
</td>

  </tr>
</table>

</details>

</details>

<details>
<summary>
  <strong>
    MRI-Based Alzheimer’s & MCI Classification using 3D CNNs |
    <a href="#" target="_blank">Link</a>
  </strong>
</summary>

<br>

Implemented a full 3D medical-imaging classification pipeline for Alzheimer’s, MCI, and cognitively normal subjects using PyTorch/MONAI.  
Focused on volumetric preprocessing, stable normalization across scanners, and architecture search over 3D convolutional backbones.

* Designed a unified DICOM/NIfTI preprocessing flow with voxel-size normalization, spatial reorientation, intensity Z-scoring, Nyúl histogram standardization, and optional radiomic-feature augmentation.
* Built data transforms with 3D affine jitter, elastic deformation, anisotropic scaling, and bias-field augmentation to model scanner variability.
* Implemented Med3DNet-style 3D CNNs with custom heads: channel-progressive blocks, SE/CBAM attention, depth-scheduled 3D convolutions, and dropout tuned via Bayesian optimization.
* Used MONAI’s sliding-window inference, smart-cache loading, and mixed Gaussian/Rician noise regularization for stable training on full MRI volumes.
* Performed Bayesian hyperparameter search over learning rates, kernel schedules, convolution depths, and ensemble configurations.
* Achieved **>93% accuracy** on held-out structural MRI volumes with strong stability under cross-scanner shifts due to aggressive normalization and augmentation.

<br>

**Tools:** PyTorch • MONAI • NiBabel • 3D CNNs • Bayesian Optimization • Medical Image Preprocessing  

</details>

<details>
<summary>
  <strong>
    PPO-Based Reinforcement Learning for Autonomous Racing on AWS DeepRacer |
    <a href="#" target="_blank">Link</a>
  </strong>
</summary>

<br><br>

Built and fine-tuned continuous-action PPO agents on AWS SageMaker for camera-based autonomous racing.  
Focused on reward shaping, action-space optimization, and stability constraints that reduce off-track drift and maximize progress-per-step.  
Achieved **sub-2-minute lap times**, reaching top global leaderboard ranks in 2024.

* Trained end-to-end vision policies using **clipped PPO (v4)** with a shallow convolutional encoder and continuous steering/speed control.  
* Designed multiple reward families emphasizing **centerline stability**, **heading agreement**, **curvature-aware waypoint tracking**, and **velocity-weighted progress**.  
* Used distance-band shaping (0.1/0.25/0.5× track-width thresholds) to stabilize early learning and suppress divergence near edges.  
* Added steering smoothness constraints to reduce high-jerk trajectories while allowing aggressive straight-line acceleration.  
* Tuned PPO hyperparameters (entropy annealing, clipping ε, GAE λ, advantage normalization) to avoid policy collapse in long-horizon tasks.  
* Evaluated robustness under simulated perturbations via waypoint jitter, curvature sweeps, and speed-limit randomization.  
* Final optimized agent consistently produced **<2 min laps**, outperforming default baselines.

<br>

**Tools:** AWS SageMaker • DeepRacer Simulator • Clipped PPO • Continuous RL • Policy Gradient Optimization  

<br>

<details>
  <summary><b>Repositories</b></summary>
  <br>

  <table>
    <tr>
      <td align="center">
        <a href="https://github.com/Mummanajagadeesh/aws-deepracer-rl-models#gh-light-mode-only">
          <img src="./repos/aws-deepracer-rl-models-light.svg#gh-light-mode-only" alt="AWS DeepRacer RL Models Repo (light)" />
        </a>
        <a href="https://github.com/Mummanajagadeesh/aws-deepracer-rl-models#gh-dark-mode-only">
          <img src="./repos/aws-deepracer-rl-models-dark.svg#gh-dark-mode-only" alt="AWS DeepRacer RL Models Repo (dark)" />
        </a>
      </td>
    </tr>
  </table>

</details>

</details>


<details>
<summary>
  <strong>
    Autonomous Multi-Sensor Robot Simulation (GPS/IMU/LiDAR/2-DOF Vision) |
    <a href="#" target="https://mummanajagadeesh.github.io/projects/gpbot/subprojects/">Link</a>
  </strong>
</summary>

<br>

A fully simulated 4-wheel autonomous robot equipped with **GPS**, **9-axis IMU**, **2-D LiDAR**, **ultrasonic distance sensors**, and a **2-DOF camera system** (linear + rotary actuation).  
Implements global-position tracking, local mapping, object detection via camera streams, and reactive obstacle avoidance with minimal control logic.  
All sensing, actuation, and navigation behaviors are implemented inside the simulation stack.

* 4-wheel ground platform with independent velocity control for smooth turn/translation behavior.  
* GPS provides global (x,y) estimates; IMU provides orientation & angular velocity; LiDAR provides local ranging for free-space detection.  
* 2-DOF camera module (linear rail + rotary joint) models active vision for object detection and viewpoint planning.  
* Distance sensors around the chassis give short-range obstacle feedback for collision-free local motion.  
* Robot supports simple teleoperation mappings (↑ ↓ ← → for locomotion; W/S/A/D for camera actuation) and autonomous wandering modes.  
* Designed as a baseline multi-sensor testbed for evaluating classic robotics behaviors without advanced SLAM or learning methods.

---

<details>
  <summary><b>Repositories</b></summary>
  <br>

  <table aligh="center">
    <tr>
      <td align="center">
        <a href="https://github.com/Mummanajagadeesh/gpbot-w#gh-light-mode-only">
          <img src="./repos/gpbot-w-light.svg#gh-light-mode-only" alt="Main Autonomous Robot Simulation Repository (light)" />
        </a>
        <a href="https://github.com/Mummanajagadeesh/gptbot-w#gh-dark-mode-only">
          <img src="./repos/gpbot-w-dark.svg#gh-dark-mode-only" alt="Main Autonomous Robot Simulation Repository (dark)" />
        </a>
      </td>
    </tr>
  </table>

  <br>

<table align="center">
  <tr>

  <td align="center">
    <a href="https://github.com/Mummanajagadeesh/differential-drive-robot-w#gh-light-mode-only"><img src="./repos/differential-drive-robot-w-light.svg#gh-light-mode-only" alt="Differential Drive Robot" /></a>
    <a href="https://github.com/Mummanajagadeesh/differential-drive-robot-w#gh-dark-mode-only"><img src="./repos/differential-drive-robot-w-dark.svg#gh-dark-mode-only" alt="Differential Drive Robot" /></a>
  </td>

  <td align="center">
    <a href="https://github.com/Mummanajagadeesh/line-follower-robot-w#gh-light-mode-only"><img src="./repos/line-follower-robot-w-light.svg#gh-light-mode-only" alt="Line Follower Robot" /></a>
    <a href="https://github.com/Mummanajagadeesh/line-follower-robot-w#gh-dark-mode-only"><img src="./repos/line-follower-robot-w-dark.svg#gh-dark-mode-only" alt="Line Follower Robot" /></a>
  </td>

  </tr>
  <tr>

  <td align="center">
    <a href="https://github.com/Mummanajagadeesh/obstacle-avoidance-robot-w#gh-light-mode-only"><img src="./repos/obstacle-avoidance-robot-w-light.svg#gh-light-mode-only" alt="Obstacle Avoidance Robot" /></a>
    <a href="https://github.com/Mummanajagadeesh/obstacle-avoidance-robot-w#gh-dark-mode-only"><img src="./repos/obstacle-avoidance-robot-w-dark.svg#gh-dark-mode-only" alt="Obstacle Avoidance Robot" /></a>
  </td>

  <td align="center">
    <a href="https://github.com/Mummanajagadeesh/wall-follower-robot-w#gh-light-mode-only"><img src="./repos/wall-follower-robot-w-light.svg#gh-light-mode-only" alt="Wall Follower Robot" /></a>
    <a href="https://github.com/Mummanajagadeesh/wall-follower-robot-w#gh-dark-mode-only"><img src="./repos/wall-follower-robot-w-dark.svg#gh-dark-mode-only" alt="Wall Follower Robot" /></a>
  </td>

  </tr>
</table>


</details>

---

<details>
  <summary><b>Differential-Drive Kinematics & Odometry Robot</b></summary>
  <br>

A two-wheel system where encoder increments produce linear and angular motion through standard differential-drive relations.

* Wheel displacements follow
  $$\Delta s_L = r,\Delta\phi_L,\qquad \Delta s_R = r,\Delta\phi_R,$$
  with $r = 0.025,\text{m}$.
* Linear and rotational increments arise from
  $$v = \tfrac{\Delta s_L + \Delta s_R}{2},\qquad \omega = \tfrac{\Delta s_R - \Delta s_L}{b},$$
  where $b = 0.09,\text{m}$.
* Pose $(x,y,\theta)$ updates through
  $$x' = x + v\cos\theta,\qquad y' = y + v\sin\theta,\qquad \theta' = \theta + \omega.$$
* Encoder drift directly affects integration of $(\Delta x,\Delta y,\Delta\theta)$, giving the accumulated trajectory purely from wheel motion.

</details>

<details>
  <summary><b>Line-Follower Robot</b></summary>
  <br>

A two-sensor contrast system that adjusts wheel velocities according to inequalities between left and right reflectance values.

* Let $I_L$ and $I_R$ denote the two IR readings. Straight motion occurs when
  $$|I_L - I_R| \approx 0.$$
* Left steering triggered by
  $$I_L > I_R,\qquad I_L \in [I_{\min},I_{\max}],$$
  implemented by reducing or reversing the left wheel.
* Right steering triggered by
  $$I_R > I_L,\qquad I_R \in [I_{\min},I_{\max}],$$
  applied symmetrically to the right wheel.
* The motion law is a simple state determined by the ordering of sensor values:
  $$I_L \lessgtr I_R ;\Longrightarrow; \text{turn left/right},\qquad I_L \approx I_R;\Longrightarrow;\text{forward}.$$

</details>

<details>
  <summary><b>Obstacle-Avoidance Robot</b></summary>
  <br>

A proximity-based motion rule where wheel speeds depend on whether any sensor exceeds a threshold.

* Six sensors yield values $p_i$. Forward motion holds when
  $$p_i \le \tau\ \ \forall i,$$
  for some threshold $\tau$.
* If any sensor satisfies
  $$p_j > \tau,$$
  the left wheel reverses, creating a turning motion away from the detected obstacle.
* The velocity pair $(v_L,v_R)$ is therefore piecewise:
  $$(v_L,v_R)=
  \begin{cases}
  (v_{\max},,v_{\max}), & \max_i p_i \le \tau,[4pt]
  (-v_{\max},,v_{\max}), & \max_i p_i > \tau.
  \end{cases}$$
* Exploration emerges purely from repeated evaluation of $\max_i p_i$ and switching of wheel direction.

</details>

<details>
  <summary><b>Wall-Follower Robot</b></summary>
  <br>

A proximity-driven motion rule based on simple comparisons involving front-facing and left-side sensor values.

* Let $f$ denote the front sensor reading and $\ell$ the left sensor reading (threshold $\tau$).
  $$\text{front wall: } f>\tau,\qquad \text{left wall: } \ell>\tau.$$
* Turning in place arises when
  $$f>\tau,$$
  implemented as
  $$(v_L,v_R)=(v_{\max},-v_{\max}).$$
* Forward motion occurs when
  $$f\le\tau,\quad \ell>\tau,$$
  giving
  $$(v_L,v_R)=(v_{\max},,v_{\max}).$$
* Right steering occurs when
  $$f\le\tau,\quad \ell\le\tau,$$
  with
  $$(v_L,v_R)=(\tfrac{1}{8}v_{\max},,v_{\max}).$$
* Position estimates use
  $$\Delta s = \tfrac{s_L+s_R}{2},\qquad \theta = \tfrac{s_R - s_L}{d},$$
  $$x' = x + \Delta s\cos\theta,\qquad y' = y + \Delta s\sin\theta,$$
  allowing detection of when $(x,y)$ enters the target region.

</details>


</details>


</details>


<details>
  <summary><h1><code>$ env --familiar | grep STACK</code></h1></summary>

<p align="center">
  <!-- Programming Languages -->
  <img src="https://skillicons.dev/icons?i=python" alt="Python" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=c" alt="C" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=cpp" alt="C++" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=java" alt="Java" width="48" height="48"/>

  <!-- Digital Design / HDL / EDA -->
  <img src="assets/tools/verilog.png" alt="Verilog" width="48" height="48"/>
  <img src="assets/tools/icarus.png" alt="Icarus Verilog" width="48" height="48"/>
  <img src="assets/tools/vivado.png" alt="Vivado" width="48" height="48"/>
  <img src="assets/tools/yosys.png" alt="Yosys" width="48" height="48"/>
  <img src="assets/tools/openroad.png" alt="OpenROAD" width="48" height="48"/>
  <img src="assets/tools/skywater.png" alt="Skywater PDK" width="48" height="48"/>
  <img src="assets/tools/tcad.png" alt="Sentaurus TCAD" width="48" height="48"/>
  <img src="assets/tools/tcltk.png" alt="Tcl/Tk" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=perl" alt="Perl" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=bash" alt="Bash" width="48" height="48"/>

  <!-- SPICE / Analog Simulation -->
  <img src="https://skillicons.dev/icons?i=matlab" alt="MATLAB" width="48" height="48"/>
  <img src="assets/tools/ltspice.png" alt="LTSpice" width="48" height="48"/>
  <img src="assets/tools/ngspice.png" alt="NGSpice" width="48" height="48"/>
  <img src="assets/tools/qucs.png" alt="QUCS" width="48" height="48"/>
  <img src="assets/tools/proteus.png" alt="Proteus" width="48" height="48"/>
  <img src="assets/tools/simulink.png" alt="Simulink" width="48" height="48"/>
  <img src="assets/tools/klayout.png" alt="KLayout" width="48" height="48"/>

  <!-- PCB Design -->
  <img src="assets/tools/kicad.png" alt="KiCad" width="48" height="48"/>

  <!-- Embedded Systems -->
  <img src="https://skillicons.dev/icons?i=arduino" alt="Arduino" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=raspberrypi" alt="Raspberry Pi" width="48" height="48"/>

  <!-- Robotics / Simulation -->
  <img src="https://skillicons.dev/icons?i=ros" alt="ROS" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=opencv" alt="OpenCV" width="48" height="48"/>
  <img src="assets/tools/yolo.png" alt="YOLO" width="48" height="48"/>
  <img src="assets/tools/mission-planner.png" alt="Mission Planner" width="48" height="48"/>
  <img src="assets/tools/webots.png" alt="Webots" width="48" height="48"/>
  <img src="assets/tools/gazebo.png" alt="Gazebo" width="48" height="48"/>
  <img src="assets/tools/vrep.png" alt="V-REP" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=tensorflow" alt="TensorFlow" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=pytorch" alt="PyTorch" width="48" height="48"/>

  <!-- Documentation / Productivity -->
  <img src="https://skillicons.dev/icons?i=latex" alt="LaTeX" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=md" alt="Markdown" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=vim" alt="Vim" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=vscode" alt="VS Code" width="48" height="48"/>

  <!-- Miscellaneous -->
  <img src="https://skillicons.dev/icons?i=git" alt="Git" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=docker" alt="Docker" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=linux" alt="Linux" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=debian" alt="Debian" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=ubuntu" alt="Ubuntu" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=mint" alt="Linux Mint" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=windows" alt="Windows" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=powershell" alt="PowerShell" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=blender" alt="Blender" width="48" height="48"/>
  <img src="https://skillicons.dev/icons?i=unity" alt="Unity" width="48" height="48"/>
</p>

</details>


# `$ git stats --all`

![GitHub Views](https://komarev.com/ghpvc/?username=Mummanajagadeesh&style=flat-square&color=000000&label=Views&labelColor=ffffff)
![Total Repos](https://github-readme-stats-mummanajagadeesh.vercel.app/api/total-repos?username=Mummanajagadeesh&theme=transparent&hide_border=true&count_private=true&bg_color=00000&text_color=ffffff&icon_color=ffffff)
![GitHub User's stars](https://img.shields.io/github/stars/Mummanajagadeesh?affiliations=OWNER&style=for-the-badge&color=yellow)

<p align="center">
  <!-- Light mode trophy -->
  <a href="https://github-profile-trophy.vercel.app/?username=mummanajagadeesh&hide_border=true&column=5&row=2&theme=dark&no-frame=true&no-bg=true#gh-light-mode-only">
    <img src="https://github-profile-trophy.vercel.app/?username=mummanajagadeesh&hide_border=true&column=5&row=2&theme=dark&no-frame=true&no-bg=true#gh-light-mode-only" alt="mummanajagadeesh trophies (light)" />
  </a>

  <!-- Dark mode trophy -->
  <a href="https://github-profile-trophy.vercel.app/?username=mummanajagadeesh&hide_border=true&column=5&row=2&theme=dark&no-frame=true&no-bg=true#gh-dark-mode-only">
    <img src="https://github-profile-trophy.vercel.app/?username=mummanajagadeesh&hide_border=true&column=5&row=2&theme=dark&no-frame=true&no-bg=true#gh-dark-mode-only" alt="mummanajagadeesh trophies (dark)" />
  </a>
</p>


<!-- LIGHT MODE -->
<p align="center">

  <a href="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=Mummanajagadeesh&theme=default&count_private=true&include_all_commits=true&Cache-Control=no-cache#gh-light-mode-only">
    <img width="32%" src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=Mummanajagadeesh&theme=default&count_private=true&include_all_commits=true&Cache-Control=no-cache#gh-light-mode-only" alt="Stats (light)">
  </a>

  <a href="https://github-readme-streak-stats-eight.vercel.app/?user=Mummanajagadeesh&theme=default&count_private=true&include_all_commits=true&hide_border=true&Cache-Control=no-cache#gh-light-mode-only">
    <img width="32%" src="https://github-readme-streak-stats-eight.vercel.app/?user=Mummanajagadeesh&theme=default&count_private=true&include_all_commits=true&hide_border=true&Cache-Control=no-cache#gh-light-mode-only" alt="Streak (light)">
  </a>

  <a href="https://github-readme-stats-mummanajagadeesh.vercel.app/api/top-langs/?username=Mummanajagadeesh&theme=default&show_icons=true&hide_border=true&layout=compact&count_private=true&hide=html,jupyter%20notebook,c%23,tex,css,asp.net,scss,javascript,prolog,powershell,typescript,m4,roff,batchfile,gap,markdown,makefile&langs_count=10&include_all_commits=true&cache_seconds=1#gh-light-mode-only">
    <img width="32%" src="https://github-readme-stats-mummanajagadeesh.vercel.app/api/top-langs/?username=Mummanajagadeesh&theme=default&show_icons=true&hide_border=true&layout=compact&count_private=true&hide=html,jupyter%20notebook,c%23,tex,css,asp.net,scss,javascript,prolog,powershell,typescript,m4,roff,batchfile,gap,markdown,makefile&langs_count=10&include_all_commits=true&cache_seconds=1#gh-light-mode-only" alt="Top Languages (light)">
  </a>

</p>


<!-- DARK MODE -->
<p align="center">

  <a href="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=Mummanajagadeesh&theme=dark&count_private=true&include_all_commits=true&Cache-Control=no-cache#gh-dark-mode-only">
    <img width="32%" src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=Mummanajagadeesh&theme=dark&count_private=true&include_all_commits=true&Cache-Control=no-cache#gh-dark-mode-only" alt="Stats (dark)">
  </a>

  <a href="https://github-readme-streak-stats-eight.vercel.app/?user=Mummanajagadeesh&theme=dark&count_private=true&include_all_commits=true&hide_border=true&Cache-Control=no-cache#gh-dark-mode-only">
    <img width="32%" src="https://github-readme-streak-stats-eight.vercel.app/?user=Mummanajagadeesh&theme=dark&count_private=true&include_all_commits=true&hide_border=true&Cache-Control=no-cache#gh-dark-mode-only" alt="Streak (dark)">
  </a>

  <a href="https://github-readme-stats-mummanajagadeesh.vercel.app/api/top-langs/?username=Mummanajagadeesh&theme=dark&show_icons=true&hide_border=true&layout=compact&count_private=true&hide=html,jupyter%20notebook,c%23,tex,css,asp.net,scss,javascript,prolog,powershell,typescript,m4,roff,batchfile,gap,markdown,makefile&langs_count=10&include_all_commits=true&cache_seconds=1#gh-dark-mode-only">
    <img width="32%" src="https://github-readme-stats-mummanajagadeesh.vercel.app/api/top-langs/?username=Mummanajagadeesh&theme=dark&show_icons=true&hide_border=true&layout=compact&count_private=true&hide=html,jupyter%20notebook,c%23,tex,css,asp.net,scss,javascript,prolog,powershell,typescript,m4,roff,batchfile,gap,markdown,makefile&langs_count=10&include_all_commits=true&cache_seconds=1#gh-dark-mode-only" alt="Top Languages (dark)">
  </a>

</p>


# `$ sudo wisdom`

<!-- Light Mode Quote -->
<p align="center">
  <a href="https://github.com/Mummanajagadeesh#gh-light-mode-only">
    <img src="https://github-readme-quotes-bay.vercel.app/quote?quoteCategory=motivational&theme=light#gh-light-mode-only" alt="Motivational Quote (light)" />
  </a>
</p>

<!-- Dark Mode Quote -->
<p align="center">
  <a href="https://github.com/Mummanajagadeesh#gh-dark-mode-only">
    <img src="https://github-readme-quotes-bay.vercel.app/quote?quoteCategory=motivational&theme=dark#gh-dark-mode-only" alt="Motivational Quote (dark)" />
  </a>
</p>
