
---------- Begin Simulation Statistics ----------
final_tick                                60256652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180311                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   341316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.37                       # Real time elapsed on the host
host_tick_rate                              705867235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15392325                       # Number of instructions simulated
sim_ops                                      29136578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060257                       # Number of seconds simulated
sim_ticks                                 60256652500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5392325                       # Number of instructions committed
system.cpu0.committedOps                     10220198                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             22.349039                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3398945                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     845156                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2006                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5227681                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        19968                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      103409824                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.044745                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2143946                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu0.numCycles                       120513284                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4785176     46.82%     46.84% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     46.85% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     46.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     46.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     46.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     46.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     46.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     46.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     46.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     46.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     46.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     46.91% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      1.95%     48.86% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.31%     50.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         5091658     49.82%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                10220198                       # Class of committed instruction
system.cpu0.tickCycles                       17103460                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.051331                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3496089                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501424                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32881                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828771                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1220                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       87998672                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.082978                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3325989                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          202                       # TLB misses on write requests
system.cpu1.numCycles                       120513305                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32514633                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1078168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2157378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2916069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5832203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1592                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             397597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       686141                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392027                       # Transaction distribution
system.membus.trans_dist::ReadExReq            681613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           681612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        397597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3236587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3236587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3236587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112982400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112982400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               112982400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1079210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1079210                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5266167000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5745600750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2135020                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2135020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2135020                       # number of overall hits
system.cpu0.icache.overall_hits::total        2135020                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8883                       # number of overall misses
system.cpu0.icache.overall_misses::total         8883                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    230048000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    230048000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    230048000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    230048000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2143903                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2143903                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2143903                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2143903                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25897.557132                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25897.557132                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25897.557132                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25897.557132                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8867                       # number of writebacks
system.cpu0.icache.writebacks::total             8867                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    221165000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    221165000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    221165000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    221165000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24897.557132                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24897.557132                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24897.557132                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24897.557132                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8867                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2135020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2135020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    230048000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    230048000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2143903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2143903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25897.557132                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25897.557132                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    221165000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    221165000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24897.557132                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24897.557132                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999773                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2143903                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8883                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           241.348981                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999773                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17160107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17160107                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4756994                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4756994                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4756994                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4756994                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1300755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1300755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1300755                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1300755                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 107812619000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 107812619000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 107812619000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 107812619000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6057749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6057749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6057749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6057749                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214726                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82884.646993                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82884.646993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82884.646993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82884.646993                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       645596                       # number of writebacks
system.cpu0.dcache.writebacks::total           645596                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       641160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       641160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       641160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       641160                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       659595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       659595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       659595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       659595                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53424240000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53424240000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53424240000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53424240000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108885                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108885                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108885                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108885                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80995.519978                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80995.519978                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80995.519978                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80995.519978                       # average overall mshr miss latency
system.cpu0.dcache.replacements                659578                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       826217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         826217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    415400500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    415400500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       842619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       842619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.019465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25326.210218                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25326.210218                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    386509500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    386509500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.019106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24008.292441                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24008.292441                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3930777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3930777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1284353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1284353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 107397218500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 107397218500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5215130                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5215130                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.246274                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246274                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83619.704629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83619.704629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       640857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       640857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       643496                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       643496                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  53037730500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  53037730500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82421.227949                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82421.227949                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999788                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5416588                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           659594                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.212003                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999788                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49121586                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49121586                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1715263                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1715263                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1715263                       # number of overall hits
system.cpu1.icache.overall_hits::total        1715263                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1610673                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1610673                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1610673                       # number of overall misses
system.cpu1.icache.overall_misses::total      1610673                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  45002929500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  45002929500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  45002929500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  45002929500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3325936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3325936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3325936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3325936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.484277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.484277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.484277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.484277                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27940.450669                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27940.450669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27940.450669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27940.450669                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1610657                       # number of writebacks
system.cpu1.icache.writebacks::total          1610657                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1610673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1610673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1610673                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1610673                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  43392256500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  43392256500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  43392256500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  43392256500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.484277                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.484277                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.484277                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.484277                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26940.450669                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26940.450669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26940.450669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26940.450669                       # average overall mshr miss latency
system.cpu1.icache.replacements               1610657                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1715263                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1715263                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1610673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1610673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  45002929500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  45002929500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3325936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3325936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.484277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.484277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27940.450669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27940.450669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1610673                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1610673                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  43392256500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  43392256500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.484277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.484277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26940.450669                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26940.450669                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3325936                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1610673                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.064936                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999764                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28218161                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28218161                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401134                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401134                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401134                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401134                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       723115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        723115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       723115                       # number of overall misses
system.cpu1.dcache.overall_misses::total       723115                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  20512169500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20512169500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  20512169500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20512169500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124249                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124249                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124249                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124249                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 28366.400227                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28366.400227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 28366.400227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28366.400227                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       391970                       # number of writebacks
system.cpu1.dcache.writebacks::total           391970                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        86132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        86132                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86132                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       636983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       636983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       636983                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       636983                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  16794200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16794200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  16794200500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16794200500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154448                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154448                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154448                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154448                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 26365.225603                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26365.225603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 26365.225603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26365.225603                       # average overall mshr miss latency
system.cpu1.dcache.replacements                636967                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  12178082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12178082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2429864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2429864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191956                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191956                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26109.356039                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26109.356039                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  11325987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11325987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25262.669825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25262.669825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1437696                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1437696                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256689                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256689                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8334087000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8334087000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32467.643725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32467.643725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        68035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        68035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5468213000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5468213000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28985.407147                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28985.407147                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999779                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4038117                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           636983                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.339442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999779                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33630975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33630975                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1283657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              527320                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1836924                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7338                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18609                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1283657                       # number of overall hits
system.l2.overall_hits::.cpu1.data             527320                       # number of overall hits
system.l2.overall_hits::total                 1836924                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            640986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            327016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            109663                       # number of demand (read+write) misses
system.l2.demand_misses::total                1079210                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1545                       # number of overall misses
system.l2.overall_misses::.cpu0.data           640986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           327016                       # number of overall misses
system.l2.overall_misses::.cpu1.data           109663                       # number of overall misses
system.l2.overall_misses::total               1079210                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    126504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  52140338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  27439370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10023620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89729833500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    126504500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  52140338500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  27439370500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10023620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89729833500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          659595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1610673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          636983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2916134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         659595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1610673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         636983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2916134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.173928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.971787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.203031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.172160                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.173928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.971787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.203031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.172160                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81879.935275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81343.958370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83908.342405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91403.846329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83143.997461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81879.935275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81343.958370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83908.342405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91403.846329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83143.997461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              686141                       # number of writebacks
system.l2.writebacks::total                    686141                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       640986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       327016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       109663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1079210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       640986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       327016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       109663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1079210                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    111054500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  45730488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  24169210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8926990000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78937743500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    111054500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  45730488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  24169210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8926990000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78937743500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.173928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.971787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.203031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.172160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.173928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.971787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.203031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.172160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370082                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71879.935275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71343.973971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73908.342405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81403.846329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73144.006727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71879.935275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71343.973971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73908.342405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81403.846329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73144.006727                       # average overall mshr miss latency
system.l2.replacements                        1079171                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1037566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1037566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1037566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1037566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1619524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1619524                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1619524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1619524                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           145393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150537                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         638352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          43261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              681613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51920485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3644374000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   55564859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       643496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            832150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.992006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.229314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.819099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81335.195942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84241.557061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81519.658516                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       638352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         681613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  45536975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3211764000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48748739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.992006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.229314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.819099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71335.211607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74241.557061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71519.673187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1283657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1290995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       327016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           328561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    126504500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  27439370500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27565875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1610673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1619556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.173928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.203031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.202871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81879.935275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83908.342405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83898.804179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       327016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       328561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    111054500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  24169210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24280265000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.173928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.203031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.202871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71879.935275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73908.342405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73898.804179                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       381927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            395392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        66402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    219853500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   6379246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6599099500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.163613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.148110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83467.539863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96070.088250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95589.250536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        66402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    193513500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5715226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5908739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.163613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.148110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73467.539863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86070.088250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85589.250536                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.548559                       # Cycle average of tags in use
system.l2.tags.total_refs                     5831613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1080195                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.398667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.608977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.680439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      733.325880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      122.310551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      133.622713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.716139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.119444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999559                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47737819                       # Number of tag accesses
system.l2.tags.data_accesses                 47737819                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      41023040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      20929024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7018432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69069376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     20929024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21027904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     43913024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43913024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         640985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         327016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         109663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1079209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       686141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             686141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1640981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        680805161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        347331342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        116475637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1146253121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1640981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    347331342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348972323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      728766405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            728766405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      728766405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1640981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       680805161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       347331342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       116475637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1875019526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    685895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    640977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    327016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    104931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254300250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2764633                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             644115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1079210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     686141                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1079210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   686141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             64999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             72958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             62285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42483                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14317016000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5372345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34463309750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13324.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32074.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   845579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  603421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1079210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               686141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  784540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  272623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  42814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       311339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.855033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.929612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.618474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       110744     35.57%     35.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70297     22.58%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26126      8.39%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13587      4.36%     70.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10373      3.33%     74.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8753      2.81%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8516      2.74%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8064      2.59%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        54879     17.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       311339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.131380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.634329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.717831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          42190     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           443      1.04%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            75      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.347077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42079     98.42%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.16%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      0.27%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              455      1.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68766016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  303424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43896128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69069440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43913024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1141.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       728.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1146.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    728.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60256638000                       # Total gap between requests
system.mem_ctrls.avgGap                      34132.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        98880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41022528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     20929024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6715584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     43896128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1640980.636951247929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 680796663.903624534607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 347331342.377507627010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 111449669.395424842834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 728486004.097223997116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       640986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       327016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       109663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       686141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47672500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19265541250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  10723562500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4426533500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1497585087500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30855.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30056.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32792.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40364.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2182620.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1202204640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            638964150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4287527160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1808531640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4756084320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27036954210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        370593120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40100859240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.500946                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    713138750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2011880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57531633750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1020805800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            542567355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3384181500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1771746300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4756084320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26181126570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1091290080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38747801925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.046043                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2584369000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2011880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55660403500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2083984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1723707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1619524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          652009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           832150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          832149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1619556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1978767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4832003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1910933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8748336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     83532160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    206165120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     65852992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              356686272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1079171                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43913024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3995305                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3993713     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1592      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3995305                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5573191500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955679090                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2416063891                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         994255252                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13338971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  60256652500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
