{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669670190372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669670190373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 04:16:30 2022 " "Processing started: Tue Nov 29 04:16:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669670190373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670190373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_design -c top_level_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670190373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669670190698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669670190698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_design-structure " "Found design unit 1: top_level_design-structure" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198467 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_design " "Found entity 1: top_level_design" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670198467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_design " "Elaborating entity \"top_level_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669670198675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout1 top_level_design.vhd(230) " "Verilog HDL or VHDL warning at top_level_design.vhd(230): object \"carryout1\" assigned a value but never read" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669670198694 "|top_level_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout2 top_level_design.vhd(231) " "Verilog HDL or VHDL warning at top_level_design.vhd(231): object \"carryout2\" assigned a value but never read" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669670198694 "|top_level_design"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "top_level_design.vhd" "ALU_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cla_32.vhd 2 1 " "Using design file cla_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32-behavioral " "Found design unit 1: cla_32-behavioral" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198722 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Found entity 1: cla_32" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32 ALU:ALU_1\|cla_32:ADDER " "Elaborating entity \"cla_32\" for hierarchy \"ALU:ALU_1\|cla_32:ADDER\"" {  } { { "alu.vhd" "ADDER" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198722 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(41) " "VHDL Process Statement warning at cla_32.vhd(41): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(41) " "VHDL Process Statement warning at cla_32.vhd(41): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUM cla_32.vhd(46) " "VHDL Process Statement warning at cla_32.vhd(46): signal \"SUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUM cla_32.vhd(47) " "VHDL Process Statement warning at cla_32.vhd(47): signal \"SUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(47) " "VHDL Process Statement warning at cla_32.vhd(47): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198734 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WSGN_SEARCH_FILE" "bus_merger.vhd 2 1 " "Using design file bus_merger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_merger-behavioral " "Found design unit 1: bus_merger-behavioral" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/bus_merger.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198743 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_merger " "Found entity 1: bus_merger" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/bus_merger.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_merger bus_merger:bus_merger_1 " "Elaborating entity \"bus_merger\" for hierarchy \"bus_merger:bus_merger_1\"" {  } { { "top_level_design.vhd" "bus_merger_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/comparator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198761 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/comparator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_1\"" {  } { { "top_level_design.vhd" "comparator_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cu.vhd 2 1 " "Using design file cu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-behavioral " "Found design unit 1: cu-behavioral" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198780 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_1 " "Elaborating entity \"CU\" for hierarchy \"CU:cu_1\"" {  } { { "top_level_design.vhd" "cu_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198781 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(57) " "VHDL Process Statement warning at cu.vhd(57): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198791 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(58) " "VHDL Process Statement warning at cu.vhd(58): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198791 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(59) " "VHDL Process Statement warning at cu.vhd(59): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198791 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(60) " "VHDL Process Statement warning at cu.vhd(60): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198791 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(61) " "VHDL Process Statement warning at cu.vhd(61): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(62) " "VHDL Process Statement warning at cu.vhd(62): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(63) " "VHDL Process Statement warning at cu.vhd(63): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(64) " "VHDL Process Statement warning at cu.vhd(64): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(65) " "VHDL Process Statement warning at cu.vhd(65): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(66) " "VHDL Process Statement warning at cu.vhd(66): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669670198792 "|top_level_design|CU:cu_1"}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.vhd 2 1 " "Using design file data_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structural " "Found design unit 1: data_memory-structural" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198799 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_1\"" {  } { { "top_level_design.vhd" "data_memory_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_memory_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmemory.mif " "Parameter \"init_file\" = \"dmemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670198895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670198895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670198895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670198895 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669670198895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72r " "Found entity 1: altsyncram_72r" {  } { { "db/altsyncram_72r.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_72r.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670198976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72r data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_72r:auto_generated " "Elaborating entity \"altsyncram_72r\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_72r:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.vhd 2 1 " "Using design file instruction_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-structural " "Found design unit 1: instruction_memory-structural" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198995 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670198995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670198995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_1\"" {  } { { "top_level_design.vhd" "instruction_memory_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670198996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imemory.mif " "Parameter \"init_file\" = \"imemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199047 ""}  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669670199047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2co.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2co.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2co " "Found entity 1: altsyncram_2co" {  } { { "db/altsyncram_2co.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_2co.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2co instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\|altsyncram_2co:auto_generated " "Elaborating entity \"altsyncram_2co\" for hierarchy \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\|altsyncram_2co:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199090 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "247 256 0 9 9 " "247 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 9 warnings found, and 9 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 19 " "Addresses ranging from 17 to 19 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 23 " "Addresses ranging from 21 to 23 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 27 " "Addresses ranging from 25 to 27 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 255 " "Addresses ranging from 33 to 255 are not initialized" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669670199105 ""}  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/imemory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1669670199105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lshift_26_28.vhd 2 1 " "Using design file lshift_26_28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_26_28-behavior " "Found design unit 1: lshift_26_28-behavior" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_26_28.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199130 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_26_28 " "Found entity 1: lshift_26_28" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_26_28.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_26_28 lshift_26_28:lshift_26_28_1 " "Elaborating entity \"lshift_26_28\" for hierarchy \"lshift_26_28:lshift_26_28_1\"" {  } { { "top_level_design.vhd" "lshift_26_28_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lshift_32_32.vhd 2 1 " "Using design file lshift_32_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_32_32-behavior " "Found design unit 1: lshift_32_32-behavior" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_32_32.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_32_32 " "Found entity 1: lshift_32_32" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_32_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_32_32 lshift_32_32:lshift_32_32_1 " "Elaborating entity \"lshift_32_32\" for hierarchy \"lshift_32_32:lshift_32_32_1\"" {  } { { "top_level_design.vhd" "lshift_32_32_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1_32bit.vhd 2 1 " "Using design file mux_2to1_32bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_32bit-arch " "Found design unit 1: mux_2to1_32bit-arch" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_2to1_32bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199164 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32bit " "Found entity 1: mux_2to1_32bit" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_2to1_32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_32bit mux_2to1_32bit:mux_2to1_32bit_1 " "Elaborating entity \"mux_2to1_32bit\" for hierarchy \"mux_2to1_32bit:mux_2to1_32bit_1\"" {  } { { "top_level_design.vhd" "mux_2to1_32bit_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1_5bit.vhd 2 1 " "Using design file mux_4to1_5bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_5bit-arch " "Found design unit 1: mux_4to1_5bit-arch" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199184 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_5bit " "Found entity 1: mux_4to1_5bit" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_5bit mux_4to1_5bit:mux_4to1_5bit_1 " "Elaborating entity \"mux_4to1_5bit\" for hierarchy \"mux_4to1_5bit:mux_4to1_5bit_1\"" {  } { { "top_level_design.vhd" "mux_4to1_5bit_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199185 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_4to1_5bit.vhd(31) " "VHDL Process Statement warning at mux_4to1_5bit.vhd(31): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669670199194 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[0\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199194 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[1\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199194 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[2\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199194 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[3\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199194 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[4\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199195 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.vhd 2 1 " "Using design file program_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavior " "Found design unit 1: program_counter-behavior" {  } { { "program_counter.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199202 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/program_counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_1\"" {  } { { "top_level_design.vhd" "program_counter_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.vhd 2 1 " "Using design file reg_file.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavior " "Found design unit 1: reg_file-behavior" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199220 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_1\"" {  } { { "top_level_design.vhd" "reg_file_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199221 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_a reg_file.vhd(34) " "Using initial value X (don't care) for net \"mem.raddr_a\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199231 "|top_level_design|reg_file:reg_file_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b reg_file.vhd(34) " "Using initial value X (don't care) for net \"mem.raddr_b\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199231 "|top_level_design|reg_file:reg_file_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extender.vhd 2 1 " "Using design file sign_extender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-behavior " "Found design unit 1: sign_extender-behavior" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/sign_extender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/sign_extender.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669670199239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_1 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_1\"" {  } { { "top_level_design.vhd" "sign_extender_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199239 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[10\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[10\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[11\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[11\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[8\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[8\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[9\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[9\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669670199301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669670199661 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:reg_file_1\|mem_rtl_0 " "Inferred dual-clock RAM node \"reg_file:reg_file_1\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669670199693 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:reg_file_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:reg_file_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669670199868 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669670199868 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669670199868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670199898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669670199898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669670199898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfq1 " "Found entity 1: altsyncram_jfq1" {  } { { "db/altsyncram_jfq1.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_jfq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669670199944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670199944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCin_out\[0\] GND " "Pin \"PCin_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|PCin_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCin_out\[1\] GND " "Pin \"PCin_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|PCin_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCout_out\[0\] GND " "Pin \"PCout_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|PCout_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCout_out\[1\] GND " "Pin \"PCout_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|PCout_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcplus4_out\[0\] GND " "Pin \"pcplus4_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|pcplus4_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcplus4_out\[1\] GND " "Pin \"pcplus4_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|pcplus4_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signRegdest_out\[1\] GND " "Pin \"signRegdest_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signRegdest_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[16\] VCC " "Pin \"signextend_out\[16\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[17\] VCC " "Pin \"signextend_out\[17\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[18\] VCC " "Pin \"signextend_out\[18\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[19\] VCC " "Pin \"signextend_out\[19\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[20\] VCC " "Pin \"signextend_out\[20\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[21\] VCC " "Pin \"signextend_out\[21\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[22\] VCC " "Pin \"signextend_out\[22\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[23\] VCC " "Pin \"signextend_out\[23\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[24\] VCC " "Pin \"signextend_out\[24\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[25\] VCC " "Pin \"signextend_out\[25\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[26\] VCC " "Pin \"signextend_out\[26\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[27\] VCC " "Pin \"signextend_out\[27\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[28\] VCC " "Pin \"signextend_out\[28\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[29\] VCC " "Pin \"signextend_out\[29\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[30\] VCC " "Pin \"signextend_out\[30\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[31\] VCC " "Pin \"signextend_out\[31\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|signextend_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift28_out\[0\] GND " "Pin \"leftshift28_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift28_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift28_out\[1\] GND " "Pin \"leftshift28_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift28_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[0\] GND " "Pin \"leftshift32_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[1\] GND " "Pin \"leftshift32_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[18\] VCC " "Pin \"leftshift32_out\[18\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[19\] VCC " "Pin \"leftshift32_out\[19\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[20\] VCC " "Pin \"leftshift32_out\[20\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[21\] VCC " "Pin \"leftshift32_out\[21\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[22\] VCC " "Pin \"leftshift32_out\[22\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[23\] VCC " "Pin \"leftshift32_out\[23\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[24\] VCC " "Pin \"leftshift32_out\[24\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[25\] VCC " "Pin \"leftshift32_out\[25\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[26\] VCC " "Pin \"leftshift32_out\[26\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[27\] VCC " "Pin \"leftshift32_out\[27\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[28\] VCC " "Pin \"leftshift32_out\[28\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[29\] VCC " "Pin \"leftshift32_out\[29\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[30\] VCC " "Pin \"leftshift32_out\[30\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[31\] VCC " "Pin \"leftshift32_out\[31\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669670200415 "|top_level_design|leftshift32_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669670200415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669670200498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669670201301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669670201301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669670201440 ""} { "Info" "ICUT_CUT_TM_OPINS" "395 " "Implemented 395 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669670201440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669670201440 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669670201440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669670201440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669670201468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 04:16:41 2022 " "Processing ended: Tue Nov 29 04:16:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669670201468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669670201468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669670201468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669670201468 ""}
