// Seed: 1859539480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = -1 !== 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5
  );
  input wire id_1;
  assign id_2[1] = 1'd0;
endmodule
