#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov  6 22:06:22 2022
# Process ID: 11308
# Current directory: C:/Users/Marammahmoudi/Desktop/Project_mileStone1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15444 C:\Users\Marammahmoudi\Desktop\Project_mileStone1\lab5_Maram_Ikrame.xpr
# Log file: C:/Users/Marammahmoudi/Desktop/Project_mileStone1/vivado.log
# Journal file: C:/Users/Marammahmoudi/Desktop/Project_mileStone1\vivado.jou
# Running On: CSE-P07-2165-09, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
INFO: [Common 17-724] Xilinx Tcl Store apps are automatically updated.
start_gui
open_project C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.809 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_BIT_4x1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/load_inst_contr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_inst_contr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.DFlip_flop
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.N_bit_MUX_default
Compiling module xil_defaultlib.ALU_Control_Unit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.control_branches
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.load_inst_contr
Compiling module xil_defaultlib.MUX4x1
Compiling module xil_defaultlib.N_BIT_4x1mux_default
Compiling module xil_defaultlib.Single_Cycle_CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1256.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_BIT_4x1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/load_inst_contr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_inst_contr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.DFlip_flop
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.N_bit_MUX_default
Compiling module xil_defaultlib.ALU_Control_Unit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.control_branches
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.load_inst_contr
Compiling module xil_defaultlib.MUX4x1
Compiling module xil_defaultlib.N_BIT_4x1mux_default
Compiling module xil_defaultlib.Single_Cycle_CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.344 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Single_Cycle_CPU
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1968.914 ; gain = 384.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Single_Cycle_CPU' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v:4]
INFO: [Synth 8-6157] synthesizing module 'DFlip_flop' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFlip_flop' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/InstMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/InstMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v:4]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v:5]
INFO: [Synth 8-6157] synthesizing module 'rv32_ImmGen' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rv32_ImmGen' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'N_bit_MUX' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v:6]
INFO: [Synth 8-6155] done synthesizing module 'N_bit_MUX' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control_Unit' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control_Unit' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v:5]
INFO: [Synth 8-6157] synthesizing module 'prv32_ALU' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'prv32_ALU' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_branches' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control_branches' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/DataMem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/DataMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'load_inst_contr' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/load_inst_contr.v:23]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/load_inst_contr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'load_inst_contr' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/load_inst_contr.v:23]
INFO: [Synth 8-6157] synthesizing module 'N_BIT_4x1mux' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX4x1' [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX4x1' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'N_BIT_4x1mux' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Single_Cycle_CPU' (0#1) [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v:4]
WARNING: [Synth 8-3848] Net shift_left_output in module/entity Single_Cycle_CPU does not have driver. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v:28]
WARNING: [Synth 8-7129] Port IR[1] in module rv32_ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[0] in module rv32_ImmGen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.277 ; gain = 495.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.277 ; gain = 495.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.277 ; gain = 495.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2080.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'SSD_Clock'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSD_Clock'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports SSD_Clock]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[0]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[1]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[2]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[3]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[4]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[5]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[6]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[7]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[8]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[9]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[10]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[11]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[12]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[13]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[14]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_16_SSD[15]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[6]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[5]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[4]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[3]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[2]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[1]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_out[0]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2127.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.484 ; gain = 680.613
38 Infos, 33 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2265.484 ; gain = 1009.141
write_schematic -format pdf -orientation portrait C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.xpr/schematic.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.xpr/schematic.pdf'  does not have write permission.
write_schematic C:/Users/Marammahmoudi/Desktop/schematic.sch
C:/Users/Marammahmoudi/Desktop/schematic.sch
write_schematic -format pdf -orientation portrait C:/Users/Marammahmoudi/Desktop/schematic.pdf
C:/Users/Marammahmoudi/Desktop/schematic.pdf
save_wave_config {C:/Users/Marammahmoudi/Desktop/Project_mileStone1/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 22:56:11 2022...
