{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 16:05:03 2024 " "Info: Processing started: Sat Jan 13 16:05:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab02 -c lab02 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab02 -c lab02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab02 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab02" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[15\] " "Info: Pin DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[15] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[14\] " "Info: Pin DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[14] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[13\] " "Info: Pin DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[13] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[12\] " "Info: Pin DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[12] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[11\] " "Info: Pin DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[11] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[10\] " "Info: Pin DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[10] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[9\] " "Info: Pin DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[9] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[8\] " "Info: Pin DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[8] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 168 752 928 184 "DATA\[15..0\]" "" } { 280 592 664 296 "Data\[15\]" "" } { 264 592 664 280 "Data\[14\]" "" } { 248 592 664 264 "Data\[13\]" "" } { 232 592 664 248 "Data\[12\]" "" } { 216 592 664 232 "Data\[11\]" "" } { 200 592 664 216 "Data\[10\]" "" } { 184 592 664 200 "Data\[9\]" "" } { 168 592 664 184 "Data\[8\]" "" } { 152 592 664 168 "Data\[7\]" "" } { 136 592 664 152 "Data\[6\]" "" } { 120 592 664 136 "Data\[5\]" "" } { 104 592 664 120 "Data\[4\]" "" } { 88 592 664 104 "Data\[3\]" "" } { 72 592 664 88 "Data\[2\]" "" } { 56 592 664 72 "Data\[1\]" "" } { 40 592 664 56 "Data\[0\]" "" } { 160 664 752 176 "Data\[15..0\]" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_D " "Info: Pin clk_D not assigned to an exact location on the device" {  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { clk_D } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 160 48 216 176 "clk_D" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_D (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk_D (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/labs/quartus/bin/pin_planner.ppl" { clk_D } } } { "BlockC.bdf" "" { Schematic "C:/altera/91/labs/lab02/BlockC.bdf" { { 160 48 216 176 "clk_D" "" } } } } { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/labs/lab02/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.875 ns register register " "Info: Estimated most critical path is register to register delay of 0.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 1 REG LAB_X26_Y6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y6; Fanout = 18; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X26_Y6 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X26_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X26_Y6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.778 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita3 5 COMB LAB_X26_Y6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.778 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita3'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.058 ns) + CELL(0.155 ns) 0.875 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 6 REG LAB_X26_Y6 17 " "Info: 6: + IC(-0.058 ns) + CELL(0.155 ns) = 0.875 ns; Loc. = LAB_X26_Y6; Fanout = 17; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "C:/altera/91/labs/lab02/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 80.00 % ) " "Info: Total cell delay = 0.700 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.175 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.175 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/labs/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Info: Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Info: Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Info: Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Info: Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Info: Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Info: Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Info: Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Info: Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Info: Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Info: Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Info: Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Info: Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 16:05:05 2024 " "Info: Processing ended: Sat Jan 13 16:05:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
