#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_000002b1d98b8640 .scope module, "vdcorput_multi_base_tb" "vdcorput_multi_base_tb" 2 10;
 .timescale -9 -12;
P_000002b1d9886f90 .param/l "CLK_PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
P_000002b1d9886fc8 .param/l "TEST_SCALE" 0 2 14, +C4<00000000000000000000000000001000>;
v000002b1d9938c90_0 .var "clk", 0 0;
v000002b1d99385b0_0 .var "expected_2", 31 0;
v000002b1d9937750_0 .var "expected_3", 31 0;
v000002b1d9938150_0 .var "expected_7", 31 0;
v000002b1d99377f0_0 .var "i", 31 0;
v000002b1d9938790_0 .var "pop_enable", 0 0;
v000002b1d9937890_0 .var "reseed_enable", 0 0;
v000002b1d99388d0_0 .var "rst_n", 0 0;
v000002b1d9938fb0_0 .var "seed", 31 0;
v000002b1d9937930_0 .net "valid", 0 0, v000002b1d99394b0_0;  1 drivers
v000002b1d99383d0_0 .net "vdc_out_2", 31 0, v000002b1d9938330_0;  1 drivers
v000002b1d9937a70_0 .net "vdc_out_3", 31 0, v000002b1d99380b0_0;  1 drivers
v000002b1d99386f0_0 .net "vdc_out_7", 31 0, v000002b1d9939230_0;  1 drivers
E_000002b1d98b06e0 .event posedge, v000002b1d99394b0_0;
E_000002b1d98b0a20 .event posedge, v000002b1d99392d0_0;
S_000002b1d98e0c00 .scope autofunction.vec4.s32, "calculate_expected" "calculate_expected" 2 144, 2 144 0, S_000002b1d98b8640;
 .timescale -9 -12;
v000002b1d98e2970_0 .var "base", 31 0;
; Variable calculate_expected is vec4 return value of scope S_000002b1d98e0c00
v000002b1d98e2830_0 .var "factor", 31 0;
v000002b1d98e20b0_0 .var "i", 31 0;
v000002b1d98e28d0_0 .var "k", 31 0;
v000002b1d98e2290_0 .var "k_temp", 31 0;
v000002b1d98e2a10_0 .var "remainder", 31 0;
v000002b1d98e21f0_0 .var "scale", 31 0;
v000002b1d98e1d90_0 .var "scale_factor", 31 0;
v000002b1d98e26f0_0 .var "vdc_val", 31 0;
TD_vdcorput_multi_base_tb.calculate_expected ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b1d98e1d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1d98e20b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002b1d98e20b0_0;
    %load/vec4 v000002b1d98e21f0_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002b1d98e1d90_0;
    %load/vec4 v000002b1d98e2970_0;
    %mul;
    %store/vec4 v000002b1d98e1d90_0, 0, 32;
    %load/vec4 v000002b1d98e20b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1d98e20b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000002b1d98e28d0_0;
    %store/vec4 v000002b1d98e2290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1d98e26f0_0, 0, 32;
    %load/vec4 v000002b1d98e1d90_0;
    %store/vec4 v000002b1d98e2830_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002b1d98e2290_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_0.3, 4;
    %load/vec4 v000002b1d98e2830_0;
    %load/vec4 v000002b1d98e2970_0;
    %div;
    %store/vec4 v000002b1d98e2830_0, 0, 32;
    %load/vec4 v000002b1d98e2290_0;
    %load/vec4 v000002b1d98e2970_0;
    %mod;
    %store/vec4 v000002b1d98e2a10_0, 0, 32;
    %load/vec4 v000002b1d98e2290_0;
    %load/vec4 v000002b1d98e2970_0;
    %div;
    %store/vec4 v000002b1d98e2290_0, 0, 32;
    %load/vec4 v000002b1d98e26f0_0;
    %load/vec4 v000002b1d98e2a10_0;
    %load/vec4 v000002b1d98e2830_0;
    %mul;
    %add;
    %store/vec4 v000002b1d98e26f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v000002b1d98e26f0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_expected (store_vec4_to_lval)
    %end;
S_000002b1d98c6740 .scope module, "dut" "vdcorput_multi_base" 2 34, 3 16 0, S_000002b1d98b8640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out_2";
    .port_info 6 /OUTPUT 32 "vdc_out_3";
    .port_info 7 /OUTPUT 32 "vdc_out_7";
    .port_info 8 /OUTPUT 1 "valid";
P_000002b1d98afd20 .param/l "SCALE" 0 3 17, +C4<00000000000000000000000000001000>;
L_000002b1d9970088 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002b1d9937f70_0 .net/2u *"_ivl_0", 31 0, L_000002b1d9970088;  1 drivers
L_000002b1d99701a8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000002b1d99390f0_0 .net/2u *"_ivl_12", 31 0, L_000002b1d99701a8;  1 drivers
L_000002b1d99701f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002b1d99395f0_0 .net/2u *"_ivl_14", 31 0, L_000002b1d99701f0;  1 drivers
L_000002b1d99700d0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002b1d9938bf0_0 .net/2u *"_ivl_2", 31 0, L_000002b1d99700d0;  1 drivers
L_000002b1d9970118 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002b1d9939370_0 .net/2u *"_ivl_6", 31 0, L_000002b1d9970118;  1 drivers
L_000002b1d9970160 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002b1d9937ed0_0 .net/2u *"_ivl_8", 31 0, L_000002b1d9970160;  1 drivers
v000002b1d99392d0_0 .net "clk", 0 0, v000002b1d9938c90_0;  1 drivers
v000002b1d9938d30_0 .var "count", 31 0;
v000002b1d9939050_0 .net "factor_2", 31 0, L_000002b1d9938650;  1 drivers
v000002b1d9938dd0_0 .net "factor_3", 31 0, L_000002b1d9938f10;  1 drivers
v000002b1d9939410_0 .net "factor_7", 31 0, L_000002b1d9938470;  1 drivers
v000002b1d99379d0_0 .net "pop_enable", 0 0, v000002b1d9938790_0;  1 drivers
v000002b1d9938ab0_0 .net "reseed_enable", 0 0, v000002b1d9937890_0;  1 drivers
v000002b1d9938e70_0 .net "rst_n", 0 0, v000002b1d99388d0_0;  1 drivers
v000002b1d9939190_0 .net "seed", 31 0, v000002b1d9938fb0_0;  1 drivers
v000002b1d99394b0_0 .var "valid", 0 0;
v000002b1d9938330_0 .var "vdc_out_2", 31 0;
v000002b1d99380b0_0 .var "vdc_out_3", 31 0;
v000002b1d9939230_0 .var "vdc_out_7", 31 0;
E_000002b1d98b0c20/0 .event negedge, v000002b1d9938e70_0;
E_000002b1d98b0c20/1 .event posedge, v000002b1d99392d0_0;
E_000002b1d98b0c20 .event/or E_000002b1d98b0c20/0, E_000002b1d98b0c20/1;
L_000002b1d9938650 .ufunc/vec4 TD_vdcorput_multi_base_tb.dut.calc_pow, 32, L_000002b1d9970088, L_000002b1d99700d0 (v000002b1d98e23d0_0, v000002b1d98e1f70_0) S_000002b1d98c68d0;
L_000002b1d9938f10 .ufunc/vec4 TD_vdcorput_multi_base_tb.dut.calc_pow, 32, L_000002b1d9970118, L_000002b1d9970160 (v000002b1d98e23d0_0, v000002b1d98e1f70_0) S_000002b1d98c68d0;
L_000002b1d9938470 .ufunc/vec4 TD_vdcorput_multi_base_tb.dut.calc_pow, 32, L_000002b1d99701a8, L_000002b1d99701f0 (v000002b1d98e23d0_0, v000002b1d98e1f70_0) S_000002b1d98c68d0;
S_000002b1d98c68d0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 3 37, 3 37 0, S_000002b1d98c6740;
 .timescale 0 0;
v000002b1d98e23d0_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_000002b1d98c68d0
v000002b1d98e1f70_0 .var "exp_val", 31 0;
v000002b1d98e2510_0 .var "i", 31 0;
v000002b1d98e1b10_0 .var "result", 31 0;
TD_vdcorput_multi_base_tb.dut.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b1d98e1b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1d98e2510_0, 0, 32;
T_1.4 ;
    %load/vec4 v000002b1d98e2510_0;
    %load/vec4 v000002b1d98e1f70_0;
    %cmp/u;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000002b1d98e1b10_0;
    %load/vec4 v000002b1d98e23d0_0;
    %mul;
    %store/vec4 v000002b1d98e1b10_0, 0, 32;
    %load/vec4 v000002b1d98e2510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1d98e2510_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000002b1d98e1b10_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_000002b1d98865c0 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 3 86, 3 86 0, S_000002b1d98c6740;
 .timescale 0 0;
v000002b1d98e1ed0_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_000002b1d98865c0
v000002b1d98e2470_0 .var "factor_temp", 31 0;
v000002b1d98e25b0_0 .var "k", 31 0;
v000002b1d98e2790_0 .var "k_temp", 31 0;
v000002b1d98e1bb0_0 .var "remainder", 31 0;
v000002b1d98e2010_0 .var "scale_factor", 31 0;
v000002b1d9939550_0 .var "vdc_val", 31 0;
TD_vdcorput_multi_base_tb.dut.calculate_vdc ;
    %load/vec4 v000002b1d98e25b0_0;
    %store/vec4 v000002b1d98e2790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1d9939550_0, 0, 32;
    %load/vec4 v000002b1d98e2010_0;
    %store/vec4 v000002b1d98e2470_0, 0, 32;
T_2.6 ;
    %load/vec4 v000002b1d98e2790_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_2.7, 4;
    %load/vec4 v000002b1d98e2470_0;
    %load/vec4 v000002b1d98e1ed0_0;
    %div;
    %store/vec4 v000002b1d98e2470_0, 0, 32;
    %load/vec4 v000002b1d98e2790_0;
    %load/vec4 v000002b1d98e1ed0_0;
    %mod;
    %store/vec4 v000002b1d98e1bb0_0, 0, 32;
    %load/vec4 v000002b1d98e2790_0;
    %load/vec4 v000002b1d98e1ed0_0;
    %div;
    %store/vec4 v000002b1d98e2790_0, 0, 32;
    %load/vec4 v000002b1d9939550_0;
    %load/vec4 v000002b1d98e1bb0_0;
    %load/vec4 v000002b1d98e2470_0;
    %mul;
    %add;
    %store/vec4 v000002b1d9939550_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v000002b1d9939550_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
    .scope S_000002b1d98c6740;
T_3 ;
    %wait E_000002b1d98b0c20;
    %load/vec4 v000002b1d9938e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d9938d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d9938330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d99380b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d9939230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1d99394b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b1d9938ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002b1d9939190_0;
    %assign/vec4 v000002b1d9938d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d9938330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d99380b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1d9939230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1d99394b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002b1d99379d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002b1d9938d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b1d9938d30_0, 0;
    %alloc S_000002b1d98865c0;
    %load/vec4 v000002b1d9938d30_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000002b1d9939050_0;
    %store/vec4 v000002b1d98e2010_0, 0, 32;
    %store/vec4 v000002b1d98e1ed0_0, 0, 32;
    %store/vec4 v000002b1d98e25b0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.dut.calculate_vdc, S_000002b1d98865c0;
    %free S_000002b1d98865c0;
    %assign/vec4 v000002b1d9938330_0, 0;
    %alloc S_000002b1d98865c0;
    %load/vec4 v000002b1d9938d30_0;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000002b1d9938dd0_0;
    %store/vec4 v000002b1d98e2010_0, 0, 32;
    %store/vec4 v000002b1d98e1ed0_0, 0, 32;
    %store/vec4 v000002b1d98e25b0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.dut.calculate_vdc, S_000002b1d98865c0;
    %free S_000002b1d98865c0;
    %assign/vec4 v000002b1d99380b0_0, 0;
    %alloc S_000002b1d98865c0;
    %load/vec4 v000002b1d9938d30_0;
    %addi 1, 0, 32;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000002b1d9939410_0;
    %store/vec4 v000002b1d98e2010_0, 0, 32;
    %store/vec4 v000002b1d98e1ed0_0, 0, 32;
    %store/vec4 v000002b1d98e25b0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.dut.calculate_vdc, S_000002b1d98865c0;
    %free S_000002b1d98865c0;
    %assign/vec4 v000002b1d9939230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b1d99394b0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1d99394b0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b1d98b8640;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9938c90_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000002b1d9938c90_0;
    %inv;
    %store/vec4 v000002b1d9938c90_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002b1d98b8640;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d99388d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9937890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1d9938fb0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d99388d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "=== Multi-Base Van der Corput Testbench ===" {0 0 0};
    %vpi_call 2 66 "$display", "Testing bases 2, 3, and 7 with scale %0d", P_000002b1d9886fc8 {0 0 0};
    %vpi_call 2 69 "$display", "\012--- Test 1: Basic Multi-Base Sequence ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b1d99377f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b1d99377f0_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %wait E_000002b1d98b06e0;
    %alloc S_000002b1d98e0c00;
    %load/vec4 v000002b1d99377f0_0;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d99385b0_0, 0, 32;
    %alloc S_000002b1d98e0c00;
    %load/vec4 v000002b1d99377f0_0;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d9937750_0, 0, 32;
    %alloc S_000002b1d98e0c00;
    %load/vec4 v000002b1d99377f0_0;
    %pushi/vec4 7, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d9938150_0, 0, 32;
    %vpi_call 2 81 "$display", "k=%0d: Base2=%0d (exp=%0d) Base3=%0d (exp=%0d) Base7=%0d (exp=%0d)", v000002b1d99377f0_0, v000002b1d99383d0_0, v000002b1d99385b0_0, v000002b1d9937a70_0, v000002b1d9937750_0, v000002b1d99386f0_0, v000002b1d9938150_0 {0 0 0};
    %load/vec4 v000002b1d99383d0_0;
    %load/vec4 v000002b1d99385b0_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 86 "$display", "FAIL: Base 2 mismatch at k=%0d", v000002b1d99377f0_0 {0 0 0};
T_5.2 ;
    %load/vec4 v000002b1d9937a70_0;
    %load/vec4 v000002b1d9937750_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 88 "$display", "FAIL: Base 3 mismatch at k=%0d", v000002b1d99377f0_0 {0 0 0};
T_5.4 ;
    %load/vec4 v000002b1d99386f0_0;
    %load/vec4 v000002b1d9938150_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 90 "$display", "FAIL: Base 7 mismatch at k=%0d", v000002b1d99377f0_0 {0 0 0};
T_5.6 ;
    %load/vec4 v000002b1d99377f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1d99377f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 97 "$display", "\012--- Test 2: Reseed Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d9937890_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002b1d9938fb0_0, 0, 32;
    %wait E_000002b1d98b0a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9937890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %wait E_000002b1d98b06e0;
    %alloc S_000002b1d98e0c00;
    %pushi/vec4 6, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d99385b0_0, 0, 32;
    %alloc S_000002b1d98e0c00;
    %pushi/vec4 6, 0, 32;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d9937750_0, 0, 32;
    %alloc S_000002b1d98e0c00;
    %pushi/vec4 6, 0, 32;
    %pushi/vec4 7, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002b1d98e21f0_0, 0, 32;
    %store/vec4 v000002b1d98e2970_0, 0, 32;
    %store/vec4 v000002b1d98e28d0_0, 0, 32;
    %callf/vec4 TD_vdcorput_multi_base_tb.calculate_expected, S_000002b1d98e0c00;
    %free S_000002b1d98e0c00;
    %store/vec4 v000002b1d9938150_0, 0, 32;
    %vpi_call 2 111 "$display", "After reseed to 5 (k=6): Base2=%0d Base3=%0d Base7=%0d", v000002b1d99383d0_0, v000002b1d9937a70_0, v000002b1d99386f0_0 {0 0 0};
    %load/vec4 v000002b1d99383d0_0;
    %load/vec4 v000002b1d99385b0_0;
    %cmp/ne;
    %jmp/1 T_5.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002b1d9937a70_0;
    %load/vec4 v000002b1d9937750_0;
    %cmp/ne;
    %flag_or 6, 8;
T_5.11;
    %jmp/1 T_5.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002b1d99386f0_0;
    %load/vec4 v000002b1d9938150_0;
    %cmp/ne;
    %flag_or 6, 8;
T_5.10;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 115 "$display", "FAIL: Reseed test failed" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 117 "$display", "PASS: Reseed test passed" {0 0 0};
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 123 "$display", "\012--- Test 3: Large Values Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d9937890_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002b1d9938fb0_0, 0, 32;
    %wait E_000002b1d98b0a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9937890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %pushi/vec4 101, 0, 32;
    %store/vec4 v000002b1d99377f0_0, 0, 32;
T_5.12 ;
    %load/vec4 v000002b1d99377f0_0;
    %cmpi/u 105, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.13, 5;
    %wait E_000002b1d98b06e0;
    %vpi_call 2 133 "$display", "k=%0d: Base2=%0d Base3=%0d Base7=%0d", v000002b1d99377f0_0, v000002b1d99383d0_0, v000002b1d9937a70_0, v000002b1d99386f0_0 {0 0 0};
    %load/vec4 v000002b1d99377f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1d99377f0_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1d9938790_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 139 "$display", "\012=== All Multi-Base Tests Completed ===" {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002b1d98b8640;
T_6 ;
    %delay 10000000, 0;
    %vpi_call 2 179 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "vdcorput_multi_base_tb.sv";
    "vdcorput_multi_base.sv";
