// Seed: 924068114
module module_0 (
    input tri id_0
);
  assign id_2.id_0 = 1;
  assign id_2 = 1 & {1 * 1, id_0, 1, 1, 1, 1 - 1} - id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    inout tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7
);
  reg id_9;
  module_0 modCall_1 (id_3);
  logic [7:0] id_10;
  assign id_10[$display][1] = id_2;
  if (id_4) wire id_11, id_12;
  else id_13 : assert property (@(posedge id_4) 1) id_9 <= 1;
endmodule
