==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense_out/dense_out.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense_out/dense_out.cpp:17) in function 'dense' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Dense_Loop' (dense_out/dense_out.cpp:17) in function 'dense' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense_out/dense_out.cpp:22) in function 'dense' completely with a factor of 30.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 184.250 ; gain = 116.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 127.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.322 seconds; current allocated memory: 105.074 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 107.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights' to 'dense_dense_out_wbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_bias' to 'dense_dense_out_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_4_full_dsp_1' to 'dense_fadd_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_8_1' to 'dense_fdiv_32ns_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_5_full_dsp_1' to 'dense_fexp_32ns_3g8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense' is 19416 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3dEe': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3eOg': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 115.541 MB.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_bcud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 189.355 ; gain = 122.086
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 15.632 seconds; peak allocated memory: 115.541 MB.
