# Full ALU

My name is Jincheng He, NetID: jh622. 

I put all the testbenches files in `testbenches`, all muxes in `MUXs`, all different bit version RCA in `RCAs`, 
all different bit version xor gate in `XORs`. 

