<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p6" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_6{left:83px;bottom:59px;}
#t2_6{left:133px;bottom:59px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_6{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:0.08px;}
#t4_6{left:259px;bottom:1083px;letter-spacing:0.08px;}
#t5_6{left:827px;bottom:1083px;letter-spacing:0.12px;}
#t6_6{left:110px;bottom:1065px;letter-spacing:0.11px;word-spacing:0.02px;}
#t7_6{left:581px;bottom:1065px;letter-spacing:0.09px;}
#t8_6{left:827px;bottom:1065px;letter-spacing:0.12px;}
#t9_6{left:110px;bottom:1046px;letter-spacing:0.11px;word-spacing:0.02px;}
#ta_6{left:501px;bottom:1046px;letter-spacing:0.08px;}
#tb_6{left:827px;bottom:1046px;letter-spacing:0.13px;}
#tc_6{left:110px;bottom:1028px;letter-spacing:0.11px;word-spacing:0.02px;}
#td_6{left:445px;bottom:1028px;letter-spacing:0.08px;}
#te_6{left:827px;bottom:1028px;letter-spacing:0.13px;}
#tf_6{left:110px;bottom:1010px;letter-spacing:0.12px;}
#tg_6{left:483px;bottom:1010px;letter-spacing:0.08px;}
#th_6{left:827px;bottom:1010px;letter-spacing:0.14px;}
#ti_6{left:110px;bottom:991px;letter-spacing:0.12px;word-spacing:0.02px;}
#tj_6{left:492px;bottom:991px;letter-spacing:0.08px;}
#tk_6{left:827px;bottom:991px;letter-spacing:0.17px;}
#tl_6{left:110px;bottom:973px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tm_6{left:454px;bottom:973px;letter-spacing:0.08px;}
#tn_6{left:827px;bottom:973px;letter-spacing:0.13px;}
#to_6{left:110px;bottom:955px;letter-spacing:0.12px;}
#tp_6{left:492px;bottom:955px;letter-spacing:0.08px;}
#tq_6{left:827px;bottom:955px;letter-spacing:0.13px;}
#tr_6{left:110px;bottom:936px;letter-spacing:0.12px;word-spacing:0.01px;}
#ts_6{left:505px;bottom:936px;letter-spacing:0.08px;}
#tt_6{left:827px;bottom:936px;letter-spacing:0.14px;}
#tu_6{left:110px;bottom:918px;letter-spacing:0.12px;word-spacing:0.01px;}
#tv_6{left:505px;bottom:918px;letter-spacing:0.08px;}
#tw_6{left:827px;bottom:918px;letter-spacing:0.14px;}
#tx_6{left:110px;bottom:900px;letter-spacing:0.12px;word-spacing:0.01px;}
#ty_6{left:505px;bottom:900px;letter-spacing:0.08px;}
#tz_6{left:827px;bottom:900px;letter-spacing:0.14px;}
#t10_6{left:110px;bottom:881px;letter-spacing:0.12px;word-spacing:0.01px;}
#t11_6{left:505px;bottom:881px;letter-spacing:0.08px;}
#t12_6{left:827px;bottom:881px;letter-spacing:0.14px;}
#t13_6{left:110px;bottom:863px;letter-spacing:0.12px;word-spacing:0.01px;}
#t14_6{left:505px;bottom:863px;letter-spacing:0.08px;}
#t15_6{left:827px;bottom:863px;letter-spacing:0.14px;}
#t16_6{left:110px;bottom:845px;letter-spacing:0.11px;word-spacing:0.04px;}
#t17_6{left:594px;bottom:845px;letter-spacing:0.09px;}
#t18_6{left:827px;bottom:845px;letter-spacing:0.12px;}
#t19_6{left:110px;bottom:826px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1a_6{left:484px;bottom:826px;letter-spacing:0.08px;}
#t1b_6{left:827px;bottom:826px;letter-spacing:0.14px;}
#t1c_6{left:110px;bottom:808px;letter-spacing:0.11px;}
#t1d_6{left:607px;bottom:808px;letter-spacing:0.09px;}
#t1e_6{left:827px;bottom:808px;letter-spacing:0.12px;}
#t1f_6{left:110px;bottom:790px;letter-spacing:0.12px;}
#t1g_6{left:645px;bottom:790px;letter-spacing:0.08px;}
#t1h_6{left:827px;bottom:790px;letter-spacing:0.12px;}
#t1i_6{left:110px;bottom:771px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1j_6{left:399px;bottom:771px;letter-spacing:0.08px;}
#t1k_6{left:827px;bottom:771px;letter-spacing:0.12px;}
#t1l_6{left:110px;bottom:753px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1m_6{left:394px;bottom:753px;letter-spacing:0.08px;}
#t1n_6{left:827px;bottom:753px;letter-spacing:0.12px;}
#t1o_6{left:110px;bottom:735px;letter-spacing:0.11px;word-spacing:0.05px;}
#t1p_6{left:598px;bottom:735px;letter-spacing:0.09px;}
#t1q_6{left:827px;bottom:735px;letter-spacing:0.11px;}
#t1r_6{left:110px;bottom:716px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1s_6{left:445px;bottom:716px;letter-spacing:0.08px;}
#t1t_6{left:827px;bottom:716px;letter-spacing:0.13px;}
#t1u_6{left:110px;bottom:698px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1v_6{left:454px;bottom:698px;letter-spacing:0.09px;}
#t1w_6{left:827px;bottom:698px;letter-spacing:0.13px;}
#t1x_6{left:110px;bottom:680px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_6{left:382px;bottom:680px;letter-spacing:0.08px;}
#t1z_6{left:827px;bottom:680px;letter-spacing:0.12px;}
#t20_6{left:137px;bottom:661px;letter-spacing:0.13px;}
#t21_6{left:137px;bottom:643px;letter-spacing:0.11px;word-spacing:0.08px;}
#t22_6{left:356px;bottom:643px;letter-spacing:0.08px;}
#t23_6{left:827px;bottom:643px;letter-spacing:0.12px;}
#t24_6{left:110px;bottom:625px;letter-spacing:0.11px;word-spacing:0.03px;}
#t25_6{left:483px;bottom:625px;letter-spacing:0.09px;}
#t26_6{left:827px;bottom:625px;letter-spacing:0.14px;}
#t27_6{left:110px;bottom:606px;letter-spacing:0.11px;word-spacing:0.04px;}
#t28_6{left:441px;bottom:606px;letter-spacing:0.08px;}
#t29_6{left:827px;bottom:606px;letter-spacing:0.12px;}
#t2a_6{left:110px;bottom:588px;letter-spacing:0.12px;}
#t2b_6{left:467px;bottom:588px;letter-spacing:0.08px;}
#t2c_6{left:827px;bottom:588px;letter-spacing:0.13px;}
#t2d_6{left:110px;bottom:570px;letter-spacing:0.12px;}
#t2e_6{left:463px;bottom:570px;letter-spacing:0.08px;}
#t2f_6{left:827px;bottom:570px;letter-spacing:0.13px;}
#t2g_6{left:110px;bottom:551px;letter-spacing:0.12px;}
#t2h_6{left:467px;bottom:551px;letter-spacing:0.08px;}
#t2i_6{left:827px;bottom:551px;letter-spacing:0.13px;}
#t2j_6{left:110px;bottom:533px;letter-spacing:0.12px;}
#t2k_6{left:458px;bottom:533px;letter-spacing:0.08px;}
#t2l_6{left:827px;bottom:533px;letter-spacing:0.13px;}
#t2m_6{left:110px;bottom:515px;letter-spacing:0.12px;}
#t2n_6{left:467px;bottom:515px;letter-spacing:0.08px;}
#t2o_6{left:827px;bottom:515px;letter-spacing:0.13px;}
#t2p_6{left:110px;bottom:496px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2q_6{left:407px;bottom:496px;letter-spacing:0.08px;}
#t2r_6{left:827px;bottom:496px;letter-spacing:0.12px;}
#t2s_6{left:137px;bottom:478px;letter-spacing:0.12px;}
#t2t_6{left:137px;bottom:460px;letter-spacing:0.11px;word-spacing:0.08px;}
#t2u_6{left:356px;bottom:460px;letter-spacing:0.08px;}
#t2v_6{left:827px;bottom:460px;letter-spacing:0.12px;}
#t2w_6{left:110px;bottom:441px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2x_6{left:399px;bottom:441px;letter-spacing:0.08px;}
#t2y_6{left:827px;bottom:441px;letter-spacing:0.12px;}
#t2z_6{left:110px;bottom:423px;letter-spacing:0.11px;word-spacing:0.01px;}
#t30_6{left:517px;bottom:423px;letter-spacing:0.09px;}
#t31_6{left:827px;bottom:423px;letter-spacing:0.14px;}
#t32_6{left:83px;bottom:383px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t33_6{left:439px;bottom:383px;letter-spacing:-0.05px;}
#t34_6{left:825px;bottom:383px;letter-spacing:-0.15px;}
#t35_6{left:110px;bottom:365px;letter-spacing:0.11px;word-spacing:0.02px;}
#t36_6{left:284px;bottom:365px;letter-spacing:0.08px;}
#t37_6{left:827px;bottom:365px;letter-spacing:0.12px;}
#t38_6{left:137px;bottom:347px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t39_6{left:360px;bottom:347px;letter-spacing:0.08px;}
#t3a_6{left:827px;bottom:347px;letter-spacing:0.12px;}
#t3b_6{left:137px;bottom:328px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t3c_6{left:335px;bottom:328px;letter-spacing:0.08px;}
#t3d_6{left:827px;bottom:328px;letter-spacing:0.12px;}
#t3e_6{left:137px;bottom:310px;letter-spacing:0.11px;word-spacing:0.01px;}
#t3f_6{left:445px;bottom:310px;letter-spacing:0.09px;}
#t3g_6{left:827px;bottom:310px;letter-spacing:0.14px;}
#t3h_6{left:110px;bottom:292px;letter-spacing:0.13px;}
#t3i_6{left:323px;bottom:292px;letter-spacing:0.08px;}
#t3j_6{left:827px;bottom:292px;letter-spacing:0.12px;}
#t3k_6{left:137px;bottom:273px;letter-spacing:0.1px;word-spacing:0.04px;}
#t3l_6{left:305px;bottom:273px;letter-spacing:0.08px;}
#t3m_6{left:827px;bottom:273px;letter-spacing:0.12px;}
#t3n_6{left:137px;bottom:255px;letter-spacing:0.1px;word-spacing:0.04px;}
#t3o_6{left:318px;bottom:255px;letter-spacing:0.08px;}
#t3p_6{left:827px;bottom:255px;letter-spacing:0.12px;}
#t3q_6{left:137px;bottom:237px;letter-spacing:0.1px;}
#t3r_6{left:186px;bottom:237px;letter-spacing:0.12px;word-spacing:0.03px;}
#t3s_6{left:450px;bottom:237px;letter-spacing:0.08px;}
#t3t_6{left:827px;bottom:237px;letter-spacing:0.14px;}
#t3u_6{left:110px;bottom:218px;letter-spacing:0.12px;word-spacing:0.05px;}
#t3v_6{left:496px;bottom:218px;letter-spacing:0.08px;}
#t3w_6{left:827px;bottom:218px;letter-spacing:0.17px;}
#t3x_6{left:137px;bottom:200px;letter-spacing:0.11px;word-spacing:0.04px;}
#t3y_6{left:309px;bottom:200px;letter-spacing:0.08px;}
#t3z_6{left:827px;bottom:200px;letter-spacing:0.12px;}
#t40_6{left:137px;bottom:181px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t41_6{left:339px;bottom:181px;letter-spacing:0.08px;}
#t42_6{left:827px;bottom:181px;letter-spacing:0.12px;}
#t43_6{left:137px;bottom:163px;letter-spacing:0.1px;}
#t44_6{left:403px;bottom:163px;letter-spacing:0.09px;}
#t45_6{left:827px;bottom:163px;letter-spacing:0.13px;}
#t46_6{left:137px;bottom:145px;letter-spacing:0.11px;}
#t47_6{left:403px;bottom:145px;letter-spacing:0.09px;}
#t48_6{left:827px;bottom:145px;letter-spacing:0.13px;}
#t49_6{left:137px;bottom:126px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4a_6{left:335px;bottom:126px;letter-spacing:0.09px;}
#t4b_6{left:827px;bottom:126px;letter-spacing:0.12px;}

.s1_6{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_6{font-size:15px;font-family:sub_ArialMT_lsr;color:#00F;}
.s3_6{font-size:17px;font-family:sub_Arial-BoldMT_lsb;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts6" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg6Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg6" style="-webkit-user-select: none;"><object width="935" height="1210" data="6/6.svg" type="image/svg+xml" id="pdf6" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_6" class="t s1_6">6 </span><span id="t2_6" class="t s1_6">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t3_6" class="t s2_6">Base Architecture </span><span id="t4_6" class="t s2_6">..................................................................................................................................... </span><span id="t5_6" class="t s2_6">217 </span>
<span id="t6_6" class="t s2_6">9.39: Nested Exception Program Counter (CP0 Register 14, Select 2) </span><span id="t7_6" class="t s2_6">......................................................... </span><span id="t8_6" class="t s2_6">219 </span>
<span id="t9_6" class="t s2_6">9.40: Processor Identification (CP0 Register 15, Select 0) </span><span id="ta_6" class="t s2_6">............................................................................ </span><span id="tb_6" class="t s2_6">221 </span>
<span id="tc_6" class="t s2_6">9.41: EBase Register (CP0 Register 15, Select 1) </span><span id="td_6" class="t s2_6">......................................................................................... </span><span id="te_6" class="t s2_6">223 </span>
<span id="tf_6" class="t s2_6">9.42: CDMMBase Register (CP0 Register 15, Select 2) </span><span id="tg_6" class="t s2_6">................................................................................ </span><span id="th_6" class="t s2_6">227 </span>
<span id="ti_6" class="t s2_6">9.43: CMGCRBase Register (CP0 Register 15, Select 3) </span><span id="tj_6" class="t s2_6">.............................................................................. </span><span id="tk_6" class="t s2_6">229 </span>
<span id="tl_6" class="t s2_6">9.44: BEVVA Register (CP0 Register 15, Select 4) </span><span id="tm_6" class="t s2_6">....................................................................................... </span><span id="tn_6" class="t s2_6">231 </span>
<span id="to_6" class="t s2_6">9.45: Configuration Register (CP0 Register 16, Select 0) </span><span id="tp_6" class="t s2_6">.............................................................................. </span><span id="tq_6" class="t s2_6">233 </span>
<span id="tr_6" class="t s2_6">9.46: Configuration Register 1 (CP0 Register 16, Select 1) </span><span id="ts_6" class="t s2_6">........................................................................... </span><span id="tt_6" class="t s2_6">237 </span>
<span id="tu_6" class="t s2_6">9.47: Configuration Register 2 (CP0 Register 16, Select 2) </span><span id="tv_6" class="t s2_6">........................................................................... </span><span id="tw_6" class="t s2_6">241 </span>
<span id="tx_6" class="t s2_6">9.48: Configuration Register 3 (CP0 Register 16, Select 3) </span><span id="ty_6" class="t s2_6">........................................................................... </span><span id="tz_6" class="t s2_6">245 </span>
<span id="t10_6" class="t s2_6">9.49: Configuration Register 4 (CP0 Register 16, Select 4) </span><span id="t11_6" class="t s2_6">........................................................................... </span><span id="t12_6" class="t s2_6">253 </span>
<span id="t13_6" class="t s2_6">9.50: Configuration Register 5 (CP0 Register 16, Select 5) </span><span id="t14_6" class="t s2_6">........................................................................... </span><span id="t15_6" class="t s2_6">259 </span>
<span id="t16_6" class="t s2_6">9.51: Reserved for Implementations (CP0 Register 16, Selects 6 and 7) </span><span id="t17_6" class="t s2_6">...................................................... </span><span id="t18_6" class="t s2_6">267 </span>
<span id="t19_6" class="t s2_6">9.52: Load Linked Address (CP0 Register 17, Select 0) </span><span id="t1a_6" class="t s2_6">................................................................................ </span><span id="t1b_6" class="t s2_6">269 </span>
<span id="t1c_6" class="t s2_6">9.53: Memory Accessibility Attribute Register (CP0 Register 17, Select 1) </span><span id="t1d_6" class="t s2_6">................................................... </span><span id="t1e_6" class="t s2_6">271 </span>
<span id="t1f_6" class="t s2_6">9.54: Memory Accessibility Attribute Register Index (CP0 Register 17, Select 2) </span><span id="t1g_6" class="t s2_6">.......................................... </span><span id="t1h_6" class="t s2_6">277 </span>
<span id="t1i_6" class="t s2_6">9.55: WatchLo Register (CP0 Register 18) </span><span id="t1j_6" class="t s2_6">.................................................................................................... </span><span id="t1k_6" class="t s2_6">279 </span>
<span id="t1l_6" class="t s2_6">9.56: WatchHi Register (CP0 Register 19) </span><span id="t1m_6" class="t s2_6">..................................................................................................... </span><span id="t1n_6" class="t s2_6">281 </span>
<span id="t1o_6" class="t s2_6">9.57: Reserved for Implementations (CP0 Register 22, all Select values) </span><span id="t1p_6" class="t s2_6">..................................................... </span><span id="t1q_6" class="t s2_6">283 </span>
<span id="t1r_6" class="t s2_6">9.58: Debug Register (CP0 Register 23, Select 0) </span><span id="t1s_6" class="t s2_6">......................................................................................... </span><span id="t1t_6" class="t s2_6">285 </span>
<span id="t1u_6" class="t s2_6">9.59: Debug2 Register (CP0 Register 23, Select 6) </span><span id="t1v_6" class="t s2_6">....................................................................................... </span><span id="t1w_6" class="t s2_6">287 </span>
<span id="t1x_6" class="t s2_6">9.60: DEPC Register (CP0 Register 24) </span><span id="t1y_6" class="t s2_6">........................................................................................................ </span><span id="t1z_6" class="t s2_6">289 </span>
<span id="t20_6" class="t s2_6">9.60.1: Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE or </span>
<span id="t21_6" class="t s2_6">microMIPS32 Base Architecture </span><span id="t22_6" class="t s2_6">.............................................................................................................. </span><span id="t23_6" class="t s2_6">289 </span>
<span id="t24_6" class="t s2_6">9.61: Performance Counter Register (CP0 Register 25) </span><span id="t25_6" class="t s2_6">................................................................................ </span><span id="t26_6" class="t s2_6">291 </span>
<span id="t27_6" class="t s2_6">9.62: ErrCtl Register (CP0 Register 26, Select 0) </span><span id="t28_6" class="t s2_6">.......................................................................................... </span><span id="t29_6" class="t s2_6">295 </span>
<span id="t2a_6" class="t s2_6">9.63: CacheErr Register (CP0 Register 27, Select 0) </span><span id="t2b_6" class="t s2_6">.................................................................................... </span><span id="t2c_6" class="t s2_6">297 </span>
<span id="t2d_6" class="t s2_6">9.64: TagLo Register (CP0 Register 28, Select 0, 2) </span><span id="t2e_6" class="t s2_6">..................................................................................... </span><span id="t2f_6" class="t s2_6">299 </span>
<span id="t2g_6" class="t s2_6">9.65: DataLo Register (CP0 Register 28, Select 1, 3) </span><span id="t2h_6" class="t s2_6">.................................................................................... </span><span id="t2i_6" class="t s2_6">301 </span>
<span id="t2j_6" class="t s2_6">9.66: TagHi Register (CP0 Register 29, Select 0, 2) </span><span id="t2k_6" class="t s2_6">...................................................................................... </span><span id="t2l_6" class="t s2_6">303 </span>
<span id="t2m_6" class="t s2_6">9.67: DataHi Register (CP0 Register 29, Select 1, 3) </span><span id="t2n_6" class="t s2_6">.................................................................................... </span><span id="t2o_6" class="t s2_6">305 </span>
<span id="t2p_6" class="t s2_6">9.68: ErrorEPC (CP0 Register 30, Select 0) </span><span id="t2q_6" class="t s2_6">.................................................................................................. </span><span id="t2r_6" class="t s2_6">307 </span>
<span id="t2s_6" class="t s2_6">9.68.1: Special Handling of the ErrorEPC Register in Processors That Implement the MIPS16e ASE or </span>
<span id="t2t_6" class="t s2_6">microMIPS32 Base Architecture </span><span id="t2u_6" class="t s2_6">.............................................................................................................. </span><span id="t2v_6" class="t s2_6">307 </span>
<span id="t2w_6" class="t s2_6">9.69: DESAVE Register (CP0 Register 31) </span><span id="t2x_6" class="t s2_6">.................................................................................................... </span><span id="t2y_6" class="t s2_6">309 </span>
<span id="t2z_6" class="t s2_6">9.70: KScratchn Registers (CP0 Register 31, Selects 2 to 7) </span><span id="t30_6" class="t s2_6">........................................................................ </span><span id="t31_6" class="t s2_6">311 </span>
<span id="t32_6" class="t s3_6">Appendix A: Alternative MMU Organizations </span><span id="t33_6" class="t s3_6">.................................................................................. </span><span id="t34_6" class="t s3_6">313 </span>
<span id="t35_6" class="t s2_6">A.1: Fixed Mapping MMU </span><span id="t36_6" class="t s2_6">............................................................................................................................... </span><span id="t37_6" class="t s2_6">313 </span>
<span id="t38_6" class="t s2_6">A.1.1: Fixed Address Translation </span><span id="t39_6" class="t s2_6">............................................................................................................. </span><span id="t3a_6" class="t s2_6">313 </span>
<span id="t3b_6" class="t s2_6">A.1.2: Cacheability Attributes </span><span id="t3c_6" class="t s2_6">................................................................................................................... </span><span id="t3d_6" class="t s2_6">316 </span>
<span id="t3e_6" class="t s2_6">A.1.3: Changes to the CP0 Register Interface </span><span id="t3f_6" class="t s2_6">......................................................................................... </span><span id="t3g_6" class="t s2_6">317 </span>
<span id="t3h_6" class="t s2_6">A.2: Block Address Translation </span><span id="t3i_6" class="t s2_6">...................................................................................................................... </span><span id="t3j_6" class="t s2_6">317 </span>
<span id="t3k_6" class="t s2_6">A.2.1: BAT Organization </span><span id="t3l_6" class="t s2_6">.......................................................................................................................... </span><span id="t3m_6" class="t s2_6">317 </span>
<span id="t3n_6" class="t s2_6">A.2.2: Address Translation </span><span id="t3o_6" class="t s2_6">....................................................................................................................... </span><span id="t3p_6" class="t s2_6">318 </span>
<span id="t3q_6" class="t s2_6">A.2.3: </span><span id="t3r_6" class="t s2_6">Changes to the CP0 Register Interface </span><span id="t3s_6" class="t s2_6">........................................................................................ </span><span id="t3t_6" class="t s2_6">319 </span>
<span id="t3u_6" class="t s2_6">A.3: Dual Variable-Page-Size and Fixed-Page-Size TLBs </span><span id="t3v_6" class="t s2_6">............................................................................. </span><span id="t3w_6" class="t s2_6">319 </span>
<span id="t3x_6" class="t s2_6">A.3.1: MMU Organization </span><span id="t3y_6" class="t s2_6">......................................................................................................................... </span><span id="t3z_6" class="t s2_6">319 </span>
<span id="t40_6" class="t s2_6">A.3.2: Programming Interface </span><span id="t41_6" class="t s2_6">.................................................................................................................. </span><span id="t42_6" class="t s2_6">321 </span>
<span id="t43_6" class="t s2_6">A.3.3: Changes to the TLB Instructions </span><span id="t44_6" class="t s2_6">................................................................................................... </span><span id="t45_6" class="t s2_6">322 </span>
<span id="t46_6" class="t s2_6">A.3.4: Changes to the COP0 Registers </span><span id="t47_6" class="t s2_6">................................................................................................... </span><span id="t48_6" class="t s2_6">323 </span>
<span id="t49_6" class="t s2_6">A.3.5: Software Compatibility </span><span id="t4a_6" class="t s2_6">................................................................................................................... </span><span id="t4b_6" class="t s2_6">324 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
