#ifndef __SOC_EFUSE_CHIP_LEVEL_FLAG_H__
#define __SOC_EFUSE_CHIP_LEVEL_FLAG_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define CHIP_LEVEL_EFUSE_FLAG_START 585
#define CHIP_LEVEL_EFUSE_FLAG_SIZE 10
#define CHIP_LEVEL_EFUSE_FLAG_FT_VERSION_START 595
#define CHIP_LEVEL_EFUSE_FLAG_FT_VERSION_SIZE 5
#define CHIP_LEVEL_EFUSE_FLAG_CPU_START 600
#define CHIP_LEVEL_EFUSE_FLAG_CPU_SIZE 13
#define CHIP_LEVEL_EFUSE_FLAG_GPU_START 613
#define CHIP_LEVEL_EFUSE_FLAG_GPU_SIZE 8
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_1_START 621
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_1_SIZE 4
#define CHIP_LEVEL_EFUSE_FLAG_NPU_START 625
#define CHIP_LEVEL_EFUSE_FLAG_NPU_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_MODEM_START 626
#define CHIP_LEVEL_EFUSE_FLAG_MODEM_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_VENC_START 627
#define CHIP_LEVEL_EFUSE_FLAG_VENC_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_ISP_START 628
#define CHIP_LEVEL_EFUSE_FLAG_ISP_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_DSS_START 629
#define CHIP_LEVEL_EFUSE_FLAG_DSS_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_IPP_START 630
#define CHIP_LEVEL_EFUSE_FLAG_IPP_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_VDEC_START 631
#define CHIP_LEVEL_EFUSE_FLAG_VDEC_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_SC_START 632
#define CHIP_LEVEL_EFUSE_FLAG_SC_SIZE 4
#define CHIP_LEVEL_EFUSE_FLAG_AUDIO_START 636
#define CHIP_LEVEL_EFUSE_FLAG_AUDIO_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_IOMCU_START 637
#define CHIP_LEVEL_EFUSE_FLAG_IOMCU_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_PICE_START 638
#define CHIP_LEVEL_EFUSE_FLAG_PICE_SIZE 4
#define CHIP_LEVEL_EFUSE_FLAG_USB3_0_START 642
#define CHIP_LEVEL_EFUSE_FLAG_USB3_0_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_MIPI_START 643
#define CHIP_LEVEL_EFUSE_FLAG_MIPI_SIZE 32
#define CHIP_LEVEL_EFUSE_FLAG_DDR_START 675
#define CHIP_LEVEL_EFUSE_FLAG_DDR_SIZE 4
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_2_START 679
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_2_SIZE 10
#define CHIP_LEVEL_EFUSE_FLAG_CPU_VOL_ADJUST_START 689
#define CHIP_LEVEL_EFUSE_FLAG_CPU_VOL_ADJUST_SIZE 3
#define CHIP_LEVEL_EFUSE_FLAG_GPU_VOL_ADJUST_START 692
#define CHIP_LEVEL_EFUSE_FLAG_GPU_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_PERI_VOL_ADJUST_START 693
#define CHIP_LEVEL_EFUSE_FLAG_PERI_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_NPU_VOL_ADJUST_START 694
#define CHIP_LEVEL_EFUSE_FLAG_NPU_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_MODEM_VOL_ADJUST_START 695
#define CHIP_LEVEL_EFUSE_FLAG_MODEM_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_BBP_VOL_ADJUST_START 696
#define CHIP_LEVEL_EFUSE_FLAG_BBP_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_AO_VOL_ADJUST_START 697
#define CHIP_LEVEL_EFUSE_FLAG_AO_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_PERI_FIX_VOL_ADJUST_START 698
#define CHIP_LEVEL_EFUSE_FLAG_PERI_FIX_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_DDR_VOL_ADJUST_START 699
#define CHIP_LEVEL_EFUSE_FLAG_DDR_VOL_ADJUST_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_3_START 700
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_3_SIZE 13
#define CHIP_LEVEL_EFUSE_FLAG_AVS_ADJUST_START 713
#define CHIP_LEVEL_EFUSE_FLAG_AVS_ADJUST_SIZE 2
#define CHIP_LEVEL_EFUSE_FLAG_AVS_ADJUST_MODEM_START 714
#define CHIP_LEVEL_EFUSE_FLAG_AVS_ADJUST_MODEM_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_LEVEL2_START 715
#define CHIP_LEVEL_EFUSE_FLAG_LEVEL2_SIZE 1
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_4_START 716
#define CHIP_LEVEL_EFUSE_FLAG_RESERVED_4_SIZE 2
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
