; SMT-LIBv2 description generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)
; yosys-smt2-module fsm_buggy_tb
(declare-sort |fsm_buggy_tb_s| 0)
(declare-fun |fsm_buggy_tb_is| (|fsm_buggy_tb_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |fsm_buggy_tb#0| (|fsm_buggy_tb_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110
; yosys-smt2-register $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110 1
(define-fun |fsm_buggy_tb_n $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#0| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |fsm_buggy_tb#1| (|fsm_buggy_tb_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116
; yosys-smt2-register $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116 1
(define-fun |fsm_buggy_tb_n $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#1| state)) #b1))
; yosys-smt2-anyinit fsm_buggy_tb#2 1 $auto$clk2fflogic.cc:108:sample_data$113
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_auto_clk2fflogic_cc_108_sample_data_113"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |fsm_buggy_tb#2| (|fsm_buggy_tb_s|) (_ BitVec 1)) ; \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_113
; yosys-smt2-wire $past$harness.sv:13$2$0 1
(define-fun |fsm_buggy_tb_n $past$harness.sv:13$2$0| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#2| state)) #b1))
; yosys-smt2-register _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_113 1
; yosys-smt2-wire _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_113 1
(define-fun |fsm_buggy_tb_n _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_113| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#2| state)) #b1))
; yosys-smt2-wire clk 1
(define-fun |fsm_buggy_tb_n clk| ((state |fsm_buggy_tb_s|)) Bool false)
; yosys-smt2-wire dut.clk 1
(define-fun |fsm_buggy_tb_n dut.clk| ((state |fsm_buggy_tb_s|)) Bool false)
; yosys-smt2-anyinit fsm_buggy_tb#3 1 $auto$clk2fflogic.cc:108:sample_data$51
; yosys-smt2-witness {"offset": 0, "path": ["\\dut", "\\out"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |fsm_buggy_tb#3| (|fsm_buggy_tb_s|) (_ BitVec 1)) ; \dut.out
; yosys-smt2-register dut.out 1
; yosys-smt2-wire dut.out 1
(define-fun |fsm_buggy_tb_n dut.out| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#3| state)) #b1))
; yosys-smt2-wire dut.rst 1
(define-fun |fsm_buggy_tb_n dut.rst| ((state |fsm_buggy_tb_s|)) Bool true)
; yosys-smt2-anyinit fsm_buggy_tb#4 2 $auto$clk2fflogic.cc:108:sample_data$61
; yosys-smt2-witness {"offset": 0, "path": ["\\dut", "\\state"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 2}
(declare-fun |fsm_buggy_tb#4| (|fsm_buggy_tb_s|) (_ BitVec 2)) ; \dut.state
; yosys-smt2-register dut.state 2
; yosys-smt2-wire dut.state 2
(define-fun |fsm_buggy_tb_n dut.state| ((state |fsm_buggy_tb_s|)) (_ BitVec 2) (|fsm_buggy_tb#4| state))
; yosys-smt2-wire out 1
(define-fun |fsm_buggy_tb_n out| ((state |fsm_buggy_tb_s|)) Bool (= ((_ extract 0 0) (|fsm_buggy_tb#3| state)) #b1))
; yosys-smt2-wire rst 1
(define-fun |fsm_buggy_tb_n rst| ((state |fsm_buggy_tb_s|)) Bool true)
; yosys-smt2-wire state 2
(define-fun |fsm_buggy_tb_n state| ((state |fsm_buggy_tb_s|)) (_ BitVec 2) (|fsm_buggy_tb#4| state))
(define-fun |fsm_buggy_tb#5| ((state |fsm_buggy_tb_s|)) Bool (|fsm_buggy_tb_is| state)) ; $initstate$1_wire
(define-fun |fsm_buggy_tb#6| ((state |fsm_buggy_tb_s|)) (_ BitVec 1) (ite (|fsm_buggy_tb#5| state) #b1 #b0)) ; $assume$harness.sv:10$4_EN
; yosys-smt2-assume 0 _witness_.assume_assume_harness_sv_10_4 harness.sv:10.33-10.44
(define-fun |fsm_buggy_tb_u 0| ((state |fsm_buggy_tb_s|)) Bool (or true (not (= ((_ extract 0 0) (|fsm_buggy_tb#6| state)) #b1)))) ; _witness_.assume_assume_harness_sv_10_4
; yosys-smt2-assume 1 _witness_.assume_assume_harness_sv_13_7 harness.sv:13.25-13.37
(define-fun |fsm_buggy_tb_u 1| ((state |fsm_buggy_tb_s|)) Bool (or (= ((_ extract 0 0) (|fsm_buggy_tb#1| state)) #b1) (not false))) ; _witness_.assume_assume_harness_sv_13_7
; yosys-smt2-cover 0 _witness_.cover_cover_harness_sv_17_11 harness.sv:17.13-17.30
(define-fun |fsm_buggy_tb_c 0| ((state |fsm_buggy_tb_s|)) Bool (and (= ((_ extract 0 0) (|fsm_buggy_tb#0| state)) #b1) false)) ; _witness_.cover_cover_harness_sv_17_11
(define-fun |fsm_buggy_tb#7| ((state |fsm_buggy_tb_s|)) Bool (= (|fsm_buggy_tb#4| state) #b10)) ; $eq$harness.sv:17$12_Y
(define-fun |fsm_buggy_tb_a| ((state |fsm_buggy_tb_s|)) Bool true)
(define-fun |fsm_buggy_tb_u| ((state |fsm_buggy_tb_s|)) Bool (and
  (|fsm_buggy_tb_u 0| state)
  (|fsm_buggy_tb_u 1| state)
))
(define-fun |fsm_buggy_tb_i| ((state |fsm_buggy_tb_s|)) Bool (and
  (= (= ((_ extract 0 0) (|fsm_buggy_tb#0| state)) #b1) true) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110
  (= (= ((_ extract 0 0) (|fsm_buggy_tb#1| state)) #b1) true) ; $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116
))
(define-fun |fsm_buggy_tb_h| ((state |fsm_buggy_tb_s|)) Bool true)
(define-fun |fsm_buggy_tb_t| ((state |fsm_buggy_tb_s|) (next_state |fsm_buggy_tb_s|)) Bool (and
  (= (|fsm_buggy_tb#4| state) (|fsm_buggy_tb#4| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$61 \dut.state
  (= (|fsm_buggy_tb#3| state) (|fsm_buggy_tb#3| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$51 \dut.out
  (= (|fsm_buggy_tb#2| state) (|fsm_buggy_tb#2| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$113 \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_113
  (= #b0 (|fsm_buggy_tb#1| next_state)) ; $auto$clk2fflogic.cc:92:sample_control_edge$117 $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$116
  (= (ite (|fsm_buggy_tb#7| state) #b1 #b0) (|fsm_buggy_tb#0| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$111 $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:17$12_Y#sampled$110
)) ; end of module fsm_buggy_tb
; yosys-smt2-topmod fsm_buggy_tb
; end of yosys output
