#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12ee041c0 .scope module, "full_sub_3bit_tb" "full_sub_3bit_tb" 2 1;
 .timescale 0 0;
v0x12ee175a0_0 .var "A", 2 0;
v0x12ee17630_0 .var "B", 2 0;
v0x12ee176c0_0 .var "BI", 0 0;
v0x12ee177b0_0 .net "BO", 0 0, L_0x12ee19e80;  1 drivers
v0x12ee17840_0 .net "Sub", 2 0, L_0x12ee19810;  1 drivers
S_0x12ee04340 .scope module, "DUT" "full_sub_3bit" 2 9, 3 10 0, S_0x12ee041c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "Sub";
    .port_info 1 /OUTPUT 1 "BO";
    .port_info 2 /INPUT 3 "A";
    .port_info 3 /INPUT 3 "B";
    .port_info 4 /INPUT 1 "BI";
L_0x12ee180b0 .functor OR 1, L_0x12ee181a0, L_0x12ee18280, C4<0>, C4<0>;
L_0x12ee18d00 .functor OR 1, L_0x12ee18db0, L_0x12ee18ef0, C4<0>, C4<0>;
L_0x12ee19e80 .functor OR 1, L_0x12ee19ef0, L_0x12ee19f90, C4<0>, C4<0>;
v0x12ee169a0_0 .net "A", 2 0, v0x12ee175a0_0;  1 drivers
v0x12ee16a60_0 .net "B", 2 0, v0x12ee17630_0;  1 drivers
v0x12ee16b00_0 .net "BI", 0 0, v0x12ee176c0_0;  1 drivers
v0x12ee16bd0_0 .net "BO", 0 0, L_0x12ee19e80;  alias, 1 drivers
v0x12ee16c60_0 .net "Sub", 2 0, L_0x12ee19810;  alias, 1 drivers
v0x12ee16d30_0 .net *"_ivl_14", 0 0, L_0x12ee180b0;  1 drivers
v0x12ee16de0_0 .net *"_ivl_17", 0 0, L_0x12ee181a0;  1 drivers
v0x12ee16e90_0 .net *"_ivl_19", 0 0, L_0x12ee18280;  1 drivers
v0x12ee16f40_0 .net *"_ivl_36", 0 0, L_0x12ee18d00;  1 drivers
v0x12ee17050_0 .net *"_ivl_40", 0 0, L_0x12ee18db0;  1 drivers
v0x12ee17100_0 .net *"_ivl_42", 0 0, L_0x12ee18ef0;  1 drivers
v0x12ee171b0_0 .net *"_ivl_63", 0 0, L_0x12ee19ef0;  1 drivers
v0x12ee17260_0 .net *"_ivl_65", 0 0, L_0x12ee19f90;  1 drivers
v0x12ee17310_0 .net "t", 5 0, L_0x12ee199b0;  1 drivers
v0x12ee173c0_0 .net "tbo", 1 0, L_0x12ee18c20;  1 drivers
v0x12ee17470_0 .net "td", 2 0, L_0x12ee19260;  1 drivers
L_0x12ee17bc0 .part v0x12ee175a0_0, 0, 1;
L_0x12ee17ca0 .part v0x12ee17630_0, 0, 1;
L_0x12ee18010 .part L_0x12ee19260, 0, 1;
L_0x12ee181a0 .part L_0x12ee199b0, 0, 1;
L_0x12ee18280 .part L_0x12ee199b0, 1, 1;
L_0x12ee18640 .part v0x12ee175a0_0, 1, 1;
L_0x12ee186e0 .part v0x12ee17630_0, 1, 1;
L_0x12ee18a50 .part L_0x12ee19260, 1, 1;
L_0x12ee18b30 .part L_0x12ee18c20, 0, 1;
L_0x12ee18c20 .concat8 [ 1 1 0 0], L_0x12ee180b0, L_0x12ee18d00;
L_0x12ee18db0 .part L_0x12ee199b0, 2, 1;
L_0x12ee18ef0 .part L_0x12ee199b0, 3, 1;
L_0x12ee19260 .concat8 [ 1 1 1 0], L_0x12ee17910, L_0x12ee183d0, L_0x12ee19050;
L_0x12ee19430 .part v0x12ee175a0_0, 2, 1;
L_0x12ee19550 .part v0x12ee17630_0, 2, 1;
L_0x12ee19810 .concat8 [ 1 1 1 0], L_0x12ee17d80, L_0x12ee187c0, L_0x12ee193c0;
LS_0x12ee199b0_0_0 .concat8 [ 1 1 1 1], L_0x12ee17ab0, L_0x12ee17ec0, L_0x12ee18530, L_0x12ee18940;
LS_0x12ee199b0_0_4 .concat8 [ 1 1 0 0], L_0x12ee19170, L_0x12ee19760;
L_0x12ee199b0 .concat8 [ 4 2 0 0], LS_0x12ee199b0_0_0, LS_0x12ee199b0_0_4;
L_0x12ee19ca0 .part L_0x12ee19260, 2, 1;
L_0x12ee19d40 .part L_0x12ee18c20, 1, 1;
L_0x12ee19ef0 .part L_0x12ee199b0, 4, 1;
L_0x12ee19f90 .part L_0x12ee199b0, 5, 1;
S_0x12ee045c0 .scope module, "h0" "half_sub" 3 22, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee17910 .functor XOR 1, L_0x12ee17bc0, L_0x12ee17ca0, C4<0>, C4<0>;
L_0x12ee179e0 .functor NOT 1, L_0x12ee17bc0, C4<0>, C4<0>, C4<0>;
L_0x12ee17ab0 .functor AND 1, L_0x12ee179e0, L_0x12ee17ca0, C4<1>, C4<1>;
v0x12ee047f0_0 .net "Bout", 0 0, L_0x12ee17ab0;  1 drivers
v0x12ee148a0_0 .net "Diff", 0 0, L_0x12ee17910;  1 drivers
v0x12ee14940_0 .net "X", 0 0, L_0x12ee17bc0;  1 drivers
v0x12ee149f0_0 .net "Y", 0 0, L_0x12ee17ca0;  1 drivers
v0x12ee14a90_0 .net *"_ivl_2", 0 0, L_0x12ee179e0;  1 drivers
S_0x12ee14bc0 .scope module, "h1" "half_sub" 3 23, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee17d80 .functor XOR 1, L_0x12ee18010, v0x12ee176c0_0, C4<0>, C4<0>;
L_0x12ee17df0 .functor NOT 1, L_0x12ee18010, C4<0>, C4<0>, C4<0>;
L_0x12ee17ec0 .functor AND 1, L_0x12ee17df0, v0x12ee176c0_0, C4<1>, C4<1>;
v0x12ee14df0_0 .net "Bout", 0 0, L_0x12ee17ec0;  1 drivers
v0x12ee14e90_0 .net "Diff", 0 0, L_0x12ee17d80;  1 drivers
v0x12ee14f30_0 .net "X", 0 0, L_0x12ee18010;  1 drivers
v0x12ee14fe0_0 .net "Y", 0 0, v0x12ee176c0_0;  alias, 1 drivers
v0x12ee15080_0 .net *"_ivl_2", 0 0, L_0x12ee17df0;  1 drivers
S_0x12ee151b0 .scope module, "h2" "half_sub" 3 25, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee183d0 .functor XOR 1, L_0x12ee18640, L_0x12ee186e0, C4<0>, C4<0>;
L_0x12ee18460 .functor NOT 1, L_0x12ee18640, C4<0>, C4<0>, C4<0>;
L_0x12ee18530 .functor AND 1, L_0x12ee18460, L_0x12ee186e0, C4<1>, C4<1>;
v0x12ee153f0_0 .net "Bout", 0 0, L_0x12ee18530;  1 drivers
v0x12ee15490_0 .net "Diff", 0 0, L_0x12ee183d0;  1 drivers
v0x12ee15530_0 .net "X", 0 0, L_0x12ee18640;  1 drivers
v0x12ee155e0_0 .net "Y", 0 0, L_0x12ee186e0;  1 drivers
v0x12ee15680_0 .net *"_ivl_2", 0 0, L_0x12ee18460;  1 drivers
S_0x12ee157b0 .scope module, "h3" "half_sub" 3 26, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee187c0 .functor XOR 1, L_0x12ee18a50, L_0x12ee18b30, C4<0>, C4<0>;
L_0x12ee18870 .functor NOT 1, L_0x12ee18a50, C4<0>, C4<0>, C4<0>;
L_0x12ee18940 .functor AND 1, L_0x12ee18870, L_0x12ee18b30, C4<1>, C4<1>;
v0x12ee159d0_0 .net "Bout", 0 0, L_0x12ee18940;  1 drivers
v0x12ee15a80_0 .net "Diff", 0 0, L_0x12ee187c0;  1 drivers
v0x12ee15b20_0 .net "X", 0 0, L_0x12ee18a50;  1 drivers
v0x12ee15bd0_0 .net "Y", 0 0, L_0x12ee18b30;  1 drivers
v0x12ee15c70_0 .net *"_ivl_2", 0 0, L_0x12ee18870;  1 drivers
S_0x12ee15da0 .scope module, "h4" "half_sub" 3 28, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee19050 .functor XOR 1, L_0x12ee19430, L_0x12ee19550, C4<0>, C4<0>;
L_0x12ee190c0 .functor NOT 1, L_0x12ee19430, C4<0>, C4<0>, C4<0>;
L_0x12ee19170 .functor AND 1, L_0x12ee190c0, L_0x12ee19550, C4<1>, C4<1>;
v0x12ee16000_0 .net "Bout", 0 0, L_0x12ee19170;  1 drivers
v0x12ee16090_0 .net "Diff", 0 0, L_0x12ee19050;  1 drivers
v0x12ee16130_0 .net "X", 0 0, L_0x12ee19430;  1 drivers
v0x12ee161e0_0 .net "Y", 0 0, L_0x12ee19550;  1 drivers
v0x12ee16280_0 .net *"_ivl_2", 0 0, L_0x12ee190c0;  1 drivers
S_0x12ee163b0 .scope module, "h5" "half_sub" 3 29, 3 1 0, S_0x12ee04340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Diff";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "X";
    .port_info 3 /INPUT 1 "Y";
L_0x12ee193c0 .functor XOR 1, L_0x12ee19ca0, L_0x12ee19d40, C4<0>, C4<0>;
L_0x12ee196f0 .functor NOT 1, L_0x12ee19ca0, C4<0>, C4<0>, C4<0>;
L_0x12ee19760 .functor AND 1, L_0x12ee196f0, L_0x12ee19d40, C4<1>, C4<1>;
v0x12ee165d0_0 .net "Bout", 0 0, L_0x12ee19760;  1 drivers
v0x12ee16680_0 .net "Diff", 0 0, L_0x12ee193c0;  1 drivers
v0x12ee16720_0 .net "X", 0 0, L_0x12ee19ca0;  1 drivers
v0x12ee167d0_0 .net "Y", 0 0, L_0x12ee19d40;  1 drivers
v0x12ee16870_0 .net *"_ivl_2", 0 0, L_0x12ee196f0;  1 drivers
    .scope S_0x12ee041c0;
T_0 ;
    %vpi_call 2 19 "$dumpfile", "sub.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ee041c0 {0 0 0};
    %vpi_call 2 21 "$monitor", "Time=%0t: A=%b, B=%b, BI=%b, Sub=%b, BO=%b", $time, v0x12ee175a0_0, v0x12ee17630_0, v0x12ee176c0_0, v0x12ee17840_0, v0x12ee177b0_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ee175a0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12ee17630_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee176c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12ee175a0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12ee17630_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee176c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x12ee175a0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12ee17630_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee176c0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_sub_3bit_tb.v";
    "full_sub_3bit.v";
