$date
	Sun Aug 27 22:03:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Encoder16_4_tb $end
$var wire 1 ! z $end
$var wire 4 " y [3:0] $end
$var reg 16 # w [15:0] $end
$scope module q $end
$var wire 16 $ w [15:0] $end
$var reg 4 % y [3:0] $end
$var reg 1 ! z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 &
b1 %
b11 $
b11 #
b1 "
1!
$end
#20
b10000 &
b1111 "
b1111 %
b1010000000000000 #
b1010000000000000 $
#40
b10000 &
b10 "
b10 %
b100 #
b100 $
#60
b10000 &
b1101 "
b1101 %
b10000000000000 #
b10000000000000 $
#80
