Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxA.vhd" in Library work.
Architecture behavioral of Entity alumuxa is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxB.vhd" in Library work.
Architecture behavioral of Entity alumuxb is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ExeMemRegisters.vhd" in Library work.
Architecture behavioral of Entity exememregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Forwarding_unit.vhd" in Library work.
Architecture behavioral of Entity forwarding_unit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/HazardDetectionUnit.vhd" in Library work.
Architecture behavioral of Entity hazarddetectionunit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/IdExeRegisters.vhd" in Library work.
Architecture behavioral of Entity idexeregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/IfIdRegisters.vhd" in Library work.
Architecture behavioral of Entity ifidregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MFPCMux.vhd" in Library work.
Architecture behavioral of Entity mfpcmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWbRegisters.vhd" in Library work.
Architecture behavioral of Entity memwbregisters is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWriteDataMux.vhd" in Library work.
Architecture behavioral of Entity memwritedatamux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCBrancherAdder.vhd" in Library work.
Architecture behavioral of Entity pcbrancheradder is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCIncrementer.vhd" in Library work.
Architecture behavioral of Entity pcincrementer is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCMux.vhd" in Library work.
Architecture behavioral of Entity pcmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/PCRegister.vhd" in Library work.
Architecture behavioral of Entity pcregister is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/StructConflictUnit.vhd" in Library work.
Architecture behavioral of Entity structconflictunit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Memory_unit.vhd" in Library work.
Entity <memory_unit> compiled.
Entity <memory_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadDstMUX.vhd" in Library work.
Architecture behavioral of Entity readdstmux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/Register.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/imme_unit.vhd" in Library work.
Architecture behavioral of Entity imme_unit is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg1MUX.vhd" in Library work.
Architecture behavioral of Entity readreg1mux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg2MUX.vhd" in Library work.
Architecture behavioral of Entity readreg2mux is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/clock.vhd" in Library work.
Architecture behavioral of Entity clock is up to date.
Compiling vhdl file "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUMuxA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUMuxB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExeMemRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Forwarding_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <HazardDetectionUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IdExeRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IfIdRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MFPCMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemWbRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemWriteDataMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCBrancherAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCIncrementer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCRegister> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <StructConflictUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memory_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadDstMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <imme_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadReg1MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadReg2MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <ALUMuxA> in library <work> (Architecture <behavioral>).
Entity <ALUMuxA> analyzed. Unit <ALUMuxA> generated.

Analyzing Entity <ALUMuxB> in library <work> (Architecture <behavioral>).
Entity <ALUMuxB> analyzed. Unit <ALUMuxB> generated.

Analyzing Entity <ExeMemRegisters> in library <work> (Architecture <behavioral>).
Entity <ExeMemRegisters> analyzed. Unit <ExeMemRegisters> generated.

Analyzing Entity <Forwarding_unit> in library <work> (Architecture <behavioral>).
Entity <Forwarding_unit> analyzed. Unit <Forwarding_unit> generated.

Analyzing Entity <HazardDetectionUnit> in library <work> (Architecture <behavioral>).
Entity <HazardDetectionUnit> analyzed. Unit <HazardDetectionUnit> generated.

Analyzing Entity <IdExeRegisters> in library <work> (Architecture <behavioral>).
Entity <IdExeRegisters> analyzed. Unit <IdExeRegisters> generated.

Analyzing Entity <IfIdRegisters> in library <work> (Architecture <behavioral>).
Entity <IfIdRegisters> analyzed. Unit <IfIdRegisters> generated.

Analyzing Entity <MFPCMux> in library <work> (Architecture <behavioral>).
Entity <MFPCMux> analyzed. Unit <MFPCMux> generated.

Analyzing Entity <MemWbRegisters> in library <work> (Architecture <behavioral>).
Entity <MemWbRegisters> analyzed. Unit <MemWbRegisters> generated.

Analyzing Entity <MemWriteDataMux> in library <work> (Architecture <behavioral>).
Entity <MemWriteDataMux> analyzed. Unit <MemWriteDataMux> generated.

Analyzing Entity <PCBrancherAdder> in library <work> (Architecture <behavioral>).
Entity <PCBrancherAdder> analyzed. Unit <PCBrancherAdder> generated.

Analyzing Entity <PCIncrementer> in library <work> (Architecture <behavioral>).
Entity <PCIncrementer> analyzed. Unit <PCIncrementer> generated.

Analyzing Entity <PCMux> in library <work> (Architecture <behavioral>).
Entity <PCMux> analyzed. Unit <PCMux> generated.

Analyzing Entity <PCRegister> in library <work> (Architecture <behavioral>).
Entity <PCRegister> analyzed. Unit <PCRegister> generated.

Analyzing Entity <StructConflictUnit> in library <work> (Architecture <behavioral>).
Entity <StructConflictUnit> analyzed. Unit <StructConflictUnit> generated.

Analyzing Entity <Memory_unit> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <ram1_addr> in unit <Memory_unit> has a constant value of 000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram2_addr<17>> in unit <Memory_unit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram2_addr<16>> in unit <Memory_unit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_en> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_oe> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_we> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram2_en> in unit <Memory_unit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<15>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<14>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<13>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<12>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<11>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<10>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<9>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_data<8>> in unit <Memory_unit> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_byte> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_vpen> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_rp> in unit <Memory_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_ce> in unit <Memory_unit> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Memory_unit> analyzed. Unit <Memory_unit> generated.

Analyzing Entity <ReadDstMUX> in library <work> (Architecture <behavioral>).
Entity <ReadDstMUX> analyzed. Unit <ReadDstMUX> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <imme_unit> in library <work> (Architecture <behavioral>).
Entity <imme_unit> analyzed. Unit <imme_unit> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ReadReg1MUX> in library <work> (Architecture <behavioral>).
Entity <ReadReg1MUX> analyzed. Unit <ReadReg1MUX> generated.

Analyzing Entity <ReadReg2MUX> in library <work> (Architecture <behavioral>).
Entity <ReadReg2MUX> analyzed. Unit <ReadReg2MUX> generated.

Analyzing Entity <clock> in library <work> (Architecture <behavioral>).
Entity <clock> analyzed. Unit <clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <Memory_unit> is removed.

Synthesizing Unit <ALUMuxA>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxA.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <ALUSrcA>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <ALUMuxA> synthesized.


Synthesizing Unit <ALUMuxB>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ALUMuxB.vhd".
Unit <ALUMuxB> synthesized.


Synthesizing Unit <ExeMemRegisters>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ExeMemRegisters.vhd".
    Found 1-bit register for signal <ExeMemRegWrite>.
    Found 1-bit register for signal <ExeMemMemWrite>.
    Found 16-bit register for signal <MemWriteDataOut>.
    Found 1-bit register for signal <ExeMemMemRead>.
    Found 1-bit register for signal <ExeMemWBSrc>.
    Found 4-bit register for signal <ExeMemWriteReg>.
    Found 16-bit register for signal <ALUResultOut>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <ExeMemRegisters> synthesized.


Synthesizing Unit <Forwarding_unit>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/Forwarding_unit.vhd".
    Found 4-bit comparator equal for signal <ForwardA$cmp_eq0000> created at line 54.
    Found 4-bit comparator equal for signal <ForwardA$cmp_eq0001> created at line 55.
    Found 4-bit comparator equal for signal <ForwardSW$cmp_eq0000> created at line 71.
    Found 4-bit comparator equal for signal <ForwardSW$cmp_eq0001> created at line 63.
    Summary:
	inferred   4 Comparator(s).
Unit <Forwarding_unit> synthesized.


Synthesizing Unit <HazardDetectionUnit>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/HazardDetectionUnit.vhd".
    Found 4-bit comparator equal for signal <PCKeep$cmp_eq0000> created at line 51.
    Found 4-bit comparator equal for signal <PCKeep$cmp_eq0001> created at line 51.
    Summary:
	inferred   2 Comparator(s).
Unit <HazardDetectionUnit> synthesized.


Synthesizing Unit <IdExeRegisters>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/IdExeRegisters.vhd".
    Found 1-bit register for signal <MemWriteOut>.
    Found 4-bit register for signal <ReadReg1Out>.
    Found 4-bit register for signal <ALUOpOut>.
    Found 16-bit register for signal <ReadData1Out>.
    Found 4-bit register for signal <WriteRegOut>.
    Found 1-bit register for signal <isJumpOut>.
    Found 16-bit register for signal <ImmeOut>.
    Found 4-bit register for signal <ReadReg2Out>.
    Found 1-bit register for signal <RegWriteOut>.
    Found 1-bit register for signal <isMFPCOut>.
    Found 1-bit register for signal <MemReadOut>.
    Found 16-bit register for signal <ReadData2Out>.
    Found 1-bit register for signal <ALUSrcBIsImmeOut>.
    Found 1-bit register for signal <WBSrcOut>.
    Found 16-bit register for signal <PCPlusOneOut>.
    Summary:
	inferred  83 D-type flip-flop(s).
Unit <IdExeRegisters> synthesized.


Synthesizing Unit <IfIdRegisters>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/IfIdRegisters.vhd".
    Found 11-bit register for signal <command10to0>.
    Found 3-bit register for signal <command10to8>.
    Found 3-bit register for signal <command7to5>.
    Found 3-bit register for signal <command4to2>.
    Found 16-bit register for signal <CommandOut>.
    Found 16-bit register for signal <PCPlusOneOut>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <IfIdRegisters> synthesized.


Synthesizing Unit <MFPCMux>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/MFPCMux.vhd".
Unit <MFPCMux> synthesized.


Synthesizing Unit <MemWbRegisters>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWbRegisters.vhd".
    Found 16-bit register for signal <WriteData>.
    Found 1-bit register for signal <MemWbRegWrite>.
    Found 4-bit register for signal <MemWbWriteReg>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <MemWbRegisters> synthesized.


Synthesizing Unit <MemWriteDataMux>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/MemWriteDataMux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <WriteData>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MemWriteDataMux> synthesized.


Synthesizing Unit <PCBrancherAdder>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/PCBrancherAdder.vhd".
    Found 16-bit adder for signal <PCAfterBranch>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCBrancherAdder> synthesized.


Synthesizing Unit <PCIncrementer>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/PCIncrementer.vhd".
    Found 16-bit adder for signal <PCPlusOne>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCIncrementer> synthesized.


Synthesizing Unit <PCMux>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/PCMux.vhd".
    Found 16-bit subtractor for signal <selectedPC$addsub0000> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCMux> synthesized.


Synthesizing Unit <PCRegister>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/PCRegister.vhd".
    Found 16-bit register for signal <nextPC>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PCRegister> synthesized.


Synthesizing Unit <StructConflictUnit>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/StructConflictUnit.vhd".
    Found 16-bit comparator greatequal for signal <IfIdFlush_StructConflict$cmp_ge0000> created at line 48.
    Found 16-bit comparator lessequal for signal <IfIdFlush_StructConflict$cmp_le0000> created at line 48.
    Summary:
	inferred   2 Comparator(s).
Unit <StructConflictUnit> synthesized.


Synthesizing Unit <Memory_unit>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/Memory_unit.vhd".
WARNING:Xst:2563 - Inout <ram1_data<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ram1_data<9>> is never assigned. Tied to value Z.
    Found finite state machine <FSM_0> for signal <flashstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flashstate$and0000        (positive)           |
    | Power Up State     | read0                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flash_finished            (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <flash_data>.
    Found 1-bit register for signal <flash_we>.
    Found 23-bit register for signal <flash_addr>.
    Found 16-bit register for signal <insOut>.
    Found 1-bit register for signal <ram2_oe>.
    Found 16-bit tristate buffer for signal <ram2_data>.
    Found 16-bit register for signal <dataOut>.
    Found 16-bit register for signal <ram2_addr<15:0>>.
    Found 1-bit register for signal <ram2_we>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <wrn>.
    Found 1-bit register for signal <flash_oe>.
    Found 1-bit tristate buffer for signal <ram1_data<15>>.
    Found 1-bit tristate buffer for signal <ram1_data<14>>.
    Found 1-bit tristate buffer for signal <ram1_data<13>>.
    Found 1-bit tristate buffer for signal <ram1_data<12>>.
    Found 1-bit tristate buffer for signal <ram1_data<11>>.
    Found 1-bit tristate buffer for signal <ram1_data<10>>.
    Found 1-bit tristate buffer for signal <ram1_data<9>>.
    Found 1-bit tristate buffer for signal <ram1_data<8>>.
    Found 1-bit tristate buffer for signal <ram1_data<7>>.
    Found 1-bit tristate buffer for signal <ram1_data<6>>.
    Found 1-bit tristate buffer for signal <ram1_data<5>>.
    Found 1-bit tristate buffer for signal <ram1_data<4>>.
    Found 1-bit tristate buffer for signal <ram1_data<3>>.
    Found 1-bit tristate buffer for signal <ram1_data<2>>.
    Found 1-bit tristate buffer for signal <ram1_data<1>>.
    Found 1-bit tristate buffer for signal <ram1_data<0>>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 279.
    Found 16-bit up counter for signal <current_addr>.
    Found 1-bit register for signal <flash_finished>.
    Found 16-bit comparator lessequal for signal <flash_finished$cmp_le0000> created at line 275.
    Found 16-bit register for signal <Mtridata_flash_data> created at line 243.
    Found 1-bit register for signal <Mtridata_ram1_data<0>>.
    Found 1-bit register for signal <Mtridata_ram1_data<1>>.
    Found 1-bit register for signal <Mtridata_ram1_data<2>>.
    Found 1-bit register for signal <Mtridata_ram1_data<3>>.
    Found 1-bit register for signal <Mtridata_ram1_data<4>>.
    Found 1-bit register for signal <Mtridata_ram1_data<5>>.
    Found 1-bit register for signal <Mtridata_ram1_data<6>>.
    Found 1-bit register for signal <Mtridata_ram1_data<7>>.
    Found 16-bit register for signal <Mtridata_ram2_data> created at line 151.
    Found 1-bit register for signal <Mtrien_flash_data> created at line 243.
    Found 1-bit register for signal <Mtrien_ram1_data<0>>.
    Found 1-bit register for signal <Mtrien_ram1_data<1>>.
    Found 1-bit register for signal <Mtrien_ram1_data<2>>.
    Found 1-bit register for signal <Mtrien_ram1_data<3>>.
    Found 1-bit register for signal <Mtrien_ram1_data<4>>.
    Found 1-bit register for signal <Mtrien_ram1_data<5>>.
    Found 1-bit register for signal <Mtrien_ram1_data<6>>.
    Found 1-bit register for signal <Mtrien_ram1_data<7>>.
    Found 1-bit register for signal <Mtrien_ram2_data> created at line 151.
    Found 1-bit register for signal <rflag>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  48 Tristate(s).
Unit <Memory_unit> synthesized.


Synthesizing Unit <ReadDstMUX>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadDstMUX.vhd".
Unit <ReadDstMUX> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/controller.vhd".
Unit <Controller> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/Register.vhd".
    Found 16-bit register for signal <IH>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <SP>.
    Found 16-bit register for signal <T>.
    Summary:
	inferred 176 D-type flip-flop(s).
Unit <Registers> synthesized.


Synthesizing Unit <imme_unit>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/imme_unit.vhd".
Unit <imme_unit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ALU.vhd".
    Found 16-bit addsub for signal <result$addsub0000>.
    Found 16-bit comparator equal for signal <result$cmp_eq0011> created at line 99.
    Found 16-bit comparator less for signal <result$cmp_lt0000> created at line 92.
    Found 16-bit shifter logical left for signal <result$shift0006> created at line 78.
    Found 16-bit shifter logical right for signal <result$shift0007> created at line 82.
    Found 16-bit shifter arithmetic right for signal <result$shift0008> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ReadReg1MUX>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg1MUX.vhd".
Unit <ReadReg1MUX> synthesized.


Synthesizing Unit <ReadReg2MUX>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/ReadReg2MUX.vhd".
Unit <ReadReg2MUX> synthesized.


Synthesizing Unit <clock>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/clock.vhd".
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clock> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Users/thinkpad/Desktop/5days/the_cpu/cpu.vhd".
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 107
 1-bit register                                        : 72
 11-bit register                                       : 1
 16-bit register                                       : 24
 23-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 6
# Comparators                                          : 12
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 2
 32-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 6
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u16/state/FSM> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u16/flashstate/FSM> on signal <flashstate[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 read0 | 000001
 read1 | 000010
 read2 | 000100
 read3 | 001000
 read4 | 010000
 read5 | 100000
-------------------
INFO:Xst:2261 - The FF/Latch <CommandOut_10> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_2> <command10to0_10> 
INFO:Xst:2261 - The FF/Latch <CommandOut_9> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_1> <command10to0_9> 
INFO:Xst:2261 - The FF/Latch <CommandOut_8> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_0> <command10to0_8> 
INFO:Xst:2261 - The FF/Latch <command7to5_2> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_7> <command10to0_7> 
INFO:Xst:2261 - The FF/Latch <command7to5_1> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_6> <command10to0_6> 
INFO:Xst:2261 - The FF/Latch <command7to5_0> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_5> <command10to0_5> 
INFO:Xst:2261 - The FF/Latch <CommandOut_4> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_2> <command10to0_4> 
INFO:Xst:2261 - The FF/Latch <CommandOut_3> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_1> <command10to0_3> 
INFO:Xst:2261 - The FF/Latch <CommandOut_2> in Unit <u7> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_0> <command10to0_2> 
INFO:Xst:2261 - The FF/Latch <CommandOut_1> in Unit <u7> is equivalent to the following FF/Latch, which will be removed : <command10to0_1> 
INFO:Xst:2261 - The FF/Latch <CommandOut_0> in Unit <u7> is equivalent to the following FF/Latch, which will be removed : <command10to0_0> 
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_8> in Unit <u16> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_9> <Mtridata_flash_data_10> <Mtridata_flash_data_11> <Mtridata_flash_data_12> <Mtridata_flash_data_13> <Mtridata_flash_data_14> <Mtridata_flash_data_15> 
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<9> Mtridata_flash_data<9> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<10> Mtridata_flash_data<10> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<11> Mtridata_flash_data<11> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<12> Mtridata_flash_data<12> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<13> Mtridata_flash_data<13> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<14> Mtridata_flash_data<14> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<15> Mtridata_flash_data<15> signal will be lost.
INFO:Xst:2261 - The FF/Latch <flash_addr_0> in Unit <u16> is equivalent to the following 6 FFs/Latches, which will be removed : <flash_addr_17> <flash_addr_18> <flash_addr_19> <flash_addr_20> <flash_addr_21> <flash_addr_22> 
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_0> in Unit <u16> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_1> <Mtridata_flash_data_2> <Mtridata_flash_data_3> <Mtridata_flash_data_4> <Mtridata_flash_data_5> <Mtridata_flash_data_6> <Mtridata_flash_data_7> 
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit u16 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch flash_finished hinder the constant cleaning in the block u16.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <u16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_8> (without init value) has a constant value of 0 in block <u16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flash_addr_0> (without init value) has a constant value of 0 in block <u16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <flash_addr<22:17>> (without init value) have a constant value of 0 in block <Memory_unit>.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_flash_data<15:8>> (without init value) have a constant value of 0 in block <Memory_unit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 509
 Flip-Flops                                            : 509
# Comparators                                          : 12
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 2
 32-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 6
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch flash_finished hinder the constant cleaning in the block Memory_unit.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_1> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_2> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_3> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_4> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_5> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_6> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_7> (without init value) has a constant value of 1 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_addr_0> (without init value) has a constant value of 0 in block <Memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit Memory_unit Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <CommandOut_10> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_2> <command10to0_10> 
INFO:Xst:2261 - The FF/Latch <CommandOut_9> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_1> <command10to0_9> 
INFO:Xst:2261 - The FF/Latch <CommandOut_8> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command10to8_0> <command10to0_8> 
INFO:Xst:2261 - The FF/Latch <command7to5_2> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_7> <command10to0_7> 
INFO:Xst:2261 - The FF/Latch <command7to5_1> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_6> <command10to0_6> 
INFO:Xst:2261 - The FF/Latch <command7to5_0> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <CommandOut_5> <command10to0_5> 
INFO:Xst:2261 - The FF/Latch <CommandOut_4> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_2> <command10to0_4> 
INFO:Xst:2261 - The FF/Latch <CommandOut_3> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_1> <command10to0_3> 
INFO:Xst:2261 - The FF/Latch <CommandOut_2> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <command4to2_0> <command10to0_2> 
INFO:Xst:2261 - The FF/Latch <CommandOut_1> in Unit <IfIdRegisters> is equivalent to the following FF/Latch, which will be removed : <command10to0_1> 
INFO:Xst:2261 - The FF/Latch <CommandOut_0> in Unit <IfIdRegisters> is equivalent to the following FF/Latch, which will be removed : <command10to0_0> 
INFO:Xst:2261 - The FF/Latch <ImmeOut_10> in Unit <IdExeRegisters> is equivalent to the following 5 FFs/Latches, which will be removed : <ImmeOut_11> <ImmeOut_12> <ImmeOut_13> <ImmeOut_14> <ImmeOut_15> 
INFO:Xst:2261 - The FF/Latch <WBSrcOut> in Unit <IdExeRegisters> is equivalent to the following FF/Latch, which will be removed : <MemReadOut> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: result_shift0005<15>.

Optimizing unit <cpu> ...

Optimizing unit <IfIdRegisters> ...

Optimizing unit <PCMux> ...

Optimizing unit <PCRegister> ...

Optimizing unit <Registers> ...

Optimizing unit <ALU> ...

Optimizing unit <clock> ...
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk1> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk2> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk2> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk1> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk2> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <clock> is equivalent to the following FF/Latch, which will be removed : <clk1> 

Optimizing unit <ExeMemRegisters> ...

Optimizing unit <IdExeRegisters> ...

Optimizing unit <MemWbRegisters> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u3/ExeMemMemRead> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <u3/ExeMemWBSrc> 
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 530
 Flip-Flops                                            : 530

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 169

Cell Usage :
# BELS                             : 1827
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 67
#      LUT2                        : 113
#      LUT2_D                      : 3
#      LUT2_L                      : 4
#      LUT3                        : 237
#      LUT3_D                      : 35
#      LUT3_L                      : 13
#      LUT4                        : 749
#      LUT4_D                      : 66
#      LUT4_L                      : 114
#      MUXCY                       : 156
#      MUXF5                       : 134
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 530
#      FDC                         : 2
#      FDCE                        : 383
#      FDE                         : 107
#      FDPE                        : 38
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 169
#      IBUF                        : 7
#      IOBUF                       : 40
#      OBUF                        : 114
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      751  out of   8672     8%  
 Number of Slice Flip Flops:            530  out of  17344     3%  
 Number of 4 input LUTs:               1424  out of  17344     8%  
 Number of IOs:                         169
 Number of bonded IOBs:                 169  out of    250    67%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk1(clk_in1:O)                    | BUFG(*)(u16/flashstate_FSM_FFd1)| 165   |
u24/count_01                       | BUFG                            | 189   |
u24/count_11                       | BUFG                            | 176   |
-----------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
u14/rst_inv(u9/MemWbWriteReg_Acst_inv1_INV_0:O)| NONE(u14/nextPC_0)     | 423   |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.903ns (Maximum Frequency: 59.163MHz)
   Minimum input arrival time before clock: 13.525ns
   Maximum output required time after clock: 4.897ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 8.000ns (frequency: 124.999MHz)
  Total number of paths / destination ports: 6890 / 295
-------------------------------------------------------------------------
Delay:               8.000ns (Levels of Logic = 11)
  Source:            u16/cnt_8 (FF)
  Destination:       u16/Mtrien_flash_data (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: u16/cnt_8 to u16/Mtrien_flash_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  u16/cnt_8 (u16/cnt_8)
     LUT4:I0->O            1   0.704   0.000  u16/cnt_cmp_eq0000_wg_lut<0> (u16/cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  u16/cnt_cmp_eq0000_wg_cy<0> (u16/cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<1> (u16/cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<2> (u16/cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<3> (u16/cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<4> (u16/cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<5> (u16/cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  u16/cnt_cmp_eq0000_wg_cy<6> (u16/cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          41   0.459   1.344  u16/cnt_cmp_eq0000_wg_cy<7> (u16/cnt_cmp_eq0000)
     LUT3:I1->O            9   0.704   0.995  u16/Mtridata_flash_data_and000011 (u16/flashstate_and0000)
     LUT3:I0->O            1   0.704   0.420  u16/Mtridata_flash_data_and00001 (u16/Mtridata_flash_data_and0000)
     FDE:CE                    0.555          u16/Mtrien_flash_data
    ----------------------------------------
    Total                      8.000ns (4.535ns logic, 3.465ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u24/count_01'
  Clock period: 16.903ns (frequency: 59.163MHz)
  Total number of paths / destination ports: 2425280 / 237
-------------------------------------------------------------------------
Delay:               16.903ns (Levels of Logic = 11)
  Source:            u9/MemWbWriteReg_2 (FF)
  Destination:       u14/nextPC_11 (FF)
  Source Clock:      u24/count_01 rising
  Destination Clock: u24/count_01 rising

  Data Path: u9/MemWbWriteReg_2 to u14/nextPC_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            12   0.591   0.965  u9/MemWbWriteReg_2 (u9/MemWbWriteReg_2)
     LUT4_D:I3->O         16   0.704   1.069  u4/ForwardSW_cmp_eq0001453 (u4/ForwardSW_cmp_eq0001453)
     LUT4:I2->O            1   0.704   0.424  u2/ALUSrcB<15>16_SW0 (N487)
     LUT4:I3->O            8   0.704   0.792  u2/ALUSrcB<15>39 (ALUSrcBOut<15>)
     LUT4:I2->O            1   0.704   0.000  u21/result_or000314_F (N1442)
     MUXF5:I0->O           6   0.321   0.704  u21/result_or000314 (u21/result_or000314)
     LUT3_D:I2->O         10   0.704   0.886  u21/result_or000323 (u21/result_or0003)
     LUT4:I3->O           23   0.704   1.206  u21/result<0>35 (u21/N14)
     LUT4:I3->O            2   0.704   0.526  u21/result<14>78 (u21/result<14>78)
     LUT4:I1->O            8   0.704   0.761  u21/result<14>170 (ALUresultOut<14>)
     LUT4:I3->O           71   0.704   1.310  u15/IfIdFlush_StructConflict_and00001 (IdExeFlush_StructConflictOut)
     LUT3:I2->O            1   0.704   0.000  u6/PCPlusOneOut_mux0001<9>1 (u6/PCPlusOneOut_mux0001<9>)
     FDCE:D                    0.308          u6/PCPlusOneOut_6
    ----------------------------------------
    Total                     16.903ns (8.260ns logic, 8.643ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 760 / 171
-------------------------------------------------------------------------
Offset:              13.430ns (Levels of Logic = 9)
  Source:            rst (PAD)
  Destination:       u16/ram2_addr_9 (FF)
  Destination Clock: clk1 rising

  Data Path: rst to u16/ram2_addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.218   1.437  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.704   0.455  u18/controller<14>_SW0 (N199)
     LUT4:I2->O           23   0.704   1.206  u18/controller<14> (controllerOut<14>)
     LUT4:I3->O            1   0.704   0.424  u23/ReadReg2Out<2>1_1 (u23/ReadReg2Out<2>1)
     LUT4:I3->O            2   0.704   0.451  u5/PCKeep_and000093 (u5/PCKeep_and000093)
     LUT4_D:I3->O          1   0.704   0.455  u5/PCKeep_and000055_SW1 (N625)
     LUT4:I2->O           42   0.704   1.344  u5/PCKeep_and0000149 (IdExeFlush_LWOut)
     LUT4:I1->O            1   0.704   0.499  u16/ram2_addr_9_mux000128 (u16/ram2_addr_9_mux000128)
     LUT4:I1->O            1   0.704   0.000  u16/ram2_addr_9_mux000130 (u16/ram2_addr_9_mux0001)
     FDCE:D                    0.308          u16/ram2_addr_9
    ----------------------------------------
    Total                     13.430ns (7.158ns logic, 6.272ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u24/count_01'
  Total number of paths / destination ports: 7709 / 129
-------------------------------------------------------------------------
Offset:              13.525ns (Levels of Logic = 9)
  Source:            rst (PAD)
  Destination:       u6/WriteRegOut_0 (FF)
  Destination Clock: u24/count_01 rising

  Data Path: rst to u6/WriteRegOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.218   1.437  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.704   0.455  u18/controller<14>_SW0 (N199)
     LUT4:I2->O           23   0.704   1.206  u18/controller<14> (controllerOut<14>)
     LUT4:I3->O            1   0.704   0.424  u23/ReadReg2Out<2>1_1 (u23/ReadReg2Out<2>1)
     LUT4:I3->O            2   0.704   0.482  u5/PCKeep_and000093 (u5/PCKeep_and000093)
     LUT3_D:I2->O          1   0.704   0.424  u5/PCKeep_and000055_SW0 (N624)
     LUT4:I3->O            4   0.704   0.666  u5/PCKeep_and0000149_1 (u5/PCKeep_and0000149)
     LUT4_D:I1->O         54   0.704   1.273  u6/isJumpOut_or00001 (u6/isJumpOut_or0000)
     LUT4:I3->O            1   0.704   0.000  u6/WriteRegOut_mux0001<1> (u6/WriteRegOut_mux0001<1>)
     FDPE:D                    0.308          u6/WriteRegOut_2
    ----------------------------------------
    Total                     13.525ns (7.158ns logic, 6.367ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 102 / 78
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            u16/Mtrien_flash_data (FF)
  Destination:       flashData<15> (PAD)
  Source Clock:      clk1 rising

  Data Path: u16/Mtrien_flash_data to flashData<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  u16/Mtrien_flash_data (u16/Mtrien_flash_data)
     IOBUF:T->IO               3.272          flashData_15_IOBUF (flashData<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 108.00 secs
Total CPU time to Xst completion: 107.66 secs
 
--> 

Total memory usage is 342880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   62 (   0 filtered)

