#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a67f3b04e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a67f1c4c40 .scope module, "digit_identifier_tb" "digit_identifier_tb" 3 17;
 .timescale -9 -12;
P_000002a67f4200b0 .param/str "EXPECTED_MEM_PATH" 1 3 20, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000002a67f4200e8 .param/str "METRICS_LOG_PATH" 1 3 22, "src/DigitIdentificationTest/digit_identifier_metrics.log";
P_000002a67f420120 .param/str "OUTPUT_MEM_PATH" 1 3 21, "src/DigitIdentificationTest/digit_identifier_generated.mem";
P_000002a67f420158 .param/l "PIXEL_COUNT" 1 3 18, +C4<00000000000000000000001100010000>;
P_000002a67f420190 .param/str "SAMPLE_MEM_PATH" 1 3 19, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000002a67f55fba0_0 .net "busy", 0 0, v000002a67f556660_0;  1 drivers
v000002a67f55f560 .array "captured_pixels", 783 0, 15 0;
v000002a67f55f060_0 .var "clk", 0 0;
v000002a67f55e8e0_0 .net "comb_data_valid", 0 0, v000002a67f55f6a0_0;  1 drivers
v000002a67f55f600_0 .net "comb_expected_flat", 12543 0, v000002a67f55f4c0_0;  1 drivers
v000002a67f55f100_0 .net "comb_has_expected", 0 0, v000002a67f55ef20_0;  1 drivers
v000002a67f55fc40_0 .net "comb_sample_flat", 12543 0, v000002a67f55f2e0_0;  1 drivers
v000002a67f55e980_0 .net "disc_fake_is_real", 0 0, v000002a67f556ac0_0;  1 drivers
v000002a67f55fce0_0 .net/s "disc_fake_score", 15 0, v000002a67f556b60_0;  1 drivers
v000002a67f55fd80_0 .net "disc_real_is_real", 0 0, v000002a67f556f20_0;  1 drivers
v000002a67f564040_0 .net/s "disc_real_score", 15 0, v000002a67f556ca0_0;  1 drivers
v000002a67f5621a0_0 .net "done", 0 0, v000002a67f55df80_0;  1 drivers
v000002a67f564360_0 .var/i "expected_mismatches", 31 0;
v000002a67f562600_0 .net "frame_ready", 0 0, L_000002a67f407930;  1 drivers
v000002a67f563a00_0 .net "generated_frame_flat", 12543 0, v000002a67f55c7c0_0;  1 drivers
v000002a67f563b40_0 .net "generated_frame_valid", 0 0, v000002a67f55dbc0_0;  1 drivers
v000002a67f5633c0_0 .var "pixel_bit", 0 0;
v000002a67f5626a0_0 .net "pixel_ready", 0 0, L_000002a67f563280;  1 drivers
v000002a67f562a60_0 .var "pixel_valid", 0 0;
v000002a67f563d20_0 .var "rst", 0 0;
v000002a67f562380_0 .var/i "similarity_avg_abs", 31 0;
v000002a67f563140_0 .var/i "similarity_max_abs", 31 0;
v000002a67f563820_0 .var "start", 0 0;
E_000002a67f4a6490 .event anyedge, v000002a67f55dbc0_0;
E_000002a67f4a75d0 .event anyedge, v000002a67f55d1c0_0;
E_000002a67f4aa410 .event anyedge, v000002a67f55f6a0_0;
S_000002a67f49e540 .scope task, "capture_generated_pixels" "capture_generated_pixels" 3 175, 3 175 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f4b8af0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.capture_generated_pixels ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f4b8af0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002a67f4b8af0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002a67f563a00_0;
    %load/vec4 v000002a67f4b8af0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v000002a67f4b8af0_0;
    %store/vec4a v000002a67f55f560, 4, 0;
    %load/vec4 v000002a67f4b8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f4b8af0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 181 "$display", "[TB] Captured generated frame into local buffer" {0 0 0};
    %end;
S_000002a67f44bb50 .scope task, "compute_similarity" "compute_similarity" 3 202, 3 202 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f4b9450_0 .var/i "abs_sum", 31 0;
v000002a67f4b80f0_0 .var/i "diff", 31 0;
v000002a67f4b89b0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.compute_similarity ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f4b9450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f563140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f4b89b0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002a67f4b89b0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_1.3, 5;
    %alloc S_000002a67f55aca0;
    %load/vec4 v000002a67f4b89b0_0;
    %store/vec4 v000002a67f55ea20_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.sample_word, S_000002a67f55aca0;
    %free S_000002a67f55aca0;
    %pad/u 32;
    %ix/getv/s 4, v000002a67f4b89b0_0;
    %load/vec4a v000002a67f55f560, 4;
    %pad/u 32;
    %sub;
    %store/vec4 v000002a67f4b80f0_0, 0, 32;
    %load/vec4 v000002a67f4b80f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000002a67f4b80f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002a67f4b80f0_0, 0, 32;
T_1.4 ;
    %load/vec4 v000002a67f4b9450_0;
    %load/vec4 v000002a67f4b80f0_0;
    %add;
    %store/vec4 v000002a67f4b9450_0, 0, 32;
    %load/vec4 v000002a67f563140_0;
    %load/vec4 v000002a67f4b80f0_0;
    %cmp/s;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v000002a67f4b80f0_0;
    %store/vec4 v000002a67f563140_0, 0, 32;
T_1.6 ;
    %load/vec4 v000002a67f4b89b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f4b89b0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v000002a67f4b9450_0;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %store/vec4 v000002a67f562380_0, 0, 32;
    %vpi_call/w 3 218 "$display", "[TB] avg|diff|=%0d max|diff|=%0d (Q8.8 domain)", v000002a67f562380_0, v000002a67f563140_0 {0 0 0};
    %end;
S_000002a67f3f3e50 .scope task, "dump_generated_mem" "dump_generated_mem" 3 185, 3 185 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f4b8cd0_0 .var/i "fh", 31 0;
v000002a67f4b9f90_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.dump_generated_mem ;
    %vpi_func 3 189 "$fopen" 32, P_000002a67f420120, "w" {0 0 0};
    %store/vec4 v000002a67f4b8cd0_0, 0, 32;
    %load/vec4 v000002a67f4b8cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call/w 3 191 "$error", "[TB] Unable to open %s for write", P_000002a67f420120 {0 0 0};
    %vpi_call/w 3 192 "$fatal", 32'sb00000000000000000000000000000001, "Failed to create generated frame mem file" {0 0 0};
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f4b9f90_0, 0, 32;
T_2.10 ;
    %load/vec4 v000002a67f4b9f90_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_2.11, 5;
    %ix/getv/s 4, v000002a67f4b9f90_0;
    %load/vec4a v000002a67f55f560, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 195 "$fdisplay", v000002a67f4b8cd0_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000002a67f4b9f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f4b9f90_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call/w 3 197 "$fclose", v000002a67f4b8cd0_0 {0 0 0};
    %vpi_call/w 3 198 "$display", "[TB] Dumped generated frame to %s", P_000002a67f420120 {0 0 0};
    %end;
S_000002a67f3f3fe0 .scope module, "dut" "gan_serial_top" 3 72, 4 60 0, S_000002a67f1c4c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_000002a67f496420 .param/l "S_DISC_FAKE" 1 4 452, C4<100>;
P_000002a67f496458 .param/l "S_DISC_REAL" 1 4 454, C4<110>;
P_000002a67f496490 .param/l "S_DONE" 1 4 455, C4<111>;
P_000002a67f4964c8 .param/l "S_FAKE_LOAD" 1 4 451, C4<011>;
P_000002a67f496500 .param/l "S_GEN" 1 4 450, C4<010>;
P_000002a67f496538 .param/l "S_IDLE" 1 4 448, C4<000>;
P_000002a67f496570 .param/l "S_REAL_LOAD" 1 4 453, C4<101>;
P_000002a67f4965a8 .param/l "S_SEED" 1 4 449, C4<001>;
L_000002a67f407930 .functor BUFZ 1, v000002a67f559720_0, C4<0>, C4<0>, C4<0>;
v000002a67f556660_0 .var "busy", 0 0;
v000002a67f556980_0 .var "clear_gen_features_ready", 0 0;
v000002a67f5583c0_0 .net "clk", 0 0, v000002a67f55f060_0;  1 drivers
v000002a67f558460_0 .net "disc_busy", 0 0, v000002a67f54aa60_0;  1 drivers
v000002a67f558500_0 .net "disc_done", 0 0, v000002a67f54a880_0;  1 drivers
v000002a67f556ac0_0 .var "disc_fake_is_real", 0 0;
v000002a67f556b60_0 .var/s "disc_fake_score", 15 0;
v000002a67f556c00_0 .net "disc_real_flag", 0 0, v000002a67f549480_0;  1 drivers
v000002a67f556f20_0 .var "disc_real_is_real", 0 0;
v000002a67f556ca0_0 .var/s "disc_real_score", 15 0;
v000002a67f556e80_0 .var "disc_result_is_real", 0 0;
v000002a67f5571a0_0 .var "disc_run_is_real", 0 0;
v000002a67f557240_0 .net "disc_sample_full", 0 0, L_000002a67f405ef0;  1 drivers
v000002a67f55d080_0 .net "disc_sample_level", 8 0, L_000002a67f405f60;  1 drivers
v000002a67f55ccc0_0 .var "disc_sample_wr_data", 15 0;
v000002a67f55cf40_0 .var "disc_sample_wr_en", 0 0;
v000002a67f55c360_0 .net "disc_score_empty", 0 0, L_000002a67f4064a0;  1 drivers
v000002a67f55cd60_0 .var "disc_score_fetch_active", 0 0;
v000002a67f55d3a0_0 .net "disc_score_level", 2 0, L_000002a67f406120;  1 drivers
v000002a67f55e700_0 .net "disc_score_rd_data", 15 0, L_000002a67f405fd0;  1 drivers
v000002a67f55e7a0_0 .var "disc_score_rd_en", 0 0;
v000002a67f55c220_0 .net "disc_score_rd_valid", 0 0, L_000002a67f406040;  1 drivers
v000002a67f55de40_0 .var "disc_start_pulse", 0 0;
v000002a67f55e020_0 .var "disc_stream_active", 0 0;
v000002a67f55e0c0_0 .var "disc_stream_done", 0 0;
v000002a67f55d440_0 .var "disc_stream_idx", 8 0;
v000002a67f55d9e0_0 .var "disc_stream_mode_real", 0 0;
v000002a67f55cfe0_0 .var "disc_stream_start_fake", 0 0;
v000002a67f55d940_0 .var "disc_stream_start_real", 0 0;
v000002a67f55df80_0 .var "done", 0 0;
v000002a67f55d580_0 .net "expander_busy", 0 0, v000002a67f557920_0;  1 drivers
v000002a67f55dda0_0 .net "expander_done", 0 0, v000002a67f558140_0;  1 drivers
v000002a67f55dd00_0 .var "expander_job_launched", 0 0;
v000002a67f55c5e0_0 .var "expander_start_pulse", 0 0;
v000002a67f55d120_0 .net "fake_disc_vec", 4095 0, v000002a67f558320_0;  1 drivers
v000002a67f55d800_0 .var "frame_buffer", 12543 0;
v000002a67f55d620_0 .var "frame_consume_pulse", 0 0;
v000002a67f55d1c0_0 .net "frame_ready", 0 0, L_000002a67f407930;  alias, 1 drivers
v000002a67f55c180_0 .net "frame_sample_done", 0 0, v000002a67f54b5d0_0;  1 drivers
v000002a67f55e160_0 .var "frame_sample_start_pulse", 0 0;
v000002a67f55d6c0_0 .net "gen_busy", 0 0, v000002a67f553050_0;  1 drivers
v000002a67f55e660_0 .net "gen_done", 0 0, v000002a67f552b50_0;  1 drivers
v000002a67f55c4a0_0 .var "gen_feature_collect_active", 0 0;
v000002a67f55c040_0 .var "gen_feature_collect_idx", 7 0;
v000002a67f55c0e0_0 .net "gen_feature_empty", 0 0, L_000002a67f407770;  1 drivers
v000002a67f55ce00_0 .net "gen_feature_level", 7 0, L_000002a67f407850;  1 drivers
v000002a67f55dee0_0 .net "gen_feature_rd_data", 15 0, L_000002a67f407700;  1 drivers
v000002a67f55c2c0_0 .var "gen_feature_rd_en", 0 0;
v000002a67f55c400_0 .net "gen_feature_rd_valid", 0 0, L_000002a67f406970;  1 drivers
v000002a67f55c860_0 .var "gen_features", 2047 0;
v000002a67f55e200_0 .var "gen_features_ready", 0 0;
v000002a67f55e520_0 .net "gen_frame_pixels", 12543 0, v000002a67f557100_0;  1 drivers
v000002a67f55e2a0_0 .net "gen_seed_full", 0 0, L_000002a67f406900;  1 drivers
v000002a67f55e340_0 .net "gen_seed_level", 6 0, L_000002a67f407690;  1 drivers
v000002a67f55d760_0 .var "gen_seed_wr_data", 15 0;
v000002a67f55c540_0 .var "gen_seed_wr_en", 0 0;
v000002a67f55e3e0_0 .net "gen_sigmoid_busy", 0 0, v000002a67f5579c0_0;  1 drivers
v000002a67f55d4e0_0 .net "gen_sigmoid_done", 0 0, v000002a67f5586e0_0;  1 drivers
v000002a67f55c680_0 .net "gen_sigmoid_features", 2047 0, v000002a67f5565c0_0;  1 drivers
v000002a67f55d8a0_0 .var "gen_sigmoid_ready", 0 0;
v000002a67f55c900_0 .var "gen_sigmoid_start_pulse", 0 0;
v000002a67f55c720_0 .var "gen_start_pulse", 0 0;
v000002a67f55c7c0_0 .var "generated_frame_flat", 12543 0;
v000002a67f55dbc0_0 .var "generated_frame_valid", 0 0;
v000002a67f55d260_0 .net "loader_frame_flat", 12543 0, v000002a67f559cc0_0;  1 drivers
v000002a67f55d300_0 .net "loader_frame_valid", 0 0, v000002a67f559720_0;  1 drivers
v000002a67f55c9a0_0 .var "pending_disc_flag", 0 0;
v000002a67f55ca40_0 .net "pixel_bit", 0 0, v000002a67f5633c0_0;  1 drivers
v000002a67f55cae0_0 .net "pixel_bit_ready", 0 0, L_000002a67f563280;  alias, 1 drivers
v000002a67f55e480_0 .net "pixel_bit_valid", 0 0, v000002a67f562a60_0;  1 drivers
v000002a67f55e5c0_0 .var "real_stream_start_sent", 0 0;
v000002a67f55cb80_0 .net "rst", 0 0, v000002a67f563d20_0;  1 drivers
v000002a67f55cc20_0 .net "sampled_real_vec", 4095 0, v000002a67f54ca70_0;  1 drivers
v000002a67f55da80_0 .var "sampled_real_vec_ready", 0 0;
v000002a67f55db20_0 .net "seed_bank_flat", 1023 0, v000002a67f559b80_0;  1 drivers
v000002a67f55cea0_0 .net "seed_ready", 0 0, v000002a67f559d60_0;  1 drivers
v000002a67f55dc60_0 .var "seed_start_pulse", 0 0;
v000002a67f55eca0_0 .var "seed_stream_active", 0 0;
v000002a67f55ed40_0 .var "seed_stream_done", 0 0;
v000002a67f55fa60_0 .var "seed_stream_idx", 6 0;
v000002a67f55ede0_0 .var "sigmoid_run_active", 0 0;
v000002a67f55f380_0 .net "start", 0 0, v000002a67f563820_0;  1 drivers
v000002a67f55efc0_0 .var "state", 2 0;
v000002a67f55ee80_0 .net "upsampler_busy", 0 0, v000002a67f5568e0_0;  1 drivers
v000002a67f55ec00_0 .net "upsampler_done", 0 0, v000002a67f557740_0;  1 drivers
v000002a67f55fec0_0 .var "upsampler_job_launched", 0 0;
v000002a67f55f7e0_0 .var "upsampler_start_pulse", 0 0;
S_000002a67f3a66b0 .scope module, "u_discriminator" "discriminator_pipeline" 4 355, 5 34 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000002a67f3aef00 .param/l "FIN" 1 5 60, C4<110>;
P_000002a67f3aef38 .param/l "IDLE" 1 5 54, C4<000>;
P_000002a67f3aef70 .param/l "L1" 1 5 56, C4<010>;
P_000002a67f3aefa8 .param/l "L2" 1 5 57, C4<011>;
P_000002a67f3aefe0 .param/l "L3" 1 5 58, C4<100>;
P_000002a67f3af018 .param/l "LOAD" 1 5 55, C4<001>;
P_000002a67f3af050 .param/l "OUTPUT" 1 5 59, C4<101>;
P_000002a67f3af088 .param/l "SAMPLE_COUNT" 1 5 52, +C4<00000000000000000000000100000000>;
L_000002a67f405ef0 .functor BUFZ 1, v000002a67f4d4630_0, C4<0>, C4<0>, C4<0>;
L_000002a67f405f60 .functor BUFZ 9, v000002a67f4d5fd0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000002a67f405fd0 .functor BUFZ 16, v000002a67f54a100_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002a67f406040 .functor BUFZ 1, v000002a67f54a060_0, C4<0>, C4<0>, C4<0>;
L_000002a67f4064a0 .functor BUFZ 1, v000002a67f549f20_0, C4<0>, C4<0>, C4<0>;
L_000002a67f406120 .functor BUFZ 3, v000002a67f54a2e0_0, C4<000>, C4<000>, C4<000>;
v000002a67f54aa60_0 .var "busy", 0 0;
v000002a67f5495c0_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f549480_0 .var "disc_real_flag", 0 0;
v000002a67f54a880_0 .var "done", 0 0;
v000002a67f54a420_0 .net "l1_done", 0 0, v000002a67f4b9db0_0;  1 drivers
v000002a67f548da0_0 .net "l1_out", 2047 0, v000002a67f4b8870_0;  1 drivers
v000002a67f54a560_0 .net "l2_done", 0 0, v000002a67f3f2b10_0;  1 drivers
v000002a67f549ac0_0 .net "l2_out", 511 0, v000002a67f3f2750_0;  1 drivers
v000002a67f5498e0_0 .net "l3_decision", 0 0, v000002a67f4d5c10_0;  1 drivers
v000002a67f54a6a0_0 .net "l3_done", 0 0, v000002a67f4d57b0_0;  1 drivers
v000002a67f548e40_0 .net/s "l3_score", 15 0, v000002a67f4d52b0_0;  1 drivers
v000002a67f548ee0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f549b60_0 .var "sample_buffer", 4095 0;
v000002a67f54a7e0_0 .net "sample_fifo_empty", 0 0, v000002a67f4d4950_0;  1 drivers
v000002a67f54ab00_0 .net "sample_fifo_full", 0 0, v000002a67f4d4630_0;  1 drivers
v000002a67f54aba0_0 .net "sample_fifo_level_int", 8 0, v000002a67f4d5fd0_0;  1 drivers
v000002a67f5493e0_0 .net "sample_fifo_rd_data", 15 0, v000002a67f4d5490_0;  1 drivers
v000002a67f548f80_0 .var "sample_fifo_rd_en", 0 0;
v000002a67f549020_0 .net "sample_fifo_rd_valid", 0 0, v000002a67f549700_0;  1 drivers
v000002a67f549160_0 .net "sample_full", 0 0, L_000002a67f405ef0;  alias, 1 drivers
v000002a67f549200_0 .net "sample_level", 8 0, L_000002a67f405f60;  alias, 1 drivers
v000002a67f549520_0 .var "sample_load_idx", 8 0;
v000002a67f54b2b0_0 .net "sample_wr_data", 15 0, v000002a67f55ccc0_0;  1 drivers
v000002a67f54bc10_0 .net "sample_wr_en", 0 0, v000002a67f55cf40_0;  1 drivers
v000002a67f54b490_0 .net "score_empty", 0 0, L_000002a67f4064a0;  alias, 1 drivers
v000002a67f54be90_0 .net "score_fifo_empty", 0 0, v000002a67f549f20_0;  1 drivers
v000002a67f54bad0_0 .net "score_fifo_full", 0 0, v000002a67f549840_0;  1 drivers
v000002a67f54ae50_0 .net "score_fifo_level_int", 2 0, v000002a67f54a2e0_0;  1 drivers
v000002a67f54c110_0 .net "score_fifo_rd_data", 15 0, v000002a67f54a100_0;  1 drivers
v000002a67f54cbb0_0 .net "score_fifo_rd_valid", 0 0, v000002a67f54a060_0;  1 drivers
v000002a67f54b0d0_0 .var "score_fifo_wr_data", 15 0;
v000002a67f54b3f0_0 .var "score_fifo_wr_en", 0 0;
v000002a67f54cc50_0 .net "score_level", 2 0, L_000002a67f406120;  alias, 1 drivers
v000002a67f54c390_0 .net "score_rd_data", 15 0, L_000002a67f405fd0;  alias, 1 drivers
v000002a67f54bf30_0 .net "score_rd_en", 0 0, v000002a67f55e7a0_0;  1 drivers
v000002a67f54adb0_0 .net "score_rd_valid", 0 0, L_000002a67f406040;  alias, 1 drivers
v000002a67f54b030_0 .net "start", 0 0, v000002a67f55de40_0;  1 drivers
v000002a67f54b530_0 .var "start_l1", 0 0;
v000002a67f54aef0_0 .var "start_l2", 0 0;
v000002a67f54b170_0 .var "start_l3", 0 0;
v000002a67f54bcb0_0 .var "state", 2 0;
S_000002a67f3a6840 .scope module, "u_l1" "layer1_discriminator" 5 134, 6 5 0, S_000002a67f3a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002a67f4b8c30_0 .net *"_ivl_0", 31 0, L_000002a67f565080;  1 drivers
v000002a67f4b8d70_0 .net *"_ivl_11", 31 0, L_000002a67f5658a0;  1 drivers
L_000002a67f566960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f4b84b0_0 .net/2u *"_ivl_12", 31 0, L_000002a67f566960;  1 drivers
v000002a67f4b9270_0 .net *"_ivl_14", 31 0, L_000002a67f5654e0;  1 drivers
v000002a67f4b9770_0 .net *"_ivl_16", 33 0, L_000002a67f565a80;  1 drivers
L_000002a67f5669a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a67f4b9c70_0 .net *"_ivl_19", 1 0, L_000002a67f5669a8;  1 drivers
L_000002a67f5669f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002a67f4b8e10_0 .net/2s *"_ivl_20", 33 0, L_000002a67f5669f0;  1 drivers
v000002a67f4b9950_0 .net/s *"_ivl_22", 33 0, L_000002a67f565e40;  1 drivers
v000002a67f4b9130_0 .net/s *"_ivl_26", 31 0, L_000002a67f564860;  1 drivers
v000002a67f4b9810_0 .net *"_ivl_28", 15 0, L_000002a67f565760;  1 drivers
L_000002a67f566888 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f4b94f0_0 .net *"_ivl_3", 22 0, L_000002a67f566888;  1 drivers
v000002a67f4b8eb0_0 .net *"_ivl_30", 31 0, L_000002a67f565940;  1 drivers
L_000002a67f566a38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f4b8f50_0 .net *"_ivl_33", 23 0, L_000002a67f566a38;  1 drivers
L_000002a67f566a80 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002a67f4b8ff0_0 .net/2u *"_ivl_34", 31 0, L_000002a67f566a80;  1 drivers
v000002a67f4b9090_0 .net *"_ivl_37", 31 0, L_000002a67f565b20;  1 drivers
v000002a67f4b8190_0 .net *"_ivl_38", 31 0, L_000002a67f565bc0;  1 drivers
L_000002a67f5668d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f4b9310_0 .net/2u *"_ivl_4", 31 0, L_000002a67f5668d0;  1 drivers
L_000002a67f566ac8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f4b93b0_0 .net *"_ivl_41", 22 0, L_000002a67f566ac8;  1 drivers
v000002a67f4b8410_0 .net *"_ivl_42", 31 0, L_000002a67f564900;  1 drivers
v000002a67f4b99f0_0 .net/s *"_ivl_44", 31 0, L_000002a67f565c60;  1 drivers
v000002a67f4b96d0_0 .net *"_ivl_6", 31 0, L_000002a67f565440;  1 drivers
L_000002a67f566918 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002a67f4b9590_0 .net/2u *"_ivl_8", 31 0, L_000002a67f566918;  1 drivers
v000002a67f4b9bd0_0 .var/s "accumulator", 31 0;
v000002a67f4b9630_0 .var/s "bias_shifted", 31 0;
v000002a67f4b9a90_0 .var "busy", 0 0;
v000002a67f4b8230_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f4b9b30_0 .net/s "current_input", 15 0, L_000002a67f564ea0;  1 drivers
v000002a67f4b9d10_0 .net/s "current_product", 31 0, L_000002a67f565d00;  1 drivers
v000002a67f4b9db0_0 .var "done", 0 0;
v000002a67f4b9e50_0 .net/s "flat_input_flat", 4095 0, v000002a67f549b60_0;  1 drivers
v000002a67f4b8870_0 .var/s "flat_output_flat", 2047 0;
v000002a67f4b9ef0_0 .var "input_idx", 8 0;
v000002a67f4b82d0 .array/s "layer1_disc_bias", 127 0, 15 0;
v000002a67f4b8370 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000002a67f4b8550_0 .var "neuron_idx", 7 0;
v000002a67f4b85f0_0 .net/s "next_acc", 31 0, L_000002a67f564e00;  1 drivers
v000002a67f4b8690_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f4b8730_0 .net "start", 0 0, v000002a67f54b530_0;  1 drivers
E_000002a67f4ab250 .event posedge, v000002a67f4b8690_0, v000002a67f4b8230_0;
L_000002a67f565080 .concat [ 9 23 0 0], v000002a67f4b9ef0_0, L_000002a67f566888;
L_000002a67f565440 .arith/sum 32, L_000002a67f565080, L_000002a67f5668d0;
L_000002a67f5658a0 .arith/mult 32, L_000002a67f565440, L_000002a67f566918;
L_000002a67f5654e0 .arith/sub 32, L_000002a67f5658a0, L_000002a67f566960;
L_000002a67f565a80 .concat [ 32 2 0 0], L_000002a67f5654e0, L_000002a67f5669a8;
L_000002a67f565e40 .arith/sub 34, L_000002a67f565a80, L_000002a67f5669f0;
L_000002a67f564ea0 .part/v.s v000002a67f549b60_0, L_000002a67f565e40, 16;
L_000002a67f564860 .extend/s 32, L_000002a67f564ea0;
L_000002a67f565760 .array/port v000002a67f4b8370, L_000002a67f564900;
L_000002a67f565940 .concat [ 8 24 0 0], v000002a67f4b8550_0, L_000002a67f566a38;
L_000002a67f565b20 .arith/mult 32, L_000002a67f565940, L_000002a67f566a80;
L_000002a67f565bc0 .concat [ 9 23 0 0], v000002a67f4b9ef0_0, L_000002a67f566ac8;
L_000002a67f564900 .arith/sum 32, L_000002a67f565b20, L_000002a67f565bc0;
L_000002a67f565c60 .extend/s 32, L_000002a67f565760;
L_000002a67f565d00 .arith/mult 32, L_000002a67f564860, L_000002a67f565c60;
L_000002a67f564e00 .arith/sum 32, v000002a67f4b9bd0_0, L_000002a67f565d00;
S_000002a67f3af0d0 .scope module, "u_l2" "layer2_discriminator" 5 143, 7 5 0, S_000002a67f3a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002a67f4b87d0_0 .net *"_ivl_0", 31 0, L_000002a67f565da0;  1 drivers
v000002a67f4b8910_0 .net *"_ivl_11", 31 0, L_000002a67f5649a0;  1 drivers
L_000002a67f566be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f43c930_0 .net/2u *"_ivl_12", 31 0, L_000002a67f566be8;  1 drivers
v000002a67f43e690_0 .net *"_ivl_14", 31 0, L_000002a67f564cc0;  1 drivers
v000002a67f43cf70_0 .net *"_ivl_16", 33 0, L_000002a67f5c09d0;  1 drivers
L_000002a67f566c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a67f43d150_0 .net *"_ivl_19", 1 0, L_000002a67f566c30;  1 drivers
L_000002a67f566c78 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002a67f43dfb0_0 .net/2s *"_ivl_20", 33 0, L_000002a67f566c78;  1 drivers
v000002a67f43d290_0 .net/s *"_ivl_22", 33 0, L_000002a67f5c0bb0;  1 drivers
v000002a67f43cbb0_0 .net/s *"_ivl_26", 31 0, L_000002a67f5c0930;  1 drivers
v000002a67f43ddd0_0 .net *"_ivl_28", 15 0, L_000002a67f5c1510;  1 drivers
L_000002a67f566b10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f43d330_0 .net *"_ivl_3", 23 0, L_000002a67f566b10;  1 drivers
v000002a67f43d8d0_0 .net *"_ivl_30", 31 0, L_000002a67f5c15b0;  1 drivers
L_000002a67f566cc0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f43dab0_0 .net *"_ivl_33", 25 0, L_000002a67f566cc0;  1 drivers
L_000002a67f566d08 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v000002a67f43cc50_0 .net/2u *"_ivl_34", 31 0, L_000002a67f566d08;  1 drivers
v000002a67f43ccf0_0 .net *"_ivl_37", 31 0, L_000002a67f5c0d90;  1 drivers
v000002a67f43cd90_0 .net *"_ivl_38", 31 0, L_000002a67f5c1830;  1 drivers
L_000002a67f566b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f403c30_0 .net/2u *"_ivl_4", 31 0, L_000002a67f566b58;  1 drivers
L_000002a67f566d50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f402970_0 .net *"_ivl_41", 23 0, L_000002a67f566d50;  1 drivers
v000002a67f4035f0_0 .net *"_ivl_42", 31 0, L_000002a67f5c1d30;  1 drivers
v000002a67f402fb0_0 .net/s *"_ivl_44", 31 0, L_000002a67f5c2550;  1 drivers
v000002a67f403ff0_0 .net *"_ivl_6", 31 0, L_000002a67f564f40;  1 drivers
L_000002a67f566ba0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002a67f4032d0_0 .net/2u *"_ivl_8", 31 0, L_000002a67f566ba0;  1 drivers
v000002a67f4026f0_0 .var/s "accumulator", 31 0;
v000002a67f403370_0 .var/s "bias_shifted", 31 0;
v000002a67f402510_0 .var "busy", 0 0;
v000002a67f402290_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f3f2cf0_0 .net/s "current_input", 15 0, L_000002a67f5c1650;  1 drivers
v000002a67f3f3010_0 .net/s "current_product", 31 0, L_000002a67f5c0f70;  1 drivers
v000002a67f3f2b10_0 .var "done", 0 0;
v000002a67f3f2570_0 .net/s "flat_input_flat", 2047 0, v000002a67f4b8870_0;  alias, 1 drivers
v000002a67f3f2750_0 .var/s "flat_output_flat", 511 0;
v000002a67f3f27f0_0 .var "input_idx", 7 0;
v000002a67f3f29d0 .array/s "layer2_disc_bias", 31 0, 15 0;
v000002a67f4d4bd0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000002a67f4d58f0_0 .var "neuron_idx", 5 0;
v000002a67f4d5530_0 .net/s "next_acc", 31 0, L_000002a67f5c1790;  1 drivers
v000002a67f4d4270_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f4d4770_0 .net "start", 0 0, v000002a67f54aef0_0;  1 drivers
L_000002a67f565da0 .concat [ 8 24 0 0], v000002a67f3f27f0_0, L_000002a67f566b10;
L_000002a67f564f40 .arith/sum 32, L_000002a67f565da0, L_000002a67f566b58;
L_000002a67f5649a0 .arith/mult 32, L_000002a67f564f40, L_000002a67f566ba0;
L_000002a67f564cc0 .arith/sub 32, L_000002a67f5649a0, L_000002a67f566be8;
L_000002a67f5c09d0 .concat [ 32 2 0 0], L_000002a67f564cc0, L_000002a67f566c30;
L_000002a67f5c0bb0 .arith/sub 34, L_000002a67f5c09d0, L_000002a67f566c78;
L_000002a67f5c1650 .part/v.s v000002a67f4b8870_0, L_000002a67f5c0bb0, 16;
L_000002a67f5c0930 .extend/s 32, L_000002a67f5c1650;
L_000002a67f5c1510 .array/port v000002a67f4d4bd0, L_000002a67f5c1d30;
L_000002a67f5c15b0 .concat [ 6 26 0 0], v000002a67f4d58f0_0, L_000002a67f566cc0;
L_000002a67f5c0d90 .arith/mult 32, L_000002a67f5c15b0, L_000002a67f566d08;
L_000002a67f5c1830 .concat [ 8 24 0 0], v000002a67f3f27f0_0, L_000002a67f566d50;
L_000002a67f5c1d30 .arith/sum 32, L_000002a67f5c0d90, L_000002a67f5c1830;
L_000002a67f5c2550 .extend/s 32, L_000002a67f5c1510;
L_000002a67f5c0f70 .arith/mult 32, L_000002a67f5c0930, L_000002a67f5c2550;
L_000002a67f5c1790 .arith/sum 32, v000002a67f4026f0_0, L_000002a67f5c0f70;
S_000002a67f214230 .scope module, "u_l3" "layer3_discriminator" 5 152, 8 10 0, S_000002a67f3a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000002a67f4d5670 .array/s "b", 0 0, 15 0;
v000002a67f4d5b70_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f4d5c10_0 .var "decision_real", 0 0;
v000002a67f4d57b0_0 .var "done", 0 0;
v000002a67f4d55d0_0 .net/s "flat_input_flat", 511 0, v000002a67f3f2750_0;  alias, 1 drivers
v000002a67f4d5210_0 .net "mac_done", 0 0, v000002a67f4d4db0_0;  1 drivers
v000002a67f4d5cb0_0 .net/s "mac_result", 15 0, v000002a67f4d5ad0_0;  1 drivers
v000002a67f4d41d0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f4d52b0_0 .var/s "score_out", 15 0;
v000002a67f4d53f0_0 .net "start", 0 0, v000002a67f54b170_0;  1 drivers
v000002a67f4d43b0 .array/s "w", 31 0, 15 0;
v000002a67f4d5710_0 .net/s "weights_flat", 511 0, L_000002a67f5c2230;  1 drivers
v000002a67f4d43b0_0 .array/port v000002a67f4d43b0, 0;
v000002a67f4d43b0_1 .array/port v000002a67f4d43b0, 1;
v000002a67f4d43b0_2 .array/port v000002a67f4d43b0, 2;
v000002a67f4d43b0_3 .array/port v000002a67f4d43b0, 3;
LS_000002a67f5c2230_0_0 .concat [ 16 16 16 16], v000002a67f4d43b0_0, v000002a67f4d43b0_1, v000002a67f4d43b0_2, v000002a67f4d43b0_3;
v000002a67f4d43b0_4 .array/port v000002a67f4d43b0, 4;
v000002a67f4d43b0_5 .array/port v000002a67f4d43b0, 5;
v000002a67f4d43b0_6 .array/port v000002a67f4d43b0, 6;
v000002a67f4d43b0_7 .array/port v000002a67f4d43b0, 7;
LS_000002a67f5c2230_0_4 .concat [ 16 16 16 16], v000002a67f4d43b0_4, v000002a67f4d43b0_5, v000002a67f4d43b0_6, v000002a67f4d43b0_7;
v000002a67f4d43b0_8 .array/port v000002a67f4d43b0, 8;
v000002a67f4d43b0_9 .array/port v000002a67f4d43b0, 9;
v000002a67f4d43b0_10 .array/port v000002a67f4d43b0, 10;
v000002a67f4d43b0_11 .array/port v000002a67f4d43b0, 11;
LS_000002a67f5c2230_0_8 .concat [ 16 16 16 16], v000002a67f4d43b0_8, v000002a67f4d43b0_9, v000002a67f4d43b0_10, v000002a67f4d43b0_11;
v000002a67f4d43b0_12 .array/port v000002a67f4d43b0, 12;
v000002a67f4d43b0_13 .array/port v000002a67f4d43b0, 13;
v000002a67f4d43b0_14 .array/port v000002a67f4d43b0, 14;
v000002a67f4d43b0_15 .array/port v000002a67f4d43b0, 15;
LS_000002a67f5c2230_0_12 .concat [ 16 16 16 16], v000002a67f4d43b0_12, v000002a67f4d43b0_13, v000002a67f4d43b0_14, v000002a67f4d43b0_15;
v000002a67f4d43b0_16 .array/port v000002a67f4d43b0, 16;
v000002a67f4d43b0_17 .array/port v000002a67f4d43b0, 17;
v000002a67f4d43b0_18 .array/port v000002a67f4d43b0, 18;
v000002a67f4d43b0_19 .array/port v000002a67f4d43b0, 19;
LS_000002a67f5c2230_0_16 .concat [ 16 16 16 16], v000002a67f4d43b0_16, v000002a67f4d43b0_17, v000002a67f4d43b0_18, v000002a67f4d43b0_19;
v000002a67f4d43b0_20 .array/port v000002a67f4d43b0, 20;
v000002a67f4d43b0_21 .array/port v000002a67f4d43b0, 21;
v000002a67f4d43b0_22 .array/port v000002a67f4d43b0, 22;
v000002a67f4d43b0_23 .array/port v000002a67f4d43b0, 23;
LS_000002a67f5c2230_0_20 .concat [ 16 16 16 16], v000002a67f4d43b0_20, v000002a67f4d43b0_21, v000002a67f4d43b0_22, v000002a67f4d43b0_23;
v000002a67f4d43b0_24 .array/port v000002a67f4d43b0, 24;
v000002a67f4d43b0_25 .array/port v000002a67f4d43b0, 25;
v000002a67f4d43b0_26 .array/port v000002a67f4d43b0, 26;
v000002a67f4d43b0_27 .array/port v000002a67f4d43b0, 27;
LS_000002a67f5c2230_0_24 .concat [ 16 16 16 16], v000002a67f4d43b0_24, v000002a67f4d43b0_25, v000002a67f4d43b0_26, v000002a67f4d43b0_27;
v000002a67f4d43b0_28 .array/port v000002a67f4d43b0, 28;
v000002a67f4d43b0_29 .array/port v000002a67f4d43b0, 29;
v000002a67f4d43b0_30 .array/port v000002a67f4d43b0, 30;
v000002a67f4d43b0_31 .array/port v000002a67f4d43b0, 31;
LS_000002a67f5c2230_0_28 .concat [ 16 16 16 16], v000002a67f4d43b0_28, v000002a67f4d43b0_29, v000002a67f4d43b0_30, v000002a67f4d43b0_31;
LS_000002a67f5c2230_1_0 .concat [ 64 64 64 64], LS_000002a67f5c2230_0_0, LS_000002a67f5c2230_0_4, LS_000002a67f5c2230_0_8, LS_000002a67f5c2230_0_12;
LS_000002a67f5c2230_1_4 .concat [ 64 64 64 64], LS_000002a67f5c2230_0_16, LS_000002a67f5c2230_0_20, LS_000002a67f5c2230_0_24, LS_000002a67f5c2230_0_28;
L_000002a67f5c2230 .concat [ 256 256 0 0], LS_000002a67f5c2230_1_0, LS_000002a67f5c2230_1_4;
S_000002a67f2143c0 .scope module, "mac_unit" "pipelined_mac" 8 58, 9 1 0, S_000002a67f214230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000002a67f4d49f0_0 .net/s "a_flat", 511 0, v000002a67f3f2750_0;  alias, 1 drivers
v000002a67f4d4130_0 .net/s "b_flat", 511 0, L_000002a67f5c2230;  alias, 1 drivers
v000002a67f4d5670_0 .array/port v000002a67f4d5670, 0;
v000002a67f4d5a30_0 .net/s "bias", 15 0, v000002a67f4d5670_0;  1 drivers
v000002a67f4d46d0_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f4d5990_0 .var "d0", 0 0;
v000002a67f4d4310_0 .var "d1", 0 0;
v000002a67f4d5d50_0 .var "d2", 0 0;
v000002a67f4d4f90_0 .var "d3", 0 0;
v000002a67f4d44f0_0 .var "d4", 0 0;
v000002a67f4d4b30_0 .var "d5", 0 0;
v000002a67f4d5030_0 .var "d6", 0 0;
v000002a67f4d4db0_0 .var "done", 0 0;
v000002a67f4d48b0 .array/s "p", 31 0, 31 0;
v000002a67f4d50d0 .array/s "ra", 31 0, 15 0;
v000002a67f4d4a90 .array/s "rb", 31 0, 15 0;
v000002a67f4d5ad0_0 .var/s "result", 15 0;
v000002a67f4d4e50_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f4d4c70 .array/s "s1", 15 0, 31 0;
v000002a67f4d4810 .array/s "s2", 7 0, 31 0;
v000002a67f4d5170 .array/s "s3", 3 0, 31 0;
v000002a67f4d5f30 .array/s "s4", 1 0, 31 0;
v000002a67f4d4d10_0 .net "start", 0 0, v000002a67f54b170_0;  alias, 1 drivers
v000002a67f4d4ef0_0 .var/s "total_sum", 31 0;
S_000002a67f4d8100 .scope module, "u_sample_fifo" "sync_fifo" 5 104, 10 9 0, S_000002a67f3a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000002a67f316ff0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001000>;
P_000002a67f317028 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000002a67f317060 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000100000000>;
L_000002a67f4062e0 .functor AND 1, v000002a67f55cf40_0, L_000002a67f565800, C4<1>, C4<1>;
L_000002a67f406580 .functor AND 1, v000002a67f548f80_0, L_000002a67f565580, C4<1>, C4<1>;
v000002a67f4d5850_0 .net *"_ivl_1", 0 0, L_000002a67f565800;  1 drivers
v000002a67f4d5df0_0 .net *"_ivl_5", 0 0, L_000002a67f565580;  1 drivers
v000002a67f4d4450_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f4d5e90_0 .var "count", 8 0;
v000002a67f4d4590_0 .var "count_next", 8 0;
v000002a67f4d4950_0 .var "empty", 0 0;
v000002a67f4d4630_0 .var "full", 0 0;
v000002a67f4d5fd0_0 .var "level", 8 0;
v000002a67f4d5350 .array "mem", 255 0, 15 0;
v000002a67f4d5490_0 .var "rd_data", 15 0;
v000002a67f549ca0_0 .net "rd_do", 0 0, L_000002a67f406580;  1 drivers
v000002a67f549c00_0 .net "rd_en", 0 0, v000002a67f548f80_0;  1 drivers
v000002a67f549980_0 .var "rd_ptr", 7 0;
v000002a67f549700_0 .var "rd_valid", 0 0;
v000002a67f549340_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f549d40_0 .net "wr_data", 15 0, v000002a67f55ccc0_0;  alias, 1 drivers
v000002a67f5490c0_0 .net "wr_do", 0 0, L_000002a67f4062e0;  1 drivers
v000002a67f5497a0_0 .net "wr_en", 0 0, v000002a67f55cf40_0;  alias, 1 drivers
v000002a67f5492a0_0 .var "wr_ptr", 7 0;
E_000002a67f4ab190 .event anyedge, v000002a67f4d5e90_0, v000002a67f5490c0_0, v000002a67f549ca0_0;
L_000002a67f565800 .reduce/nor v000002a67f4d4630_0;
L_000002a67f565580 .reduce/nor v000002a67f4d4950_0;
S_000002a67f4d8290 .scope module, "u_score_fifo" "sync_fifo" 5 121, 10 9 0, S_000002a67f3a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000002a67f317af0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000010>;
P_000002a67f317b28 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000002a67f317b60 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_000002a67f4065f0 .functor AND 1, v000002a67f54b3f0_0, L_000002a67f565300, C4<1>, C4<1>;
L_000002a67f407e00 .functor AND 1, v000002a67f55e7a0_0, L_000002a67f565620, C4<1>, C4<1>;
v000002a67f549a20_0 .net *"_ivl_1", 0 0, L_000002a67f565300;  1 drivers
v000002a67f549de0_0 .net *"_ivl_5", 0 0, L_000002a67f565620;  1 drivers
v000002a67f54ac40_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f54a9c0_0 .var "count", 2 0;
v000002a67f549660_0 .var "count_next", 2 0;
v000002a67f549f20_0 .var "empty", 0 0;
v000002a67f549840_0 .var "full", 0 0;
v000002a67f54a2e0_0 .var "level", 2 0;
v000002a67f54a240 .array "mem", 3 0, 15 0;
v000002a67f54a100_0 .var "rd_data", 15 0;
v000002a67f54a740_0 .net "rd_do", 0 0, L_000002a67f407e00;  1 drivers
v000002a67f549e80_0 .net "rd_en", 0 0, v000002a67f55e7a0_0;  alias, 1 drivers
v000002a67f549fc0_0 .var "rd_ptr", 1 0;
v000002a67f54a060_0 .var "rd_valid", 0 0;
v000002a67f54a4c0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f54a600_0 .net "wr_data", 15 0, v000002a67f54b0d0_0;  1 drivers
v000002a67f54a1a0_0 .net "wr_do", 0 0, L_000002a67f4065f0;  1 drivers
v000002a67f54a380_0 .net "wr_en", 0 0, v000002a67f54b3f0_0;  1 drivers
v000002a67f54a920_0 .var "wr_ptr", 1 0;
E_000002a67f4ab490 .event anyedge, v000002a67f54a9c0_0, v000002a67f54a1a0_0, v000002a67f54a740_0;
L_000002a67f565300 .reduce/nor v000002a67f549840_0;
L_000002a67f565620 .reduce/nor v000002a67f549f20_0;
S_000002a67f1ef120 .scope module, "u_frame_sampler" "frame_sampler" 4 111, 11 11 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000002a67f421730 .param/l "BASE_STEP" 1 11 33, +C4<00000000000000000000000000000011>;
P_000002a67f421768 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_000002a67f4217a0 .param/l "INPUT_COUNT" 0 11 12, +C4<00000000000000000000001100010000>;
P_000002a67f4217d8 .param/l "OUTPUT_COUNT" 0 11 13, +C4<00000000000000000000000100000000>;
P_000002a67f421810 .param/l "STEP_REM" 1 11 34, +C4<00000000000000000000000000010000>;
v000002a67f54b350_0 .var "active", 0 0;
v000002a67f54b210_0 .var "busy", 0 0;
v000002a67f54c7f0_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f54b5d0_0 .var "done", 0 0;
v000002a67f54b670_0 .net "frame_flat", 12543 0, v000002a67f55d800_0;  1 drivers
v000002a67f54c430_0 .var/i "out_idx", 31 0;
v000002a67f54c4d0_0 .var/i "rem_accum", 31 0;
v000002a67f54c890_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f54ca70_0 .var "sampled_flat", 4095 0;
v000002a67f54b710_0 .var/i "src_index", 31 0;
v000002a67f54b7b0_0 .net "start", 0 0, v000002a67f55e160_0;  1 drivers
v000002a67f54bd50_0 .var/i "tmp_rem", 31 0;
v000002a67f54c250_0 .var/i "tmp_src", 31 0;
S_000002a67f1ef2b0 .scope module, "u_generator" "generator_pipeline" 4 160, 12 35 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_000002a67f2225c0 .param/l "FEATURE_COUNT" 1 12 53, +C4<00000000000000000000000010000000>;
P_000002a67f2225f8 .param/l "FIN" 1 12 61, C4<110>;
P_000002a67f222630 .param/l "IDLE" 1 12 55, C4<000>;
P_000002a67f222668 .param/l "L1" 1 12 57, C4<010>;
P_000002a67f2226a0 .param/l "L2" 1 12 58, C4<011>;
P_000002a67f2226d8 .param/l "L3" 1 12 59, C4<100>;
P_000002a67f222710 .param/l "LOAD" 1 12 56, C4<001>;
P_000002a67f222748 .param/l "OUTPUT" 1 12 60, C4<101>;
P_000002a67f222780 .param/l "SEED_COUNT" 1 12 52, +C4<00000000000000000000000001000000>;
L_000002a67f406900 .functor BUFZ 1, v000002a67f552a10_0, C4<0>, C4<0>, C4<0>;
L_000002a67f407690 .functor BUFZ 7, v000002a67f552bf0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000002a67f407700 .functor BUFZ 16, v000002a67f54bdf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002a67f406970 .functor BUFZ 1, v000002a67f54c2f0_0, C4<0>, C4<0>, C4<0>;
L_000002a67f407770 .functor BUFZ 1, v000002a67f54b990_0, C4<0>, C4<0>, C4<0>;
L_000002a67f407850 .functor BUFZ 8, v000002a67f54ba30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002a67f553050_0 .var "busy", 0 0;
v000002a67f552c90_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f552b50_0 .var "done", 0 0;
v000002a67f553730_0 .net "feature_empty", 0 0, L_000002a67f407770;  alias, 1 drivers
v000002a67f552d30_0 .net "feature_fifo_empty", 0 0, v000002a67f54b990_0;  1 drivers
v000002a67f553af0_0 .net "feature_fifo_full", 0 0, v000002a67f54c1b0_0;  1 drivers
v000002a67f553870_0 .net "feature_fifo_level_int", 7 0, v000002a67f54ba30_0;  1 drivers
v000002a67f553910_0 .net "feature_fifo_rd_data", 15 0, v000002a67f54bdf0_0;  1 drivers
v000002a67f552dd0_0 .net "feature_fifo_rd_valid", 0 0, v000002a67f54c2f0_0;  1 drivers
v000002a67f552e70_0 .var "feature_fifo_wr_data", 15 0;
v000002a67f553eb0_0 .var "feature_fifo_wr_en", 0 0;
v000002a67f553d70_0 .net "feature_level", 7 0, L_000002a67f407850;  alias, 1 drivers
v000002a67f553a50_0 .net "feature_rd_data", 15 0, L_000002a67f407700;  alias, 1 drivers
v000002a67f554130_0 .net "feature_rd_en", 0 0, v000002a67f55c2c0_0;  1 drivers
v000002a67f553cd0_0 .net "feature_rd_valid", 0 0, L_000002a67f406970;  alias, 1 drivers
v000002a67f553e10_0 .var "feature_store_idx", 7 0;
v000002a67f553f50_0 .net "layer1_done", 0 0, v000002a67f54edd0_0;  1 drivers
v000002a67f552290_0 .net "layer1_out", 4095 0, v000002a67f54d7f0_0;  1 drivers
v000002a67f5530f0_0 .net "layer2_done", 0 0, v000002a67f5515d0_0;  1 drivers
v000002a67f5546d0_0 .net "layer2_out", 4095 0, v000002a67f551530_0;  1 drivers
v000002a67f553370_0 .net "layer3_done", 0 0, v000002a67f5539b0_0;  1 drivers
v000002a67f553ff0_0 .net "layer3_out", 2047 0, v000002a67f5537d0_0;  1 drivers
v000002a67f554090_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f552510_0 .var "seed_buffer", 1023 0;
v000002a67f5541d0_0 .net "seed_fifo_empty", 0 0, v000002a67f553690_0;  1 drivers
v000002a67f554270_0 .net "seed_fifo_full", 0 0, v000002a67f552a10_0;  1 drivers
v000002a67f5543b0_0 .net "seed_fifo_level_int", 6 0, v000002a67f552bf0_0;  1 drivers
v000002a67f554450_0 .net "seed_fifo_rd_data", 15 0, v000002a67f5528d0_0;  1 drivers
v000002a67f5544f0_0 .var "seed_fifo_rd_en", 0 0;
v000002a67f554590_0 .net "seed_fifo_rd_valid", 0 0, v000002a67f553b90_0;  1 drivers
v000002a67f5552b0_0 .net "seed_full", 0 0, L_000002a67f406900;  alias, 1 drivers
v000002a67f555490_0 .net "seed_level", 6 0, L_000002a67f407690;  alias, 1 drivers
v000002a67f5553f0_0 .var "seed_load_idx", 6 0;
v000002a67f555a30_0 .net "seed_wr_data", 15 0, v000002a67f55d760_0;  1 drivers
v000002a67f555530_0 .net "seed_wr_en", 0 0, v000002a67f55c540_0;  1 drivers
v000002a67f555850_0 .net "start", 0 0, v000002a67f55c720_0;  1 drivers
v000002a67f554ef0_0 .var "start_l1", 0 0;
v000002a67f5558f0_0 .var "start_l2", 0 0;
v000002a67f554c70_0 .var "start_l3", 0 0;
v000002a67f555350_0 .var "state", 2 0;
S_000002a67f2227c0 .scope module, "u_feature_fifo" "sync_fifo" 12 126, 10 9 0, S_000002a67f1ef2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_000002a67f318070 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000111>;
P_000002a67f3180a8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000002a67f3180e0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000010000000>;
L_000002a67f405e10 .functor AND 1, v000002a67f553eb0_0, L_000002a67f563aa0, C4<1>, C4<1>;
L_000002a67f405e80 .functor AND 1, v000002a67f55c2c0_0, L_000002a67f562560, C4<1>, C4<1>;
v000002a67f54b850_0 .net *"_ivl_1", 0 0, L_000002a67f563aa0;  1 drivers
v000002a67f54b8f0_0 .net *"_ivl_5", 0 0, L_000002a67f562560;  1 drivers
v000002a67f54af90_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f54c570_0 .var "count", 7 0;
v000002a67f54c750_0 .var "count_next", 7 0;
v000002a67f54b990_0 .var "empty", 0 0;
v000002a67f54c1b0_0 .var "full", 0 0;
v000002a67f54ba30_0 .var "level", 7 0;
v000002a67f54c610 .array "mem", 127 0, 15 0;
v000002a67f54bdf0_0 .var "rd_data", 15 0;
v000002a67f54bb70_0 .net "rd_do", 0 0, L_000002a67f405e80;  1 drivers
v000002a67f54bfd0_0 .net "rd_en", 0 0, v000002a67f55c2c0_0;  alias, 1 drivers
v000002a67f54c070_0 .var "rd_ptr", 6 0;
v000002a67f54c2f0_0 .var "rd_valid", 0 0;
v000002a67f54c6b0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f54c930_0 .net "wr_data", 15 0, v000002a67f552e70_0;  1 drivers
v000002a67f54c9d0_0 .net "wr_do", 0 0, L_000002a67f405e10;  1 drivers
v000002a67f54cb10_0 .net "wr_en", 0 0, v000002a67f553eb0_0;  1 drivers
v000002a67f54d610_0 .var "wr_ptr", 6 0;
E_000002a67f4ab550 .event anyedge, v000002a67f54c570_0, v000002a67f54c9d0_0, v000002a67f54bb70_0;
L_000002a67f563aa0 .reduce/nor v000002a67f54c1b0_0;
L_000002a67f562560 .reduce/nor v000002a67f54b990_0;
S_000002a67f242400 .scope module, "u_l1" "layer1_generator" 12 139, 13 5 0, S_000002a67f1ef2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002a67f54e970_0 .net *"_ivl_0", 31 0, L_000002a67f562ba0;  1 drivers
v000002a67f54e330_0 .net *"_ivl_11", 31 0, L_000002a67f563320;  1 drivers
L_000002a67f566180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f54d9d0_0 .net/2u *"_ivl_12", 31 0, L_000002a67f566180;  1 drivers
v000002a67f54e650_0 .net *"_ivl_14", 31 0, L_000002a67f5645e0;  1 drivers
v000002a67f54e010_0 .net *"_ivl_16", 33 0, L_000002a67f5636e0;  1 drivers
L_000002a67f5661c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a67f54ebf0_0 .net *"_ivl_19", 1 0, L_000002a67f5661c8;  1 drivers
L_000002a67f566210 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002a67f54d890_0 .net/2s *"_ivl_20", 33 0, L_000002a67f566210;  1 drivers
v000002a67f54cfd0_0 .net/s *"_ivl_22", 33 0, L_000002a67f562740;  1 drivers
v000002a67f54da70_0 .net/s *"_ivl_26", 31 0, L_000002a67f563f00;  1 drivers
v000002a67f54db10_0 .net *"_ivl_28", 15 0, L_000002a67f562880;  1 drivers
L_000002a67f5660a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54dcf0_0 .net *"_ivl_3", 24 0, L_000002a67f5660a8;  1 drivers
v000002a67f54d1b0_0 .net *"_ivl_30", 31 0, L_000002a67f5640e0;  1 drivers
L_000002a67f566258 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54ded0_0 .net *"_ivl_33", 22 0, L_000002a67f566258;  1 drivers
L_000002a67f5662a0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54d070_0 .net/2u *"_ivl_34", 31 0, L_000002a67f5662a0;  1 drivers
v000002a67f54ee70_0 .net *"_ivl_37", 31 0, L_000002a67f563fa0;  1 drivers
v000002a67f54d4d0_0 .net *"_ivl_38", 31 0, L_000002a67f564180;  1 drivers
L_000002a67f5660f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f54e290_0 .net/2u *"_ivl_4", 31 0, L_000002a67f5660f0;  1 drivers
L_000002a67f5662e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54ec90_0 .net *"_ivl_41", 24 0, L_000002a67f5662e8;  1 drivers
v000002a67f54d6b0_0 .net *"_ivl_42", 31 0, L_000002a67f562920;  1 drivers
v000002a67f54dbb0_0 .net/s *"_ivl_44", 31 0, L_000002a67f5629c0;  1 drivers
v000002a67f54dc50_0 .net *"_ivl_6", 31 0, L_000002a67f563be0;  1 drivers
L_000002a67f566138 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002a67f54dd90_0 .net/2u *"_ivl_8", 31 0, L_000002a67f566138;  1 drivers
v000002a67f54e5b0_0 .var/s "accumulator", 31 0;
v000002a67f54e3d0_0 .var/s "bias_shifted", 31 0;
v000002a67f54e470_0 .var "busy", 0 0;
v000002a67f54d750_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f54d110_0 .net/s "current_input", 15 0, L_000002a67f563c80;  1 drivers
v000002a67f54e790_0 .net/s "current_product", 31 0, L_000002a67f562b00;  1 drivers
v000002a67f54edd0_0 .var "done", 0 0;
v000002a67f54e0b0_0 .net/s "flat_input_flat", 1023 0, v000002a67f552510_0;  1 drivers
v000002a67f54d7f0_0 .var/s "flat_output_flat", 4095 0;
v000002a67f54de30_0 .var "input_idx", 6 0;
v000002a67f54df70 .array/s "layer1_gen_bias", 255 0, 15 0;
v000002a67f54e150 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000002a67f54d250_0 .var "neuron_idx", 8 0;
v000002a67f54e1f0_0 .net/s "next_acc", 31 0, L_000002a67f563460;  1 drivers
v000002a67f54e8d0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f54e510_0 .net "start", 0 0, v000002a67f554ef0_0;  1 drivers
L_000002a67f562ba0 .concat [ 7 25 0 0], v000002a67f54de30_0, L_000002a67f5660a8;
L_000002a67f563be0 .arith/sum 32, L_000002a67f562ba0, L_000002a67f5660f0;
L_000002a67f563320 .arith/mult 32, L_000002a67f563be0, L_000002a67f566138;
L_000002a67f5645e0 .arith/sub 32, L_000002a67f563320, L_000002a67f566180;
L_000002a67f5636e0 .concat [ 32 2 0 0], L_000002a67f5645e0, L_000002a67f5661c8;
L_000002a67f562740 .arith/sub 34, L_000002a67f5636e0, L_000002a67f566210;
L_000002a67f563c80 .part/v.s v000002a67f552510_0, L_000002a67f562740, 16;
L_000002a67f563f00 .extend/s 32, L_000002a67f563c80;
L_000002a67f562880 .array/port v000002a67f54e150, L_000002a67f562920;
L_000002a67f5640e0 .concat [ 9 23 0 0], v000002a67f54d250_0, L_000002a67f566258;
L_000002a67f563fa0 .arith/mult 32, L_000002a67f5640e0, L_000002a67f5662a0;
L_000002a67f564180 .concat [ 7 25 0 0], v000002a67f54de30_0, L_000002a67f5662e8;
L_000002a67f562920 .arith/sum 32, L_000002a67f563fa0, L_000002a67f564180;
L_000002a67f5629c0 .extend/s 32, L_000002a67f562880;
L_000002a67f562b00 .arith/mult 32, L_000002a67f563f00, L_000002a67f5629c0;
L_000002a67f563460 .arith/sum 32, v000002a67f54e5b0_0, L_000002a67f562b00;
S_000002a67f54f300 .scope module, "u_l2" "layer2_generator" 12 148, 14 5 0, S_000002a67f1ef2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002a67f54e6f0_0 .net *"_ivl_0", 31 0, L_000002a67f564720;  1 drivers
v000002a67f54e830_0 .net *"_ivl_11", 31 0, L_000002a67f5635a0;  1 drivers
L_000002a67f566408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f54d2f0_0 .net/2u *"_ivl_12", 31 0, L_000002a67f566408;  1 drivers
v000002a67f54eb50_0 .net *"_ivl_14", 31 0, L_000002a67f563640;  1 drivers
v000002a67f54ea10_0 .net *"_ivl_16", 33 0, L_000002a67f5647c0;  1 drivers
L_000002a67f566450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a67f54eab0_0 .net *"_ivl_19", 1 0, L_000002a67f566450;  1 drivers
L_000002a67f566498 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002a67f54ed30_0 .net/2s *"_ivl_20", 33 0, L_000002a67f566498;  1 drivers
v000002a67f54d390_0 .net/s *"_ivl_22", 33 0, L_000002a67f5642c0;  1 drivers
v000002a67f54d430_0 .net/s *"_ivl_26", 31 0, L_000002a67f5644a0;  1 drivers
v000002a67f54d570_0 .net *"_ivl_28", 15 0, L_000002a67f562e20;  1 drivers
L_000002a67f566330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54d930_0 .net *"_ivl_3", 22 0, L_000002a67f566330;  1 drivers
v000002a67f550b30_0 .net *"_ivl_30", 31 0, L_000002a67f563780;  1 drivers
L_000002a67f5664e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f5508b0_0 .net *"_ivl_33", 22 0, L_000002a67f5664e0;  1 drivers
L_000002a67f566528 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002a67f54fff0_0 .net/2u *"_ivl_34", 31 0, L_000002a67f566528;  1 drivers
v000002a67f550a90_0 .net *"_ivl_37", 31 0, L_000002a67f562ec0;  1 drivers
v000002a67f550450_0 .net *"_ivl_38", 31 0, L_000002a67f562100;  1 drivers
L_000002a67f566378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f5513f0_0 .net/2u *"_ivl_4", 31 0, L_000002a67f566378;  1 drivers
L_000002a67f566570 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f5501d0_0 .net *"_ivl_41", 22 0, L_000002a67f566570;  1 drivers
v000002a67f550ef0_0 .net *"_ivl_42", 31 0, L_000002a67f562f60;  1 drivers
v000002a67f550090_0 .net/s *"_ivl_44", 31 0, L_000002a67f562240;  1 drivers
v000002a67f551e90_0 .net *"_ivl_6", 31 0, L_000002a67f564220;  1 drivers
L_000002a67f5663c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002a67f5504f0_0 .net/2u *"_ivl_8", 31 0, L_000002a67f5663c0;  1 drivers
v000002a67f5512b0_0 .var/s "accumulator", 31 0;
v000002a67f550bd0_0 .var/s "bias_shifted", 31 0;
v000002a67f550810_0 .var "busy", 0 0;
v000002a67f551350_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f5510d0_0 .net/s "current_input", 15 0, L_000002a67f564400;  1 drivers
v000002a67f550f90_0 .net/s "current_product", 31 0, L_000002a67f5630a0;  1 drivers
v000002a67f5515d0_0 .var "done", 0 0;
v000002a67f551210_0 .net/s "flat_input_flat", 4095 0, v000002a67f54d7f0_0;  alias, 1 drivers
v000002a67f551530_0 .var/s "flat_output_flat", 4095 0;
v000002a67f550950_0 .var "input_idx", 8 0;
v000002a67f551c10 .array/s "layer2_gen_bias", 255 0, 15 0;
v000002a67f551670 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000002a67f551170_0 .var "neuron_idx", 8 0;
v000002a67f5506d0_0 .net/s "next_acc", 31 0, L_000002a67f562060;  1 drivers
v000002a67f550d10_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f551490_0 .net "start", 0 0, v000002a67f5558f0_0;  1 drivers
L_000002a67f564720 .concat [ 9 23 0 0], v000002a67f550950_0, L_000002a67f566330;
L_000002a67f564220 .arith/sum 32, L_000002a67f564720, L_000002a67f566378;
L_000002a67f5635a0 .arith/mult 32, L_000002a67f564220, L_000002a67f5663c0;
L_000002a67f563640 .arith/sub 32, L_000002a67f5635a0, L_000002a67f566408;
L_000002a67f5647c0 .concat [ 32 2 0 0], L_000002a67f563640, L_000002a67f566450;
L_000002a67f5642c0 .arith/sub 34, L_000002a67f5647c0, L_000002a67f566498;
L_000002a67f564400 .part/v.s v000002a67f54d7f0_0, L_000002a67f5642c0, 16;
L_000002a67f5644a0 .extend/s 32, L_000002a67f564400;
L_000002a67f562e20 .array/port v000002a67f551670, L_000002a67f562f60;
L_000002a67f563780 .concat [ 9 23 0 0], v000002a67f551170_0, L_000002a67f5664e0;
L_000002a67f562ec0 .arith/mult 32, L_000002a67f563780, L_000002a67f566528;
L_000002a67f562100 .concat [ 9 23 0 0], v000002a67f550950_0, L_000002a67f566570;
L_000002a67f562f60 .arith/sum 32, L_000002a67f562ec0, L_000002a67f562100;
L_000002a67f562240 .extend/s 32, L_000002a67f562e20;
L_000002a67f5630a0 .arith/mult 32, L_000002a67f5644a0, L_000002a67f562240;
L_000002a67f562060 .arith/sum 32, v000002a67f5512b0_0, L_000002a67f5630a0;
S_000002a67f54fdf0 .scope module, "u_l3" "layer3_generator" 12 157, 15 5 0, S_000002a67f1ef2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002a67f551850_0 .net *"_ivl_0", 31 0, L_000002a67f5638c0;  1 drivers
v000002a67f551a30_0 .net *"_ivl_11", 31 0, L_000002a67f564540;  1 drivers
L_000002a67f566690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f551710_0 .net/2u *"_ivl_12", 31 0, L_000002a67f566690;  1 drivers
v000002a67f5517b0_0 .net *"_ivl_14", 31 0, L_000002a67f562c40;  1 drivers
v000002a67f551990_0 .net *"_ivl_16", 33 0, L_000002a67f5631e0;  1 drivers
L_000002a67f5666d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a67f5518f0_0 .net *"_ivl_19", 1 0, L_000002a67f5666d8;  1 drivers
L_000002a67f566720 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002a67f5503b0_0 .net/2s *"_ivl_20", 33 0, L_000002a67f566720;  1 drivers
v000002a67f550e50_0 .net/s *"_ivl_22", 33 0, L_000002a67f563000;  1 drivers
v000002a67f551ad0_0 .net/s *"_ivl_26", 31 0, L_000002a67f564ae0;  1 drivers
v000002a67f550270_0 .net *"_ivl_28", 15 0, L_000002a67f564a40;  1 drivers
L_000002a67f5665b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f550310_0 .net *"_ivl_3", 22 0, L_000002a67f5665b8;  1 drivers
v000002a67f551b70_0 .net *"_ivl_30", 31 0, L_000002a67f564b80;  1 drivers
L_000002a67f566768 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f550130_0 .net *"_ivl_33", 23 0, L_000002a67f566768;  1 drivers
L_000002a67f5667b0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002a67f551cb0_0 .net/2u *"_ivl_34", 31 0, L_000002a67f5667b0;  1 drivers
v000002a67f551d50_0 .net *"_ivl_37", 31 0, L_000002a67f565120;  1 drivers
v000002a67f551030_0 .net *"_ivl_38", 31 0, L_000002a67f5651c0;  1 drivers
L_000002a67f566600 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a67f551df0_0 .net/2u *"_ivl_4", 31 0, L_000002a67f566600;  1 drivers
L_000002a67f5667f8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f550590_0 .net *"_ivl_41", 22 0, L_000002a67f5667f8;  1 drivers
v000002a67f550c70_0 .net *"_ivl_42", 31 0, L_000002a67f564c20;  1 drivers
v000002a67f550630_0 .net/s *"_ivl_44", 31 0, L_000002a67f564d60;  1 drivers
v000002a67f550770_0 .net *"_ivl_6", 31 0, L_000002a67f562ce0;  1 drivers
L_000002a67f566648 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002a67f5509f0_0 .net/2u *"_ivl_8", 31 0, L_000002a67f566648;  1 drivers
v000002a67f550db0_0 .var/s "accumulator", 31 0;
v000002a67f554630_0 .var/s "bias_shifted", 31 0;
v000002a67f5525b0_0 .var "busy", 0 0;
v000002a67f552010_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f552470_0 .net/s "current_input", 15 0, L_000002a67f5622e0;  1 drivers
v000002a67f553410_0 .net/s "current_product", 31 0, L_000002a67f565260;  1 drivers
v000002a67f5539b0_0 .var "done", 0 0;
v000002a67f552f10_0 .net/s "flat_input_flat", 4095 0, v000002a67f551530_0;  alias, 1 drivers
v000002a67f5537d0_0 .var/s "flat_output_flat", 2047 0;
v000002a67f553550_0 .var "input_idx", 8 0;
v000002a67f552650 .array/s "layer3_gen_bias", 127 0, 15 0;
v000002a67f552330 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000002a67f5526f0_0 .var "neuron_idx", 7 0;
v000002a67f5532d0_0 .net/s "next_acc", 31 0, L_000002a67f5656c0;  1 drivers
v000002a67f553230_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f5535f0_0 .net "start", 0 0, v000002a67f554c70_0;  1 drivers
L_000002a67f5638c0 .concat [ 9 23 0 0], v000002a67f553550_0, L_000002a67f5665b8;
L_000002a67f562ce0 .arith/sum 32, L_000002a67f5638c0, L_000002a67f566600;
L_000002a67f564540 .arith/mult 32, L_000002a67f562ce0, L_000002a67f566648;
L_000002a67f562c40 .arith/sub 32, L_000002a67f564540, L_000002a67f566690;
L_000002a67f5631e0 .concat [ 32 2 0 0], L_000002a67f562c40, L_000002a67f5666d8;
L_000002a67f563000 .arith/sub 34, L_000002a67f5631e0, L_000002a67f566720;
L_000002a67f5622e0 .part/v.s v000002a67f551530_0, L_000002a67f563000, 16;
L_000002a67f564ae0 .extend/s 32, L_000002a67f5622e0;
L_000002a67f564a40 .array/port v000002a67f552330, L_000002a67f564c20;
L_000002a67f564b80 .concat [ 8 24 0 0], v000002a67f5526f0_0, L_000002a67f566768;
L_000002a67f565120 .arith/mult 32, L_000002a67f564b80, L_000002a67f5667b0;
L_000002a67f5651c0 .concat [ 9 23 0 0], v000002a67f553550_0, L_000002a67f5667f8;
L_000002a67f564c20 .arith/sum 32, L_000002a67f565120, L_000002a67f5651c0;
L_000002a67f564d60 .extend/s 32, L_000002a67f564a40;
L_000002a67f565260 .arith/mult 32, L_000002a67f564ae0, L_000002a67f564d60;
L_000002a67f5656c0 .arith/sum 32, v000002a67f550db0_0, L_000002a67f565260;
S_000002a67f54efe0 .scope module, "u_seed_fifo" "sync_fifo" 12 109, 10 9 0, S_000002a67f1ef2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_000002a67f3165a0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000110>;
P_000002a67f3165d8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000002a67f316610 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000001000000>;
L_000002a67f4078c0 .functor AND 1, v000002a67f55c540_0, L_000002a67f5627e0, C4<1>, C4<1>;
L_000002a67f4079a0 .functor AND 1, v000002a67f5544f0_0, L_000002a67f563e60, C4<1>, C4<1>;
v000002a67f5521f0_0 .net *"_ivl_1", 0 0, L_000002a67f5627e0;  1 drivers
v000002a67f553c30_0 .net *"_ivl_5", 0 0, L_000002a67f563e60;  1 drivers
v000002a67f552150_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f553190_0 .var "count", 6 0;
v000002a67f552790_0 .var "count_next", 6 0;
v000002a67f553690_0 .var "empty", 0 0;
v000002a67f552a10_0 .var "full", 0 0;
v000002a67f552bf0_0 .var "level", 6 0;
v000002a67f5534b0 .array "mem", 63 0, 15 0;
v000002a67f5528d0_0 .var "rd_data", 15 0;
v000002a67f552830_0 .net "rd_do", 0 0, L_000002a67f4079a0;  1 drivers
v000002a67f552970_0 .net "rd_en", 0 0, v000002a67f5544f0_0;  1 drivers
v000002a67f554770_0 .var "rd_ptr", 5 0;
v000002a67f553b90_0 .var "rd_valid", 0 0;
v000002a67f552fb0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f554310_0 .net "wr_data", 15 0, v000002a67f55d760_0;  alias, 1 drivers
v000002a67f5523d0_0 .net "wr_do", 0 0, L_000002a67f4078c0;  1 drivers
v000002a67f5520b0_0 .net "wr_en", 0 0, v000002a67f55c540_0;  alias, 1 drivers
v000002a67f552ab0_0 .var "wr_ptr", 5 0;
E_000002a67f4acb90 .event anyedge, v000002a67f553190_0, v000002a67f5523d0_0, v000002a67f552830_0;
L_000002a67f5627e0 .reduce/nor v000002a67f552a10_0;
L_000002a67f563e60 .reduce/nor v000002a67f553690_0;
S_000002a67f54fad0 .scope module, "u_loader" "pixel_serial_loader" 4 90, 16 23 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_000002a67f2c7840 .param/l "COLLECT" 1 16 107, C4<00>;
P_000002a67f2c7878 .param/l "DATA_WIDTH" 0 16 25, +C4<00000000000000000000000000010000>;
P_000002a67f2c78b0 .param/l "FIFO_ADDR_W" 0 16 28, +C4<00000000000000000000000000001010>;
P_000002a67f2c78e8 .param/l "FIFO_DEPTH" 0 16 27, +C4<00000000000000000000010000000000>;
P_000002a67f2c7920 .param/l "FRAME_SLOT_W" 0 16 29, +C4<00000000000000000000000000000100>;
P_000002a67f2c7958 .param/l "LOAD_CAP" 1 16 109, C4<10>;
P_000002a67f2c7990 .param/l "LOAD_REQ" 1 16 108, C4<01>;
P_000002a67f2c79c8 .param/l "PIXEL_COUNT" 0 16 24, +C4<00000000000000000000001100010000>;
P_000002a67f2c7a00 .param/l "PIXEL_SCALE" 0 16 26, +C4<00000000000000000000000000001000>;
P_000002a67f2c7a38 .param/l "READY" 1 16 110, C4<11>;
L_000002a67f407310 .functor AND 1, v000002a67f562a60_0, L_000002a67f563280, C4<1>, C4<1>;
L_000002a67f566018 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000002a67f555e90_0 .net/2u *"_ivl_4", 15 0, L_000002a67f566018;  1 drivers
L_000002a67f566060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a67f5548b0_0 .net/2u *"_ivl_6", 15 0, L_000002a67f566060;  1 drivers
v000002a67f5549f0_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f554a90_0 .net "fifo_din", 15 0, L_000002a67f5624c0;  1 drivers
v000002a67f554b30_0 .net "fifo_empty", 0 0, v000002a67f555990_0;  1 drivers
v000002a67f554bd0_0 .net "fifo_full", 0 0, v000002a67f555ad0_0;  1 drivers
v000002a67f554db0_0 .net "fifo_level", 10 0, v000002a67f554f90_0;  1 drivers
v000002a67f554e50_0 .net "fifo_rd_data", 15 0, v000002a67f555b70_0;  1 drivers
v000002a67f559040_0 .net "fifo_rd_en", 0 0, v000002a67f5590e0_0;  1 drivers
v000002a67f5590e0_0 .var "fifo_rd_en_r", 0 0;
v000002a67f559180_0 .net "fifo_rd_valid", 0 0, v000002a67f554950_0;  1 drivers
v000002a67f559c20_0 .net "frame_consume", 0 0, v000002a67f55d620_0;  1 drivers
v000002a67f559680_0 .var "frame_dequeue_flag", 0 0;
v000002a67f559cc0_0 .var "frame_flat", 12543 0;
v000002a67f558a00_0 .var "frame_slots", 4 0;
v000002a67f559720_0 .var "frame_valid", 0 0;
v000002a67f559400_0 .var "load_idx", 15 0;
v000002a67f559900_0 .net "pixel_accept", 0 0, L_000002a67f407310;  1 drivers
v000002a67f559220_0 .net "pixel_bit", 0 0, v000002a67f5633c0_0;  alias, 1 drivers
v000002a67f558dc0_0 .net "pixel_bit_ready", 0 0, L_000002a67f563280;  alias, 1 drivers
v000002a67f559360_0 .net "pixel_bit_valid", 0 0, v000002a67f562a60_0;  alias, 1 drivers
v000002a67f5599a0_0 .var "pixel_count", 15 0;
v000002a67f558aa0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f559ea0_0 .var "state", 1 0;
L_000002a67f563280 .reduce/nor v000002a67f555ad0_0;
L_000002a67f5624c0 .functor MUXZ 16, L_000002a67f566060, L_000002a67f566018, v000002a67f5633c0_0, C4<>;
S_000002a67f54f7b0 .scope module, "u_pixel_fifo" "sync_fifo" 16 62, 10 9 0, S_000002a67f54fad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000002a67f317830 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001010>;
P_000002a67f317868 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000002a67f3178a0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000010000000000>;
L_000002a67f407460 .functor AND 1, L_000002a67f407310, L_000002a67f563dc0, C4<1>, C4<1>;
L_000002a67f4074d0 .functor AND 1, v000002a67f5590e0_0, L_000002a67f562d80, C4<1>, C4<1>;
v000002a67f5555d0_0 .net *"_ivl_1", 0 0, L_000002a67f563dc0;  1 drivers
v000002a67f554d10_0 .net *"_ivl_5", 0 0, L_000002a67f562d80;  1 drivers
v000002a67f555d50_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f555670_0 .var "count", 10 0;
v000002a67f5557b0_0 .var "count_next", 10 0;
v000002a67f555990_0 .var "empty", 0 0;
v000002a67f555ad0_0 .var "full", 0 0;
v000002a67f554f90_0 .var "level", 10 0;
v000002a67f555710 .array "mem", 1023 0, 15 0;
v000002a67f555b70_0 .var "rd_data", 15 0;
v000002a67f555c10_0 .net "rd_do", 0 0, L_000002a67f4074d0;  1 drivers
v000002a67f555170_0 .net "rd_en", 0 0, v000002a67f5590e0_0;  alias, 1 drivers
v000002a67f555210_0 .var "rd_ptr", 9 0;
v000002a67f554950_0 .var "rd_valid", 0 0;
v000002a67f555cb0_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f5550d0_0 .net "wr_data", 15 0, L_000002a67f5624c0;  alias, 1 drivers
v000002a67f555030_0 .net "wr_do", 0 0, L_000002a67f407460;  1 drivers
v000002a67f555df0_0 .net "wr_en", 0 0, L_000002a67f407310;  alias, 1 drivers
v000002a67f554810_0 .var "wr_ptr", 9 0;
E_000002a67f4accd0 .event anyedge, v000002a67f555670_0, v000002a67f555030_0, v000002a67f555c10_0;
L_000002a67f563dc0 .reduce/nor v000002a67f555ad0_0;
L_000002a67f562d80 .reduce/nor v000002a67f555990_0;
S_000002a67f54f940 .scope module, "u_seed_bank" "seed_lfsr_bank" 4 139, 17 10 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_000002a67f316de0 .param/l "DATA_WIDTH" 0 17 12, +C4<00000000000000000000000000010000>;
P_000002a67f316e18 .param/l "INDEX_WIDTH" 1 17 31, +C4<00000000000000000000000000000110>;
P_000002a67f316e50 .param/l "SEED_COUNT" 0 17 11, +C4<00000000000000000000000001000000>;
L_000002a67f407540 .functor XOR 1, L_000002a67f564680, L_000002a67f563500, C4<0>, C4<0>;
L_000002a67f4075b0 .functor XOR 1, L_000002a67f407540, L_000002a67f563960, C4<0>, C4<0>;
L_000002a67f4066d0 .functor XOR 1, L_000002a67f4075b0, L_000002a67f562420, C4<0>, C4<0>;
v000002a67f5597c0_0 .net *"_ivl_1", 0 0, L_000002a67f564680;  1 drivers
v000002a67f5588c0_0 .net *"_ivl_11", 0 0, L_000002a67f562420;  1 drivers
v000002a67f558e60_0 .net *"_ivl_3", 0 0, L_000002a67f563500;  1 drivers
v000002a67f559540_0 .net *"_ivl_4", 0 0, L_000002a67f407540;  1 drivers
v000002a67f559ae0_0 .net *"_ivl_7", 0 0, L_000002a67f563960;  1 drivers
v000002a67f5595e0_0 .net *"_ivl_8", 0 0, L_000002a67f4075b0;  1 drivers
v000002a67f558f00_0 .var "busy", 0 0;
v000002a67f558960_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f559d60_0 .var "done", 0 0;
v000002a67f559860_0 .net "feedback", 0 0, L_000002a67f4066d0;  1 drivers
v000002a67f559e00_0 .var "lfsr", 15 0;
v000002a67f558b40_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f559a40_0 .var "sample_idx", 6 0;
v000002a67f559b80_0 .var "seed_flat", 1023 0;
v000002a67f558be0_0 .net "start", 0 0, v000002a67f55dc60_0;  1 drivers
L_000002a67f564680 .part v000002a67f559e00_0, 15, 1;
L_000002a67f563500 .part v000002a67f559e00_0, 13, 1;
L_000002a67f563960 .part v000002a67f559e00_0, 12, 1;
L_000002a67f562420 .part v000002a67f559e00_0, 10, 1;
S_000002a67f54f490 .scope function.vec4.u32, "calc_width" "calc_width" 17 21, 17 21 0, S_000002a67f54f940;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_000002a67f54f490
v000002a67f5592c0_0 .var/i "i", 31 0;
v000002a67f558820_0 .var/i "value", 31 0;
TD_digit_identifier_tb.dut.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000002a67f558820_0;
    %subi 1, 0, 32;
    %store/vec4 v000002a67f5592c0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000002a67f5592c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.13, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000002a67f5592c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002a67f5592c0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000002a67f54f620 .scope module, "u_vector_expander" "vector_expander" 4 231, 18 11 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000002a67f41f690 .param/l "DATA_WIDTH" 0 18 14, +C4<00000000000000000000000000010000>;
P_000002a67f41f6c8 .param/l "INPUT_COUNT" 0 18 12, +C4<00000000000000000000000010000000>;
P_000002a67f41f700 .param/l "IN_IDX_WIDTH" 1 18 43, +C4<00000000000000000000000000000111>;
P_000002a67f41f738 .param/l "OUTPUT_COUNT" 0 18 13, +C4<00000000000000000000000100000000>;
P_000002a67f41f770 .param/l "OUT_IDX_WIDTH" 1 18 42, +C4<00000000000000000000000000001000>;
v000002a67f557920_0 .var "busy", 0 0;
v000002a67f556d40_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f558140_0 .var "done", 0 0;
v000002a67f557060_0 .var "input_buffer", 2047 0;
v000002a67f556fc0_0 .var/i "lut_idx", 31 0;
v000002a67f557f60_0 .var "out_idx", 7 0;
v000002a67f5574c0_0 .var "processing", 0 0;
v000002a67f557c40_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f557380 .array "src_index_lut", 255 0, 6 0;
v000002a67f557ce0_0 .net "start", 0 0, v000002a67f55c5e0_0;  1 drivers
v000002a67f557ec0_0 .net "vector_in", 2047 0, v000002a67f5565c0_0;  alias, 1 drivers
v000002a67f558320_0 .var "vector_out", 4095 0;
S_000002a67f54fc60 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 18 32, 18 32 0, S_000002a67f54f620;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000002a67f54fc60
v000002a67f558d20_0 .var/i "i", 31 0;
v000002a67f558fa0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.dut.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f558fa0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002a67f558d20_0, 0, 32;
T_4.14 ;
    %load/vec4 v000002a67f558d20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.15, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f558d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002a67f558d20_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %end;
S_000002a67f54f170 .scope module, "u_vector_sigmoid" "vector_sigmoid" 4 192, 19 21 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000002a67f222950 .param/l "DATA_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_000002a67f222988 .param/l "ELEMENT_COUNT" 0 19 22, +C4<00000000000000000000000010000000>;
P_000002a67f2229c0 .param/l "INDEX_WIDTH" 1 19 52, +C4<00000000000000000000000000000111>;
P_000002a67f2229f8 .param/l "Q_FRAC" 0 19 24, +C4<00000000000000000000000000001000>;
v000002a67f5579c0_0 .var "busy", 0 0;
v000002a67f556200_0 .var "capture_idx", 7 0;
v000002a67f558780_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f5562a0_0 .net "data_in", 2047 0, v000002a67f55c860_0;  1 drivers
v000002a67f5565c0_0 .var "data_out", 2047 0;
v000002a67f5586e0_0 .var "done", 0 0;
v000002a67f557560_0 .var "feed_idx", 7 0;
v000002a67f558640_0 .var "feed_pending", 0 0;
v000002a67f558280_0 .var "processing", 0 0;
v000002a67f556020_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f556340_0 .var/s "sigmoid_in", 15 0;
v000002a67f558000_0 .net/s "sigmoid_out", 15 0, v000002a67f556840_0;  1 drivers
v000002a67f556700_0 .var "stage_valid", 0 0;
v000002a67f556520_0 .net "start", 0 0, v000002a67f55c900_0;  1 drivers
S_000002a67f55a980 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 42, 19 42 0, S_000002a67f54f170;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000002a67f55a980
v000002a67f556480_0 .var/i "i", 31 0;
v000002a67f5563e0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.dut.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f5563e0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002a67f556480_0, 0, 32;
T_5.16 ;
    %load/vec4 v000002a67f556480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.17, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f556480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002a67f556480_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %end;
S_000002a67f55a340 .scope module, "shared_sigmoid" "sigmoid_approx" 19 66, 20 13 0, S_000002a67f54f170;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000002a67f420d10 .param/l "DATA_WIDTH" 0 20 14, +C4<00000000000000000000000000010000>;
P_000002a67f420d48 .param/l "HALF_Q" 1 20 23, +C4<0000000010000000>;
P_000002a67f420d80 .param/l "ONE_Q" 1 20 22, +C4<0000000100000000>;
P_000002a67f420db8 .param/l "Q_FRAC" 0 20 15, +C4<00000000000000000000000000001000>;
P_000002a67f420df0 .param/l "SAT_LIMIT" 0 20 16, +C4<00000000000000000000010000000000>;
v000002a67f557420_0 .net/s *"_ivl_0", 17 0, L_000002a67f5653a0;  1 drivers
v000002a67f557600_0 .net *"_ivl_4", 15 0, L_000002a67f565ee0;  1 drivers
L_000002a67f566840 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000002a67f556160_0 .net/2s *"_ivl_6", 17 0, L_000002a67f566840;  1 drivers
v000002a67f5576a0_0 .net/s "approx", 17 0, L_000002a67f564fe0;  1 drivers
v000002a67f5560c0_0 .net/s "data_in", 15 0, v000002a67f556340_0;  1 drivers
v000002a67f556840_0 .var/s "data_out", 15 0;
v000002a67f557d80_0 .net/s "scaled", 17 0, L_000002a67f5659e0;  1 drivers
E_000002a67f4ac410 .event anyedge, v000002a67f5560c0_0, v000002a67f5576a0_0;
L_000002a67f5653a0 .extend/s 18, v000002a67f556340_0;
L_000002a67f565ee0 .part L_000002a67f5653a0, 2, 16;
L_000002a67f5659e0 .extend/s 18, L_000002a67f565ee0;
L_000002a67f564fe0 .arith/sum 18, L_000002a67f566840, L_000002a67f5659e0;
S_000002a67f55a4d0 .scope module, "u_vector_upsampler" "vector_upsampler" 4 245, 21 13 0, S_000002a67f3f3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000002a67f41e910 .param/l "DATA_WIDTH" 0 21 16, +C4<00000000000000000000000000010000>;
P_000002a67f41e948 .param/l "INPUT_COUNT" 0 21 14, +C4<00000000000000000000000010000000>;
P_000002a67f41e980 .param/l "IN_IDX_WIDTH" 1 21 45, +C4<00000000000000000000000000000111>;
P_000002a67f41e9b8 .param/l "OUTPUT_COUNT" 0 21 15, +C4<00000000000000000000001100010000>;
P_000002a67f41e9f0 .param/l "OUT_IDX_WIDTH" 1 21 44, +C4<00000000000000000000000000001010>;
v000002a67f5568e0_0 .var "busy", 0 0;
v000002a67f5585a0_0 .net "clk", 0 0, v000002a67f55f060_0;  alias, 1 drivers
v000002a67f557740_0 .var "done", 0 0;
v000002a67f557ba0_0 .var "input_buffer", 2047 0;
v000002a67f557880_0 .var/i "lut_idx", 31 0;
v000002a67f5577e0_0 .var "out_idx", 9 0;
v000002a67f5581e0_0 .var "processing", 0 0;
v000002a67f557a60_0 .net "rst", 0 0, v000002a67f563d20_0;  alias, 1 drivers
v000002a67f557e20 .array "src_index_lut", 783 0, 6 0;
v000002a67f556a20_0 .net "start", 0 0, v000002a67f55f7e0_0;  1 drivers
v000002a67f556de0_0 .net "vector_in", 2047 0, v000002a67f5565c0_0;  alias, 1 drivers
v000002a67f557100_0 .var "vector_out", 12543 0;
S_000002a67f55a7f0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 34, 21 34 0, S_000002a67f55a4d0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000002a67f55a7f0
v000002a67f5580a0_0 .var/i "i", 31 0;
v000002a67f557b00_0 .var/i "value", 31 0;
TD_digit_identifier_tb.dut.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f557b00_0;
    %subi 1, 0, 32;
    %store/vec4 v000002a67f5580a0_0, 0, 32;
T_6.18 ;
    %load/vec4 v000002a67f5580a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.19, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002a67f5580a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002a67f5580a0_0, 0, 32;
    %jmp T_6.18;
T_6.19 ;
    %end;
S_000002a67f55ab10 .scope autofunction.vec4.s16, "expected_word" "expected_word" 3 67, 3 67 0, S_000002a67f1c4c40;
 .timescale -9 -12;
; Variable expected_word is vec4 return value of scope S_000002a67f55ab10
v000002a67f55fe20_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.expected_word ;
    %load/vec4 v000002a67f55f600_0;
    %load/vec4 v000002a67f55fe20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to expected_word (store_vec4_to_lval)
    %end;
S_000002a67f55aca0 .scope autofunction.vec4.s16, "sample_word" "sample_word" 3 63, 3 63 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f55ea20_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_000002a67f55aca0
TD_digit_identifier_tb.sample_word ;
    %load/vec4 v000002a67f55fc40_0;
    %load/vec4 v000002a67f55ea20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_000002a67f55bdd0 .scope task, "stream_digit_frame" "stream_digit_frame" 3 146, 3 146 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f55f740_0 .var/i "idx", 31 0;
E_000002a67f4ac350 .event posedge, v000002a67f4b8230_0;
TD_digit_identifier_tb.stream_digit_frame ;
    %vpi_call/w 3 149 "$display", "[TB] Streaming %0d serialized pixels into gan_serial_top", P_000002a67f420158 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f55f740_0, 0, 32;
T_9.20 ;
    %load/vec4 v000002a67f55f740_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_9.21, 5;
    %alloc S_000002a67f55aca0;
    %load/vec4 v000002a67f55f740_0;
    %store/vec4 v000002a67f55ea20_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.sample_word, S_000002a67f55aca0;
    %free S_000002a67f55aca0;
    %or/r;
    %store/vec4 v000002a67f5633c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a67f562a60_0, 0, 1;
    %wait E_000002a67f4ac350;
T_9.22 ;
    %load/vec4 v000002a67f5626a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.23, 8;
    %wait E_000002a67f4ac350;
    %jmp T_9.22;
T_9.23 ;
    %load/vec4 v000002a67f55f740_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f55f740_0, 0, 32;
    %jmp T_9.20;
T_9.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f562a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f5633c0_0, 0, 1;
    %end;
S_000002a67f55a1b0 .scope module, "u_comb_done" "combinational_done_block" 3 56, 22 12 0, S_000002a67f1c4c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12544 "sample_flat";
    .port_info 1 /OUTPUT 12544 "expected_flat";
    .port_info 2 /OUTPUT 1 "has_expected";
    .port_info 3 /OUTPUT 1 "data_valid";
P_000002a67f316650 .param/str "EXPECTED_MEM_PATH" 0 22 15, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000002a67f316688 .param/l "PIXEL_COUNT" 0 22 13, +C4<00000000000000000000001100010000>;
P_000002a67f3166c0 .param/str "SAMPLE_MEM_PATH" 0 22 14, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000002a67f55f6a0_0 .var "data_valid", 0 0;
v000002a67f55f880_0 .var/i "expected_fh", 31 0;
v000002a67f55f4c0_0 .var "expected_flat", 12543 0;
v000002a67f55eac0 .array "expected_mem", 783 0, 15 0;
v000002a67f55ef20_0 .var "has_expected", 0 0;
v000002a67f55f420_0 .var/i "idx", 31 0;
v000002a67f55f2e0_0 .var "sample_flat", 12543 0;
v000002a67f55f240 .array "sample_mem", 783 0, 15 0;
S_000002a67f55a020 .scope task, "validate_against_expected" "validate_against_expected" 3 222, 3 222 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f55eb60_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.validate_against_expected ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f564360_0, 0, 32;
    %load/vec4 v000002a67f55f100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %vpi_call/w 3 227 "$display", "[TB] No expected snapshot present; skipping combinational validation block." {0 0 0};
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f55eb60_0, 0, 32;
T_10.26 ;
    %load/vec4 v000002a67f55eb60_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_10.27, 5;
    %ix/getv/s 4, v000002a67f55eb60_0;
    %load/vec4a v000002a67f55f560, 4;
    %alloc S_000002a67f55ab10;
    %load/vec4 v000002a67f55eb60_0;
    %store/vec4 v000002a67f55fe20_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000002a67f55ab10;
    %free S_000002a67f55ab10;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v000002a67f564360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f564360_0, 0, 32;
    %load/vec4 v000002a67f564360_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.30, 5;
    %alloc S_000002a67f55ab10;
    %load/vec4 v000002a67f55eb60_0;
    %store/vec4 v000002a67f55fe20_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000002a67f55ab10;
    %free S_000002a67f55ab10;
    %vpi_call/w 3 233 "$display", "[TB] expected mismatch idx %0d exp %04x got %04x", v000002a67f55eb60_0, S<0,vec4,u16>, &A<v000002a67f55f560, v000002a67f55eb60_0 > {1 0 0};
T_10.30 ;
T_10.28 ;
    %load/vec4 v000002a67f55eb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f55eb60_0, 0, 32;
    %jmp T_10.26;
T_10.27 ;
    %load/vec4 v000002a67f564360_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %vpi_call/w 3 238 "$display", "[TB] PASS: generated frame matches combinational reference snapshot." {0 0 0};
    %jmp T_10.33;
T_10.32 ;
    %vpi_call/w 3 240 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %0d mismatches vs combinational reference", v000002a67f564360_0 {0 0 0};
T_10.33 ;
T_10.25 ;
    %end;
S_000002a67f55b920 .scope task, "wait_for_done" "wait_for_done" 3 161, 3 161 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f55f9c0_0 .var/i "cycles", 31 0;
v000002a67f55fb00_0 .var/i "max_cycles", 31 0;
TD_digit_identifier_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f55f9c0_0, 0, 32;
T_11.34 ;
    %load/vec4 v000002a67f5621a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.35, 8;
    %wait E_000002a67f4ac350;
    %load/vec4 v000002a67f55f9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f55f9c0_0, 0, 32;
    %load/vec4 v000002a67f55fb00_0;
    %load/vec4 v000002a67f55f9c0_0;
    %cmp/s;
    %jmp/0xz  T_11.36, 5;
    %vpi_call/w 3 169 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for gan_serial_top to assert done" {0 0 0};
T_11.36 ;
    %jmp T_11.34;
T_11.35 ;
    %end;
S_000002a67f55afc0 .scope task, "write_metrics" "write_metrics" 3 246, 3 246 0, S_000002a67f1c4c40;
 .timescale -9 -12;
v000002a67f55f920_0 .var/i "fh", 31 0;
TD_digit_identifier_tb.write_metrics ;
    %vpi_func 3 249 "$fopen" 32, P_000002a67f4200e8, "w" {0 0 0};
    %store/vec4 v000002a67f55f920_0, 0, 32;
    %load/vec4 v000002a67f55f920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.38, 4;
    %vpi_call/w 3 251 "$error", "[TB] Unable to write metrics log %s", P_000002a67f4200e8 {0 0 0};
    %jmp T_12.39;
T_12.38 ;
    %vpi_call/w 3 253 "$fdisplay", v000002a67f55f920_0, "disc_fake_score=%0d", v000002a67f55fce0_0 {0 0 0};
    %vpi_call/w 3 254 "$fdisplay", v000002a67f55f920_0, "disc_fake_flag=%0b", v000002a67f55e980_0 {0 0 0};
    %vpi_call/w 3 255 "$fdisplay", v000002a67f55f920_0, "disc_real_score=%0d", v000002a67f564040_0 {0 0 0};
    %vpi_call/w 3 256 "$fdisplay", v000002a67f55f920_0, "disc_real_flag=%0b", v000002a67f55fd80_0 {0 0 0};
    %vpi_call/w 3 257 "$fdisplay", v000002a67f55f920_0, "avg_abs_diff_q8_8=%0d", v000002a67f562380_0 {0 0 0};
    %vpi_call/w 3 258 "$fdisplay", v000002a67f55f920_0, "max_abs_diff_q8_8=%0d", v000002a67f563140_0 {0 0 0};
    %vpi_call/w 3 259 "$fdisplay", v000002a67f55f920_0, "combinational_expected=%0b", v000002a67f55f100_0 {0 0 0};
    %load/vec4 v000002a67f55f100_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.40, 8;
    %load/vec4 v000002a67f564360_0;
    %jmp/1 T_12.41, 8;
T_12.40 ; End of true expr.
    %pushi/vec4 4294967295, 0, 32;
    %jmp/0 T_12.41, 8;
 ; End of false expr.
    %blend;
T_12.41;
    %vpi_call/w 3 260 "$fdisplay", v000002a67f55f920_0, "expected_mismatches=%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 261 "$fclose", v000002a67f55f920_0 {0 0 0};
T_12.39 ;
    %end;
    .scope S_000002a67f55a1b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f55f6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f55ef20_0, 0, 1;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000002a67f55f2e0_0, 0, 12544;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000002a67f55f4c0_0, 0, 12544;
    %vpi_call/w 22 34 "$display", "[CombinationalDone] Loading sample mem %s", P_000002a67f3166c0 {0 0 0};
    %vpi_call/w 22 35 "$readmemh", P_000002a67f3166c0, v000002a67f55f240 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f55f420_0, 0, 32;
T_13.0 ;
    %load/vec4 v000002a67f55f420_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_13.1, 5;
    %ix/getv/s 4, v000002a67f55f420_0;
    %load/vec4a v000002a67f55f240, 4;
    %load/vec4 v000002a67f55f420_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000002a67f55f2e0_0, 4, 16;
    %load/vec4 v000002a67f55f420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f55f420_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_func 22 42 "$fopen" 32, P_000002a67f316650, "r" {0 0 0};
    %store/vec4 v000002a67f55f880_0, 0, 32;
    %load/vec4 v000002a67f55f880_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call/w 22 44 "$fclose", v000002a67f55f880_0 {0 0 0};
    %vpi_call/w 22 45 "$display", "[CombinationalDone] Loading expected mem %s", P_000002a67f316650 {0 0 0};
    %vpi_call/w 22 46 "$readmemh", P_000002a67f316650, v000002a67f55eac0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a67f55ef20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f55f420_0, 0, 32;
T_13.4 ;
    %load/vec4 v000002a67f55f420_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v000002a67f55f420_0;
    %load/vec4a v000002a67f55eac0, 4;
    %load/vec4 v000002a67f55f420_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000002a67f55f4c0_0, 4, 16;
    %load/vec4 v000002a67f55f420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f55f420_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 22 52 "$display", "[CombinationalDone] Expected mem %s not found, skipping", P_000002a67f316650 {0 0 0};
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a67f55f6a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002a67f54f7b0;
T_14 ;
    %end;
    .thread T_14;
    .scope S_000002a67f54f7b0;
T_15 ;
    %wait E_000002a67f4accd0;
    %load/vec4 v000002a67f555670_0;
    %store/vec4 v000002a67f5557b0_0, 0, 11;
    %load/vec4 v000002a67f555030_0;
    %load/vec4 v000002a67f555c10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v000002a67f555670_0;
    %store/vec4 v000002a67f5557b0_0, 0, 11;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v000002a67f555670_0;
    %addi 1, 0, 11;
    %store/vec4 v000002a67f5557b0_0, 0, 11;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v000002a67f555670_0;
    %subi 1, 0, 11;
    %store/vec4 v000002a67f5557b0_0, 0, 11;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002a67f54f7b0;
T_16 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f555cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f555b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554950_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f554810_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f555210_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002a67f555670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f555ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f555990_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002a67f554f90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554950_0, 0;
    %load/vec4 v000002a67f555030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002a67f5550d0_0;
    %load/vec4 v000002a67f554810_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f555710, 0, 4;
    %load/vec4 v000002a67f554810_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f554810_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000002a67f554810_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002a67f554810_0, 0;
T_16.5 ;
T_16.2 ;
    %load/vec4 v000002a67f555c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000002a67f555210_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a67f555710, 4;
    %assign/vec4 v000002a67f555b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f554950_0, 0;
    %load/vec4 v000002a67f555210_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f555210_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v000002a67f555210_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002a67f555210_0, 0;
T_16.9 ;
T_16.6 ;
    %load/vec4 v000002a67f5557b0_0;
    %assign/vec4 v000002a67f555670_0, 0;
    %load/vec4 v000002a67f5557b0_0;
    %assign/vec4 v000002a67f554f90_0, 0;
    %load/vec4 v000002a67f5557b0_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f555ad0_0, 0;
    %load/vec4 v000002a67f5557b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f555990_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002a67f54fad0;
T_17 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f558aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f5599a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a67f558a00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002a67f559900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002a67f5599a0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f5599a0_0, 0;
    %load/vec4 v000002a67f558a00_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002a67f558a00_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000002a67f5599a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a67f5599a0_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v000002a67f559680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v000002a67f558a00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v000002a67f558a00_0;
    %subi 1, 0, 5;
    %assign/vec4 v000002a67f558a00_0, 0;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a67f54fad0;
T_18 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f558aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f559400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5590e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559720_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000002a67f559cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559680_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5590e0_0, 0;
    %load/vec4 v000002a67f559ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559720_0, 0;
    %load/vec4 v000002a67f558a00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
T_18.8 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v000002a67f554b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5590e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
T_18.10 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v000002a67f559180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v000002a67f554e50_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f559400_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f559cc0_0, 4, 5;
    %load/vec4 v000002a67f559400_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f559720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f559400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f559680_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v000002a67f559400_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a67f559400_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a67f559ea0_0, 0;
T_18.15 ;
T_18.12 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v000002a67f559c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559720_0, 0;
    %load/vec4 v000002a67f558a00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.19, 8;
T_18.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.19, 8;
 ; End of false expr.
    %blend;
T_18.19;
    %assign/vec4 v000002a67f559ea0_0, 0;
T_18.16 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002a67f1ef120;
T_19 ;
    %end;
    .thread T_19;
    .scope S_000002a67f1ef120;
T_20 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f54c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54c430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54c4d0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000002a67f54ca70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b5d0_0, 0;
    %load/vec4 v000002a67f54b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v000002a67f54b350_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54c430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54c4d0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000002a67f54b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v000002a67f54b670_0;
    %load/vec4 v000002a67f54b710_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f54c430_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f54ca70_0, 4, 5;
    %load/vec4 v000002a67f54c430_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b5d0_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v000002a67f54c430_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a67f54c430_0, 0;
    %load/vec4 v000002a67f54c4d0_0;
    %addi 16, 0, 32;
    %store/vec4 v000002a67f54bd50_0, 0, 32;
    %load/vec4 v000002a67f54b710_0;
    %addi 3, 0, 32;
    %store/vec4 v000002a67f54c250_0, 0, 32;
    %load/vec4 v000002a67f54bd50_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.9, 5;
    %load/vec4 v000002a67f54bd50_0;
    %subi 256, 0, 32;
    %store/vec4 v000002a67f54bd50_0, 0, 32;
    %load/vec4 v000002a67f54c250_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f54c250_0, 0, 32;
T_20.9 ;
    %load/vec4 v000002a67f54c250_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v000002a67f54c250_0, 0, 32;
T_20.11 ;
    %load/vec4 v000002a67f54bd50_0;
    %assign/vec4 v000002a67f54c4d0_0, 0;
    %load/vec4 v000002a67f54c250_0;
    %assign/vec4 v000002a67f54b710_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b210_0, 0;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002a67f54f940;
T_21 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f558b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000002a67f559e00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f559a40_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000002a67f559b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559d60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f559d60_0, 0;
    %load/vec4 v000002a67f558be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v000002a67f558f00_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f558f00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f559a40_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000002a67f559e00_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000002a67f558f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v000002a67f559e00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f559a40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f559b80_0, 4, 5;
    %load/vec4 v000002a67f559e00_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000002a67f559860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a67f559e00_0, 0;
    %load/vec4 v000002a67f559a40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f559d60_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v000002a67f559a40_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f559a40_0, 0;
T_21.8 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a67f54efe0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000002a67f54efe0;
T_23 ;
    %wait E_000002a67f4acb90;
    %load/vec4 v000002a67f553190_0;
    %store/vec4 v000002a67f552790_0, 0, 7;
    %load/vec4 v000002a67f5523d0_0;
    %load/vec4 v000002a67f552830_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %load/vec4 v000002a67f553190_0;
    %store/vec4 v000002a67f552790_0, 0, 7;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v000002a67f553190_0;
    %addi 1, 0, 7;
    %store/vec4 v000002a67f552790_0, 0, 7;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v000002a67f553190_0;
    %subi 1, 0, 7;
    %store/vec4 v000002a67f552790_0, 0, 7;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002a67f54efe0;
T_24 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f552fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f5528d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553b90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f552ab0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f554770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f553190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f552a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553690_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f552bf0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553b90_0, 0;
    %load/vec4 v000002a67f5523d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000002a67f554310_0;
    %load/vec4 v000002a67f552ab0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f5534b0, 0, 4;
    %load/vec4 v000002a67f552ab0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f552ab0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000002a67f552ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002a67f552ab0_0, 0;
T_24.5 ;
T_24.2 ;
    %load/vec4 v000002a67f552830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v000002a67f554770_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000002a67f5534b0, 4;
    %assign/vec4 v000002a67f5528d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553b90_0, 0;
    %load/vec4 v000002a67f554770_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f554770_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v000002a67f554770_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002a67f554770_0, 0;
T_24.9 ;
T_24.6 ;
    %load/vec4 v000002a67f552790_0;
    %assign/vec4 v000002a67f553190_0, 0;
    %load/vec4 v000002a67f552790_0;
    %assign/vec4 v000002a67f552bf0_0, 0;
    %load/vec4 v000002a67f552790_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f552a10_0, 0;
    %load/vec4 v000002a67f552790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f553690_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002a67f2227c0;
T_25 ;
    %end;
    .thread T_25;
    .scope S_000002a67f2227c0;
T_26 ;
    %wait E_000002a67f4ab550;
    %load/vec4 v000002a67f54c570_0;
    %store/vec4 v000002a67f54c750_0, 0, 8;
    %load/vec4 v000002a67f54c9d0_0;
    %load/vec4 v000002a67f54bb70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %load/vec4 v000002a67f54c570_0;
    %store/vec4 v000002a67f54c750_0, 0, 8;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v000002a67f54c570_0;
    %addi 1, 0, 8;
    %store/vec4 v000002a67f54c750_0, 0, 8;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v000002a67f54c570_0;
    %subi 1, 0, 8;
    %store/vec4 v000002a67f54c750_0, 0, 8;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002a67f2227c0;
T_27 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f54c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f54bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54c2f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54d610_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54c070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f54c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f54ba30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54c2f0_0, 0;
    %load/vec4 v000002a67f54c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000002a67f54c930_0;
    %load/vec4 v000002a67f54d610_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f54c610, 0, 4;
    %load/vec4 v000002a67f54d610_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54d610_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v000002a67f54d610_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f54d610_0, 0;
T_27.5 ;
T_27.2 ;
    %load/vec4 v000002a67f54bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v000002a67f54c070_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000002a67f54c610, 4;
    %assign/vec4 v000002a67f54bdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54c2f0_0, 0;
    %load/vec4 v000002a67f54c070_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54c070_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v000002a67f54c070_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f54c070_0, 0;
T_27.9 ;
T_27.6 ;
    %load/vec4 v000002a67f54c750_0;
    %assign/vec4 v000002a67f54c570_0, 0;
    %load/vec4 v000002a67f54c750_0;
    %assign/vec4 v000002a67f54ba30_0, 0;
    %load/vec4 v000002a67f54c750_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f54c1b0_0, 0;
    %load/vec4 v000002a67f54c750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f54b990_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002a67f242400;
T_28 ;
    %vpi_call/w 13 25 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v000002a67f54e150 {0 0 0};
    %vpi_call/w 13 26 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v000002a67f54df70 {0 0 0};
    %end;
    .thread T_28;
    .scope S_000002a67f242400;
T_29 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f54e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f54d250_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54de30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f54e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54edd0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002a67f54e510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v000002a67f54e470_0;
    %nor/r;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f54d250_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54de30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f54df70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f54e3d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f54df70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f54e5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54edd0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000002a67f54e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v000002a67f54e1f0_0;
    %assign/vec4 v000002a67f54e5b0_0, 0;
    %load/vec4 v000002a67f54de30_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v000002a67f54e1f0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f54d250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f54d7f0_0, 4, 5;
    %load/vec4 v000002a67f54d250_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_29.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54e470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54edd0_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v000002a67f54d250_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f54d250_0, 0;
    %load/vec4 v000002a67f54d250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f54df70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f54e3d0_0, 0;
    %load/vec4 v000002a67f54d250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f54df70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f54e5b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f54de30_0, 0;
T_29.10 ;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v000002a67f54de30_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f54de30_0, 0;
T_29.8 ;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v000002a67f54edd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54edd0_0, 0;
T_29.11 ;
T_29.6 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002a67f54f300;
T_30 ;
    %vpi_call/w 14 25 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v000002a67f551670 {0 0 0};
    %vpi_call/w 14 26 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v000002a67f551c10 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000002a67f54f300;
T_31 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f550d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f551170_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f550950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f5512b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f550bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f550810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5515d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002a67f551490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000002a67f550810_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f551170_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f550950_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f551c10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f550bd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f551c10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f5512b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f550810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5515d0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000002a67f550810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v000002a67f5506d0_0;
    %assign/vec4 v000002a67f5512b0_0, 0;
    %load/vec4 v000002a67f550950_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.7, 4;
    %load/vec4 v000002a67f5506d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f551170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f551530_0, 4, 5;
    %load/vec4 v000002a67f551170_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f550810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5515d0_0, 0;
    %jmp T_31.10;
T_31.9 ;
    %load/vec4 v000002a67f551170_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f551170_0, 0;
    %load/vec4 v000002a67f551170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f551c10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f550bd0_0, 0;
    %load/vec4 v000002a67f551170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f551c10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f5512b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f550950_0, 0;
T_31.10 ;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v000002a67f550950_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f550950_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v000002a67f5515d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5515d0_0, 0;
T_31.11 ;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002a67f54fdf0;
T_32 ;
    %vpi_call/w 15 25 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v000002a67f552330 {0 0 0};
    %vpi_call/w 15 26 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v000002a67f552650 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000002a67f54fdf0;
T_33 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f553230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f5526f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f553550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f550db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f554630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5525b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5539b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002a67f5535f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.4, 9;
    %load/vec4 v000002a67f5525b0_0;
    %nor/r;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f5526f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f553550_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f552650, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f554630_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f552650, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f550db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5525b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5539b0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v000002a67f5525b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v000002a67f5532d0_0;
    %assign/vec4 v000002a67f550db0_0, 0;
    %load/vec4 v000002a67f553550_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_33.7, 4;
    %load/vec4 v000002a67f5532d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f5526f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f5537d0_0, 4, 5;
    %load/vec4 v000002a67f5526f0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5525b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5539b0_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %load/vec4 v000002a67f5526f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f5526f0_0, 0;
    %load/vec4 v000002a67f5526f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f552650, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f554630_0, 0;
    %load/vec4 v000002a67f5526f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f552650, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f550db0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f553550_0, 0;
T_33.10 ;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v000002a67f553550_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f553550_0, 0;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v000002a67f5539b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5539b0_0, 0;
T_33.11 ;
T_33.6 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002a67f1ef2b0;
T_34 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f554090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5558f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f552b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5544f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553eb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f5553f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f553e10_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000002a67f552510_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5558f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f554c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5544f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f552b50_0, 0;
    %load/vec4 v000002a67f555350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
    %jmp T_34.10;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f555850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_34.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000002a67f5543b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_34.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.13, 9;
    %load/vec4 v000002a67f552d30_0;
    %and;
T_34.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f5553f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
T_34.11 ;
    %jmp T_34.10;
T_34.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f5541d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.17, 9;
    %load/vec4 v000002a67f5553f0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_34.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5544f0_0, 0;
T_34.15 ;
    %load/vec4 v000002a67f554590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v000002a67f554450_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f5553f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f552510_0, 4, 5;
    %load/vec4 v000002a67f5553f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_34.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f554ef0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
    %jmp T_34.21;
T_34.20 ;
    %load/vec4 v000002a67f5553f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f5553f0_0, 0;
T_34.21 ;
T_34.18 ;
    %jmp T_34.10;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f553f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5558f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
T_34.22 ;
    %jmp T_34.10;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f5530f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f554c70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
T_34.24 ;
    %jmp T_34.10;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f553370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f553e10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
T_34.26 ;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %load/vec4 v000002a67f553af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f553eb0_0, 0;
    %load/vec4 v000002a67f553ff0_0;
    %load/vec4 v000002a67f553e10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000002a67f552e70_0, 0;
    %load/vec4 v000002a67f553e10_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_34.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
    %jmp T_34.31;
T_34.30 ;
    %load/vec4 v000002a67f553e10_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f553e10_0, 0;
T_34.31 ;
T_34.28 ;
    %jmp T_34.10;
T_34.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f553050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f552b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f555350_0, 0;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002a67f55a340;
T_35 ;
    %wait E_000002a67f4ac410;
    %load/vec4 v000002a67f5560c0_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000002a67f556840_0, 0, 16;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002a67f5560c0_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a67f556840_0, 0, 16;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v000002a67f5576a0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a67f556840_0, 0, 16;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v000002a67f5576a0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000002a67f556840_0, 0, 16;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v000002a67f5576a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002a67f556840_0, 0, 16;
T_35.7 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002a67f54f170;
T_36 ;
    %end;
    .thread T_36;
    .scope S_000002a67f54f170;
T_37 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f556020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5579c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5586e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f557560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f556200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f556340_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000002a67f5565c0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5586e0_0, 0;
    %load/vec4 v000002a67f556520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v000002a67f558280_0;
    %nor/r;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f558280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5579c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f556200_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002a67f557560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f558640_0, 0;
    %load/vec4 v000002a67f5562a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002a67f556340_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000002a67f558280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %load/vec4 v000002a67f556700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %load/vec4 v000002a67f558000_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f556200_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002a67f5565c0_0, 4, 5;
    %load/vec4 v000002a67f556200_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5579c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5586e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556700_0, 0;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v000002a67f556200_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f556200_0, 0;
T_37.10 ;
    %jmp T_37.8;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556700_0, 0;
T_37.8 ;
    %load/vec4 v000002a67f558640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.13, 9;
    %load/vec4 v000002a67f556700_0;
    %and;
T_37.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %load/vec4 v000002a67f5562a0_0;
    %load/vec4 v000002a67f557560_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000002a67f556340_0, 0;
    %load/vec4 v000002a67f557560_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558640_0, 0;
    %jmp T_37.15;
T_37.14 ;
    %load/vec4 v000002a67f557560_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f557560_0, 0;
T_37.15 ;
T_37.11 ;
    %jmp T_37.6;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5579c0_0, 0;
T_37.6 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002a67f54f620;
T_38 ;
    %end;
    .thread T_38;
    .scope S_000002a67f54f620;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f556fc0_0, 0, 32;
T_39.0 ;
    %load/vec4 v000002a67f556fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_39.1, 5;
    %load/vec4 v000002a67f556fc0_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000002a67f556fc0_0;
    %store/vec4a v000002a67f557380, 4, 0;
    %load/vec4 v000002a67f556fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f556fc0_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .thread T_39;
    .scope S_000002a67f54f620;
T_40 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f557c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000002a67f558320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f557920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5574c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f557f60_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000002a67f557060_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f558140_0, 0;
    %load/vec4 v000002a67f557ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v000002a67f5574c0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5574c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f557920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f557f60_0, 0;
    %load/vec4 v000002a67f557ec0_0;
    %assign/vec4 v000002a67f557060_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v000002a67f5574c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v000002a67f557060_0;
    %load/vec4 v000002a67f557f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002a67f557380, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f557f60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f558320_0, 4, 5;
    %load/vec4 v000002a67f557f60_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5574c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f557920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f558140_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v000002a67f557f60_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f557f60_0, 0;
T_40.8 ;
    %jmp T_40.6;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f557920_0, 0;
T_40.6 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002a67f55a4d0;
T_41 ;
    %end;
    .thread T_41;
    .scope S_000002a67f55a4d0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f557880_0, 0, 32;
T_42.0 ;
    %load/vec4 v000002a67f557880_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_42.1, 5;
    %load/vec4 v000002a67f557880_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000002a67f557880_0;
    %store/vec4a v000002a67f557e20, 4, 0;
    %load/vec4 v000002a67f557880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a67f557880_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %end;
    .thread T_42;
    .scope S_000002a67f55a4d0;
T_43 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f557a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000002a67f557100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5568e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f557740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5581e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f5577e0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000002a67f557ba0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f557740_0, 0;
    %load/vec4 v000002a67f556a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v000002a67f5581e0_0;
    %nor/r;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5581e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5568e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a67f5577e0_0, 0;
    %load/vec4 v000002a67f556de0_0;
    %assign/vec4 v000002a67f557ba0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v000002a67f5581e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v000002a67f557ba0_0;
    %load/vec4 v000002a67f5577e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000002a67f557e20, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f5577e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f557100_0, 4, 5;
    %load/vec4 v000002a67f5577e0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_43.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5581e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5568e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f557740_0, 0;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v000002a67f5577e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002a67f5577e0_0, 0;
T_43.8 ;
    %jmp T_43.6;
T_43.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5568e0_0, 0;
T_43.6 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002a67f4d8100;
T_44 ;
    %end;
    .thread T_44;
    .scope S_000002a67f4d8100;
T_45 ;
    %wait E_000002a67f4ab190;
    %load/vec4 v000002a67f4d5e90_0;
    %store/vec4 v000002a67f4d4590_0, 0, 9;
    %load/vec4 v000002a67f5490c0_0;
    %load/vec4 v000002a67f549ca0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v000002a67f4d5e90_0;
    %store/vec4 v000002a67f4d4590_0, 0, 9;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v000002a67f4d5e90_0;
    %addi 1, 0, 9;
    %store/vec4 v000002a67f4d4590_0, 0, 9;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v000002a67f4d5e90_0;
    %subi 1, 0, 9;
    %store/vec4 v000002a67f4d4590_0, 0, 9;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002a67f4d8100;
T_46 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f549340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f4d5490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f549700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f5492a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f549980_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f4d5e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f4d4950_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f4d5fd0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f549700_0, 0;
    %load/vec4 v000002a67f5490c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000002a67f549d40_0;
    %load/vec4 v000002a67f5492a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5350, 0, 4;
    %load/vec4 v000002a67f5492a0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f5492a0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v000002a67f5492a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f5492a0_0, 0;
T_46.5 ;
T_46.2 ;
    %load/vec4 v000002a67f549ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v000002a67f549980_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002a67f4d5350, 4;
    %assign/vec4 v000002a67f4d5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f549700_0, 0;
    %load/vec4 v000002a67f549980_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f549980_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v000002a67f549980_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f549980_0, 0;
T_46.9 ;
T_46.6 ;
    %load/vec4 v000002a67f4d4590_0;
    %assign/vec4 v000002a67f4d5e90_0, 0;
    %load/vec4 v000002a67f4d4590_0;
    %assign/vec4 v000002a67f4d5fd0_0, 0;
    %load/vec4 v000002a67f4d4590_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f4d4630_0, 0;
    %load/vec4 v000002a67f4d4590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f4d4950_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000002a67f4d8290;
T_47 ;
    %end;
    .thread T_47;
    .scope S_000002a67f4d8290;
T_48 ;
    %wait E_000002a67f4ab490;
    %load/vec4 v000002a67f54a9c0_0;
    %store/vec4 v000002a67f549660_0, 0, 3;
    %load/vec4 v000002a67f54a1a0_0;
    %load/vec4 v000002a67f54a740_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %load/vec4 v000002a67f54a9c0_0;
    %store/vec4 v000002a67f549660_0, 0, 3;
    %jmp T_48.3;
T_48.0 ;
    %load/vec4 v000002a67f54a9c0_0;
    %addi 1, 0, 3;
    %store/vec4 v000002a67f549660_0, 0, 3;
    %jmp T_48.3;
T_48.1 ;
    %load/vec4 v000002a67f54a9c0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002a67f549660_0, 0, 3;
    %jmp T_48.3;
T_48.3 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000002a67f4d8290;
T_49 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f54a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f54a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54a060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f54a920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f549fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f54a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f549840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f549f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f54a2e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54a060_0, 0;
    %load/vec4 v000002a67f54a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000002a67f54a600_0;
    %load/vec4 v000002a67f54a920_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f54a240, 0, 4;
    %load/vec4 v000002a67f54a920_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f54a920_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v000002a67f54a920_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002a67f54a920_0, 0;
T_49.5 ;
T_49.2 ;
    %load/vec4 v000002a67f54a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v000002a67f549fc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000002a67f54a240, 4;
    %assign/vec4 v000002a67f54a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54a060_0, 0;
    %load/vec4 v000002a67f549fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a67f549fc0_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v000002a67f549fc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002a67f549fc0_0, 0;
T_49.9 ;
T_49.6 ;
    %load/vec4 v000002a67f549660_0;
    %assign/vec4 v000002a67f54a9c0_0, 0;
    %load/vec4 v000002a67f549660_0;
    %assign/vec4 v000002a67f54a2e0_0, 0;
    %load/vec4 v000002a67f549660_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f549840_0, 0;
    %load/vec4 v000002a67f549660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002a67f549f20_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000002a67f3a6840;
T_50 ;
    %vpi_call/w 6 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000002a67f4b8370 {0 0 0};
    %vpi_call/w 6 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000002a67f4b82d0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000002a67f3a6840;
T_51 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f4b8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f4b8550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f4b9ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f4b9bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f4b9630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4b9a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4b9db0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000002a67f4b8730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v000002a67f4b9a90_0;
    %nor/r;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f4b8550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f4b9ef0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4b82d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4b9630_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4b82d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4b9bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f4b9a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4b9db0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v000002a67f4b9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %load/vec4 v000002a67f4b85f0_0;
    %assign/vec4 v000002a67f4b9bd0_0, 0;
    %load/vec4 v000002a67f4b9ef0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_51.7, 4;
    %load/vec4 v000002a67f4b85f0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f4b8550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f4b8870_0, 4, 5;
    %load/vec4 v000002a67f4b8550_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_51.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4b9a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f4b9db0_0, 0;
    %jmp T_51.10;
T_51.9 ;
    %load/vec4 v000002a67f4b8550_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f4b8550_0, 0;
    %load/vec4 v000002a67f4b8550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f4b82d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4b9630_0, 0;
    %load/vec4 v000002a67f4b8550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f4b82d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4b9bd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f4b9ef0_0, 0;
T_51.10 ;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v000002a67f4b9ef0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f4b9ef0_0, 0;
T_51.8 ;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v000002a67f4b9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4b9db0_0, 0;
T_51.11 ;
T_51.6 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002a67f3af0d0;
T_52 ;
    %vpi_call/w 7 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000002a67f4d4bd0 {0 0 0};
    %vpi_call/w 7 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000002a67f3f29d0 {0 0 0};
    %end;
    .thread T_52;
    .scope S_000002a67f3af0d0;
T_53 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f4d4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f4d58f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f3f27f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f4026f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f403370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f402510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f3f2b10_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000002a67f4d4770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v000002a67f402510_0;
    %nor/r;
    %and;
T_53.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002a67f4d58f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f3f27f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f3f29d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f403370_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f3f29d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4026f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f402510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f3f2b10_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v000002a67f402510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v000002a67f4d5530_0;
    %assign/vec4 v000002a67f4026f0_0, 0;
    %load/vec4 v000002a67f3f27f0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_53.7, 4;
    %load/vec4 v000002a67f4d5530_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f4d58f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f3f2750_0, 4, 5;
    %load/vec4 v000002a67f4d58f0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f402510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f3f2b10_0, 0;
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v000002a67f4d58f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002a67f4d58f0_0, 0;
    %load/vec4 v000002a67f4d58f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f3f29d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f403370_0, 0;
    %load/vec4 v000002a67f4d58f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a67f3f29d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002a67f4026f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f3f27f0_0, 0;
T_53.10 ;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v000002a67f3f27f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f3f27f0_0, 0;
T_53.8 ;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v000002a67f3f2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f3f2b10_0, 0;
T_53.11 ;
T_53.6 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000002a67f2143c0;
T_54 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f4d4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d5990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d5d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d44f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d5030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f4d5ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a67f4d4ef0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000002a67f4d4d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
    %load/vec4 v000002a67f4d49f0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d50d0, 0, 4;
    %load/vec4 v000002a67f4d4130_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4a90, 0, 4;
T_54.2 ;
    %load/vec4 v000002a67f4d4d10_0;
    %assign/vec4 v000002a67f4d5990_0, 0;
    %load/vec4 v000002a67f4d5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d50d0, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4a90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d48b0, 0, 4;
T_54.4 ;
    %load/vec4 v000002a67f4d5990_0;
    %assign/vec4 v000002a67f4d4310_0, 0;
    %load/vec4 v000002a67f4d4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d48b0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4c70, 0, 4;
T_54.6 ;
    %load/vec4 v000002a67f4d4310_0;
    %assign/vec4 v000002a67f4d5d50_0, 0;
    %load/vec4 v000002a67f4d5d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4c70, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d4810, 0, 4;
T_54.8 ;
    %load/vec4 v000002a67f4d5d50_0;
    %assign/vec4 v000002a67f4d4f90_0, 0;
    %load/vec4 v000002a67f4d4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5170, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5170, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5170, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d4810, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5170, 0, 4;
T_54.10 ;
    %load/vec4 v000002a67f4d4f90_0;
    %assign/vec4 v000002a67f4d44f0_0, 0;
    %load/vec4 v000002a67f4d44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5170, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5f30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5170, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a67f4d5f30, 0, 4;
T_54.12 ;
    %load/vec4 v000002a67f4d44f0_0;
    %assign/vec4 v000002a67f4d4b30_0, 0;
    %load/vec4 v000002a67f4d4b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5f30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a67f4d5f30, 4;
    %add;
    %load/vec4 v000002a67f4d5a30_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000002a67f4d4ef0_0, 0;
T_54.14 ;
    %load/vec4 v000002a67f4d4b30_0;
    %assign/vec4 v000002a67f4d5030_0, 0;
    %load/vec4 v000002a67f4d5030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %load/vec4 v000002a67f4d4ef0_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000002a67f4d5ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f4d4db0_0, 0;
    %jmp T_54.17;
T_54.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d4db0_0, 0;
T_54.17 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000002a67f214230;
T_55 ;
    %vpi_call/w 8 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000002a67f4d43b0 {0 0 0};
    %vpi_call/w 8 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000002a67f4d5670 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000002a67f214230;
T_56 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f4d41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f4d52b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d5c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d57b0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000002a67f4d5210_0;
    %assign/vec4 v000002a67f4d57b0_0, 0;
    %load/vec4 v000002a67f4d5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v000002a67f4d5cb0_0;
    %assign/vec4 v000002a67f4d52b0_0, 0;
    %load/vec4 v000002a67f4d5cb0_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_56.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f4d5c10_0, 0;
    %jmp T_56.5;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f4d5c10_0, 0;
T_56.5 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000002a67f3a66b0;
T_57 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f548ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f549480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f548f80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f549520_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000002a67f549b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f54b0d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f548f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54a880_0, 0;
    %load/vec4 v000002a67f54bcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
    %jmp T_57.10;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54b030_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000002a67f54aba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_57.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.13, 9;
    %load/vec4 v000002a67f54bad0_0;
    %nor/r;
    %and;
T_57.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f549520_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
T_57.11 ;
    %jmp T_57.10;
T_57.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54a7e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.17, 9;
    %load/vec4 v000002a67f549520_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_57.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f548f80_0, 0;
T_57.15 ;
    %load/vec4 v000002a67f549020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v000002a67f5493e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f549520_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f549b60_0, 4, 5;
    %load/vec4 v000002a67f549520_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_57.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b530_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v000002a67f549520_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f549520_0, 0;
T_57.21 ;
T_57.18 ;
    %jmp T_57.10;
T_57.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aef0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
T_57.22 ;
    %jmp T_57.10;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b170_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
T_57.24 ;
    %jmp T_57.10;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54a6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v000002a67f5498e0_0;
    %assign/vec4 v000002a67f549480_0, 0;
    %load/vec4 v000002a67f548e40_0;
    %assign/vec4 v000002a67f54b0d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
T_57.26 ;
    %jmp T_57.10;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %load/vec4 v000002a67f54bad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54b3f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
T_57.28 ;
    %jmp T_57.10;
T_57.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f54aa60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f54a880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f54bcb0_0, 0;
    %jmp T_57.10;
T_57.10 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002a67f3f3fe0;
T_58 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55da80_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000002a67f55e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55da80_0, 0;
T_58.2 ;
    %load/vec4 v000002a67f55c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55da80_0, 0;
T_58.4 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002a67f3f3fe0;
T_59 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55ede0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c900_0, 0;
    %load/vec4 v000002a67f55e200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.4, 9;
    %load/vec4 v000002a67f55ede0_0;
    %nor/r;
    %and;
T_59.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000002a67f55e3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55ede0_0, 0;
T_59.5 ;
T_59.2 ;
    %load/vec4 v000002a67f55d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55d8a0_0, 0;
T_59.7 ;
    %load/vec4 v000002a67f556980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55ede0_0, 0;
T_59.9 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000002a67f3f3fe0;
T_60 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f55d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55ed40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f55fa60_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c540_0, 0;
    %load/vec4 v000002a67f55cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55ed40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002a67f55fa60_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v000002a67f55eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v000002a67f55e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c540_0, 0;
    %load/vec4 v000002a67f55db20_0;
    %load/vec4 v000002a67f55fa60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000002a67f55d760_0, 0;
    %load/vec4 v000002a67f55fa60_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_60.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55eca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55ed40_0, 0;
    %jmp T_60.9;
T_60.8 ;
    %load/vec4 v000002a67f55fa60_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002a67f55fa60_0, 0;
T_60.9 ;
T_60.6 ;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v000002a67f55c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55ed40_0, 0;
T_60.10 ;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000002a67f3f3fe0;
T_61 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f55c040_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000002a67f55c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e200_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c2c0_0, 0;
    %load/vec4 v000002a67f55e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a67f55c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e200_0, 0;
T_61.2 ;
    %load/vec4 v000002a67f55c4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v000002a67f55c0e0_0;
    %nor/r;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c2c0_0, 0;
T_61.4 ;
    %load/vec4 v000002a67f55c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.7, 8;
    %load/vec4 v000002a67f55dee0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002a67f55c040_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002a67f55c860_0, 4, 5;
    %load/vec4 v000002a67f55c040_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_61.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e200_0, 0;
    %jmp T_61.10;
T_61.9 ;
    %load/vec4 v000002a67f55c040_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a67f55c040_0, 0;
T_61.10 ;
T_61.7 ;
    %load/vec4 v000002a67f556980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e200_0, 0;
T_61.11 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000002a67f3f3fe0;
T_62 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cf40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f55ccc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d9e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f55d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e0c0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cf40_0, 0;
    %load/vec4 v000002a67f55cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d9e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f55d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e0c0_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v000002a67f55d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55d9e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a67f55d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e0c0_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v000002a67f55e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v000002a67f557240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55cf40_0, 0;
    %load/vec4 v000002a67f55d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %load/vec4 v000002a67f55cc20_0;
    %load/vec4 v000002a67f55d440_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %load/vec4 v000002a67f55d120_0;
    %load/vec4 v000002a67f55d440_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %assign/vec4 v000002a67f55ccc0_0, 0;
    %load/vec4 v000002a67f55d440_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_62.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e0c0_0, 0;
    %jmp T_62.13;
T_62.12 ;
    %load/vec4 v000002a67f55d440_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002a67f55d440_0, 0;
T_62.13 ;
T_62.8 ;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v000002a67f55e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.16, 9;
    %load/vec4 v000002a67f55de40_0;
    %and;
T_62.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e0c0_0, 0;
T_62.14 ;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000002a67f3f3fe0;
T_63 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c9a0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e7a0_0, 0;
    %load/vec4 v000002a67f558500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000002a67f556c00_0;
    %assign/vec4 v000002a67f55c9a0_0, 0;
    %load/vec4 v000002a67f5571a0_0;
    %assign/vec4 v000002a67f556e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55cd60_0, 0;
T_63.2 ;
    %load/vec4 v000002a67f55cd60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.6, 9;
    %load/vec4 v000002a67f55c360_0;
    %nor/r;
    %and;
T_63.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e7a0_0, 0;
T_63.4 ;
    %load/vec4 v000002a67f55c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v000002a67f556e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.9, 8;
    %load/vec4 v000002a67f55e700_0;
    %assign/vec4 v000002a67f556ca0_0, 0;
    %load/vec4 v000002a67f55c9a0_0;
    %assign/vec4 v000002a67f556f20_0, 0;
    %jmp T_63.10;
T_63.9 ;
    %load/vec4 v000002a67f55e700_0;
    %assign/vec4 v000002a67f556b60_0, 0;
    %load/vec4 v000002a67f55c9a0_0;
    %assign/vec4 v000002a67f556ac0_0, 0;
T_63.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cd60_0, 0;
T_63.7 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000002a67f3f3fe0;
T_64 ;
    %wait E_000002a67f4ab250;
    %load/vec4 v000002a67f55cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000002a67f55d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5571a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f556b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a67f556ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556f20_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000002a67f55c7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55f7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55fec0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55f7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55c5e0_0, 0;
    %load/vec4 v000002a67f55ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000002a67f55e520_0;
    %assign/vec4 v000002a67f55c7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55dbc0_0, 0;
T_64.2 ;
    %load/vec4 v000002a67f556980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55fec0_0, 0;
T_64.4 ;
    %load/vec4 v000002a67f55efc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
    %jmp T_64.15;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55f380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.18, 9;
    %load/vec4 v000002a67f55d300_0;
    %and;
T_64.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55d260_0;
    %assign/vec4 v000002a67f55d800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55dc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e5c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.16 ;
    %jmp T_64.15;
T_64.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55ed40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v000002a67f55e340_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.21, 9;
    %load/vec4 v000002a67f55c0e0_0;
    %and;
T_64.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.19 ;
    %jmp T_64.15;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.23, 8;
    %load/vec4 v000002a67f55dd00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.27, 9;
    %load/vec4 v000002a67f55d580_0;
    %nor/r;
    %and;
T_64.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55dd00_0, 0;
T_64.25 ;
    %load/vec4 v000002a67f55fec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.30, 9;
    %load/vec4 v000002a67f55ee80_0;
    %nor/r;
    %and;
T_64.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55f7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55fec0_0, 0;
T_64.28 ;
    %load/vec4 v000002a67f55dda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.33, 9;
    %load/vec4 v000002a67f55ec00_0;
    %and;
T_64.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55cfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556980_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.31 ;
T_64.23 ;
    %jmp T_64.15;
T_64.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000002a67f55d080_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f5571a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.34 ;
    %jmp T_64.15;
T_64.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f558500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f55e5c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.37 ;
    %jmp T_64.15;
T_64.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f55e5c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.41, 9;
    %load/vec4 v000002a67f55da80_0;
    %and;
T_64.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55e5c0_0, 0;
T_64.39 ;
    %load/vec4 v000002a67f55e5c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.45, 10;
    %load/vec4 v000002a67f55e0c0_0;
    %and;
T_64.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000002a67f55d080_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55de40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f5571a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.42 ;
    %jmp T_64.15;
T_64.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %load/vec4 v000002a67f558500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.46 ;
    %jmp T_64.15;
T_64.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a67f556660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a67f55df80_0, 0;
    %load/vec4 v000002a67f55f380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a67f55efc0_0, 0;
T_64.48 ;
    %jmp T_64.15;
T_64.15 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000002a67f1c4c40;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f55f060_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_000002a67f1c4c40;
T_66 ;
    %delay 5000, 0;
    %load/vec4 v000002a67f55f060_0;
    %inv;
    %store/vec4 v000002a67f55f060_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_000002a67f1c4c40;
T_67 ;
    %vpi_call/w 3 95 "$dumpfile", "vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a67f1c4c40 {0 0 0};
T_67.0 ;
    %load/vec4 v000002a67f55e8e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_67.1, 6;
    %wait E_000002a67f4aa410;
    %jmp T_67.0;
T_67.1 ;
    %vpi_call/w 3 98 "$display", "[TB] Combinational sample ready (expected available = %0b)", v000002a67f55f100_0 {0 0 0};
    %end;
    .thread T_67;
    .scope S_000002a67f1c4c40;
T_68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a67f563d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f563820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f5633c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f562a60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f562380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a67f563140_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_68.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_68.1, 5;
    %jmp/1 T_68.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a67f4ac350;
    %jmp T_68.0;
T_68.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f563d20_0, 0, 1;
T_68.2 ;
    %load/vec4 v000002a67f55e8e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_68.3, 6;
    %wait E_000002a67f4aa410;
    %jmp T_68.2;
T_68.3 ;
    %fork TD_digit_identifier_tb.stream_digit_frame, S_000002a67f55bdd0;
    %join;
T_68.4 ;
    %load/vec4 v000002a67f562600_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_68.5, 6;
    %wait E_000002a67f4a75d0;
    %jmp T_68.4;
T_68.5 ;
    %wait E_000002a67f4ac350;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a67f563820_0, 0, 1;
    %wait E_000002a67f4ac350;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a67f563820_0, 0, 1;
    %pushi/vec4 300000000, 0, 32;
    %store/vec4 v000002a67f55fb00_0, 0, 32;
    %fork TD_digit_identifier_tb.wait_for_done, S_000002a67f55b920;
    %join;
T_68.6 ;
    %load/vec4 v000002a67f563b40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_68.7, 6;
    %wait E_000002a67f4a6490;
    %jmp T_68.6;
T_68.7 ;
    %fork TD_digit_identifier_tb.capture_generated_pixels, S_000002a67f49e540;
    %join;
    %fork TD_digit_identifier_tb.dump_generated_mem, S_000002a67f3f3e50;
    %join;
    %fork TD_digit_identifier_tb.compute_similarity, S_000002a67f44bb50;
    %join;
    %fork TD_digit_identifier_tb.validate_against_expected, S_000002a67f55a020;
    %join;
    %fork TD_digit_identifier_tb.write_metrics, S_000002a67f55afc0;
    %join;
    %load/vec4 v000002a67f55fd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.8, 8;
    %vpi_call/w 3 131 "$error", "[TB] Discriminator flagged the real sample as fake. Score=%0d", v000002a67f564040_0 {0 0 0};
    %vpi_call/w 3 132 "$fatal", 32'sb00000000000000000000000000000001, "Digit identifier test failed on real sample" {0 0 0};
T_68.8 ;
    %vpi_call/w 3 135 "$display", "\012=== Digit Identifier Summary ===" {0 0 0};
    %vpi_call/w 3 136 "$display", "D(fake) score=%0d flag=%0b", v000002a67f55fce0_0, v000002a67f55e980_0 {0 0 0};
    %vpi_call/w 3 137 "$display", "D(real) score=%0d flag=%0b", v000002a67f564040_0, v000002a67f55fd80_0 {0 0 0};
    %vpi_call/w 3 138 "$display", "avg|diff| (Q8.8) = %0d | max|diff| (Q8.8) = %0d", v000002a67f562380_0, v000002a67f563140_0 {0 0 0};
    %vpi_call/w 3 139 "$display", "Artifacts: %s (frame), %s (metrics)", P_000002a67f420120, P_000002a67f4200e8 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "Willthon/GANMIND/src/DigitIdentificationTest/digit_identifier_tb.v";
    "Willthon/GANMIND/src/top/gan_serial_top.v";
    "Willthon/GANMIND/src/top/../discriminator/discriminator_pipeline.v";
    "Willthon/GANMIND/src/top/../layers/layer1_discriminator.v";
    "Willthon/GANMIND/src/top/../layers/layer2_discriminator.v";
    "Willthon/GANMIND/src/top/../layers/layer3_discriminator.v";
    "Willthon/GANMIND/src/layers/pipelined_mac.v";
    "Willthon/GANMIND/src/top/../fifo/sync_fifo.v";
    "Willthon/GANMIND/src/top/../interfaces/frame_sampler.v";
    "Willthon/GANMIND/src/top/../generator/generator_pipeline.v";
    "Willthon/GANMIND/src/top/../layers/layer1_generator.v";
    "Willthon/GANMIND/src/top/../layers/layer2_generator.v";
    "Willthon/GANMIND/src/top/../layers/layer3_generator.v";
    "Willthon/GANMIND/src/top/../interfaces/pixel_serial_loader.v";
    "Willthon/GANMIND/src/top/../generator/seed_lfsr_bank.v";
    "Willthon/GANMIND/src/top/../interfaces/vector_expander.v";
    "Willthon/GANMIND/src/top/../interfaces/vector_sigmoid.v";
    "Willthon/GANMIND/src/interfaces/sigmoid_approx.v";
    "Willthon/GANMIND/src/top/../interfaces/vector_upsampler.v";
    "Willthon/GANMIND/src/top/../CombinationalDone/combinational_done_block.v";
