# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do stopwatch_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {U:/CPE166/Lab 3/Part 4/clkdiv.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:15 on Apr 11,2024
# vcom -reportprogress 300 -93 -work work U:/CPE166/Lab 3/Part 4/clkdiv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clkdiv
# -- Compiling architecture beh of clkdiv
# End time: 20:11:15 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {U:/CPE166/Lab 3/Part 4/stopwatch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:15 on Apr 11,2024
# vcom -reportprogress 300 -93 -work work U:/CPE166/Lab 3/Part 4/stopwatch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stopwatch
# -- Compiling architecture beh of stopwatch
# End time: 20:11:15 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {U:/CPE166/Lab 3/Part 4/fsm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:15 on Apr 11,2024
# vcom -reportprogress 300 -93 -work work U:/CPE166/Lab 3/Part 4/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fsm
# -- Compiling architecture beh of fsm
# End time: 20:11:16 on Apr 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {U:/CPE166/Lab 3/Part 4/watch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:16 on Apr 11,2024
# vcom -reportprogress 300 -93 -work work U:/CPE166/Lab 3/Part 4/watch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity watch
# -- Compiling architecture beh of watch
# End time: 20:11:16 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {U:/CPE166/Lab 3/Part 4/stopwatch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:56 on Apr 11,2024
# vcom -reportprogress 300 -work work U:/CPE166/Lab 3/Part 4/stopwatch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity stopwatch
# -- Compiling architecture beh of stopwatch
# End time: 20:11:56 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {U:/CPE166/Lab 3/Part 4/stopwatch_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:11:56 on Apr 11,2024
# vcom -reportprogress 300 -work work U:/CPE166/Lab 3/Part 4/stopwatch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench4
# -- Compiling architecture tb of testbench4
# End time: 20:11:56 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.testbench4 -voptargs=+acc
# vsim -gui -l msim_transcript work.testbench4 -voptargs="+acc" 
# Start time: 20:12:05 on Apr 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench4(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.stopwatch(beh)#1
# Loading work.clkdiv(beh)#1
# Loading work.fsm(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.watch(beh)#1
add wave -position end  sim:/testbench4/start
add wave -position end  sim:/testbench4/stop
add wave -position end  sim:/testbench4/clk
add wave -position end  sim:/testbench4/reset
add wave -position end  sim:/testbench4/y2
add wave -position end  sim:/testbench4/y1
add wave -position end  sim:/testbench4/y0
run
# End time: 20:13:53 on Apr 11,2024, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
