Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 09:59:51 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file canda_spi_adc_timing_summary_routed.rpt -pb canda_spi_adc_timing_summary_routed.pb -rpx canda_spi_adc_timing_summary_routed.rpx -warn_on_violation
| Design       : canda_spi_adc
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8338)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8723)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8338)
---------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[4] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: PHY1_RXC (HIGH)

 There are 1137 register/latch pins with no clock driven by root clock pin: PHY1_TXC (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: PHY2_RXC (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: PHY2_TXC (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ETH2_RX/PKT_25701_DONE_reg/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: ETH2_RX/PKT_ARP_DONE_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/clr_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/clr_pkt25701_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[14]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_dv2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/set_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/set_pkt25701_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mdio1/phy_clk_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mdio2/phy_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[16]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[17]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[18]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[19]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[20]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[21]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[22]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[23]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[24]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[25]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[26]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[27]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[28]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[29]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[30]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rx1_pkt/PKT_ARP_DONE_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/PKT_ICMP_DONE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_operation_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/clr_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/clr_icmp_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_dv2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/set_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/set_icmp_reg/Q (HIGH)

 There are 1571 register/latch pins with no clock driven by root clock pin: rx1_proto/rx_mac_clk_t_reg/Q (HIGH)

 There are 1130 register/latch pins with no clock driven by root clock pin: rx2_proto/rx_mac_clk_t_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8723)
---------------------------------------------------
 There are 8723 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.575        0.000                      0                 3198        0.120        0.000                      0                 3034        7.000        0.000                       0                  1332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk         {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 20.000}       40.000          25.000          
  clk_out3_pll  {0.000 50.000}       100.000         10.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out2_pll       18.575        0.000                      0                 2876        0.120        0.000                      0                 2876       19.146        0.000                       0                  1260  
  clk_out3_pll       95.962        0.000                      0                  126        0.156        0.000                      0                  126       49.500        0.000                       0                    68  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_out2_pll      998.946        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_pll       clk_out2_pll            37.993        0.000                      0                   32        0.451        0.000                      0                   32  
**default**                                                  998.833        0.000                      0                  140                                                                        
**default**        clk_out2_pll                               38.956        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.575ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.213ns  (logic 0.437ns (36.019%)  route 0.776ns (63.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 38.634 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns = ( 18.212 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.426    18.212    adc/clk_out2
    SLICE_X64Y21         FDRE                                         r  adc/ADC_DATA_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.437    18.649 r  adc/ADC_DATA_reg[56]/Q
                         net (fo=1, routed)           0.776    19.425    tx_25701/D[56]
    SLICE_X59Y22         FDRE                                         r  tx_25701/adc_data_t_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.318    38.634    tx_25701/clk_out2
    SLICE_X59Y22         FDRE                                         r  tx_25701/adc_data_t_reg[56]/C
                         clock pessimism             -0.464    38.170    
                         clock uncertainty           -0.131    38.039    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)       -0.039    38.000    tx_25701/adc_data_t_reg[56]
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 18.575    

Slack (MET) :             18.653ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.016ns  (logic 0.353ns (34.760%)  route 0.663ns (65.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 38.646 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.438    18.224    adc/clk_out2
    SLICE_X58Y43         FDRE                                         r  adc/ADC_DATA_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.353    18.577 r  adc/ADC_DATA_reg[8]/Q
                         net (fo=1, routed)           0.663    19.239    tx_25701/D[8]
    SLICE_X59Y42         FDRE                                         r  tx_25701/adc_data_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.330    38.646    tx_25701/clk_out2
    SLICE_X59Y42         FDRE                                         r  tx_25701/adc_data_t_reg[8]/C
                         clock pessimism             -0.449    38.197    
                         clock uncertainty           -0.131    38.066    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.174    37.892    tx_25701/adc_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                         37.892    
                         arrival time                         -19.239    
  -------------------------------------------------------------------
                         slack                                 18.653    

Slack (MET) :             18.663ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[46]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        0.970ns  (logic 0.402ns (41.438%)  route 0.568ns (58.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.784ns = ( 18.216 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.430    18.216    adc/clk_out2
    SLICE_X60Y33         FDRE                                         r  adc/ADC_DATA_reg[46]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.402    18.618 r  adc/ADC_DATA_reg[46]/Q
                         net (fo=1, routed)           0.568    19.186    tx_25701/D[46]
    SLICE_X56Y32         FDRE                                         r  tx_25701/adc_data_t_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.257    38.573    tx_25701/clk_out2
    SLICE_X56Y32         FDRE                                         r  tx_25701/adc_data_t_reg[46]/C
                         clock pessimism             -0.464    38.109    
                         clock uncertainty           -0.131    37.978    
    SLICE_X56Y32         FDRE (Setup_fdre_C_D)       -0.129    37.849    tx_25701/adc_data_t_reg[46]
  -------------------------------------------------------------------
                         required time                         37.849    
                         arrival time                         -19.186    
  -------------------------------------------------------------------
                         slack                                 18.663    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[114]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.157ns  (logic 0.384ns (33.176%)  route 0.773ns (66.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns = ( 18.143 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.357    18.143    adc/clk_out2
    SLICE_X57Y25         FDRE                                         r  adc/ADC_DATA_reg[114]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.384    18.527 r  adc/ADC_DATA_reg[114]/Q
                         net (fo=1, routed)           0.773    19.300    tx_25701/D[114]
    SLICE_X58Y29         FDRE                                         r  tx_25701/adc_data_t_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.320    38.636    tx_25701/clk_out2
    SLICE_X58Y29         FDRE                                         r  tx_25701/adc_data_t_reg[114]/C
                         clock pessimism             -0.464    38.172    
                         clock uncertainty           -0.131    38.041    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.073    37.968    tx_25701/adc_data_t_reg[114]
  -------------------------------------------------------------------
                         required time                         37.968    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.696ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[122]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.102ns  (logic 0.437ns (39.657%)  route 0.665ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 38.634 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.791ns = ( 18.209 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.423    18.209    adc/clk_out2
    SLICE_X60Y22         FDRE                                         r  adc/ADC_DATA_reg[122]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.437    18.646 r  adc/ADC_DATA_reg[122]/Q
                         net (fo=1, routed)           0.665    19.311    tx_25701/D[122]
    SLICE_X58Y22         FDRE                                         r  tx_25701/adc_data_t_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.318    38.634    tx_25701/clk_out2
    SLICE_X58Y22         FDRE                                         r  tx_25701/adc_data_t_reg[122]/C
                         clock pessimism             -0.449    38.185    
                         clock uncertainty           -0.131    38.054    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)       -0.047    38.007    tx_25701/adc_data_t_reg[122]
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 18.696    

Slack (MET) :             18.700ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[48]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.094ns  (logic 0.384ns (35.088%)  route 0.710ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.359    18.145    adc/clk_out2
    SLICE_X47Y31         FDRE                                         r  adc/ADC_DATA_reg[48]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.384    18.529 r  adc/ADC_DATA_reg[48]/Q
                         net (fo=1, routed)           0.710    19.239    tx_25701/D[48]
    SLICE_X55Y32         FDRE                                         r  tx_25701/adc_data_t_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.257    38.573    tx_25701/clk_out2
    SLICE_X55Y32         FDRE                                         r  tx_25701/adc_data_t_reg[48]/C
                         clock pessimism             -0.464    38.109    
                         clock uncertainty           -0.131    37.978    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.039    37.939    tx_25701/adc_data_t_reg[48]
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                         -19.239    
  -------------------------------------------------------------------
                         slack                                 18.700    

Slack (MET) :             18.701ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[66]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.151ns  (logic 0.437ns (37.959%)  route 0.714ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.841ns = ( 18.159 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.373    18.159    adc/clk_out2
    SLICE_X56Y39         FDRE                                         r  adc/ADC_DATA_reg[66]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.437    18.596 r  adc/ADC_DATA_reg[66]/Q
                         net (fo=1, routed)           0.714    19.310    tx_25701/D[66]
    SLICE_X61Y41         FDRE                                         r  tx_25701/adc_data_t_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.329    38.645    tx_25701/clk_out2
    SLICE_X61Y41         FDRE                                         r  tx_25701/adc_data_t_reg[66]/C
                         clock pessimism             -0.464    38.181    
                         clock uncertainty           -0.131    38.050    
    SLICE_X61Y41         FDRE (Setup_fdre_C_D)       -0.039    38.011    tx_25701/adc_data_t_reg[66]
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                 18.701    

Slack (MET) :             18.708ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.093ns  (logic 0.437ns (39.996%)  route 0.656ns (60.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.774ns = ( 18.226 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.440    18.226    adc/clk_out2
    SLICE_X64Y42         FDRE                                         r  adc/ADC_DATA_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.437    18.663 r  adc/ADC_DATA_reg[6]/Q
                         net (fo=1, routed)           0.656    19.318    tx_25701/D[6]
    SLICE_X63Y42         FDRE                                         r  tx_25701/adc_data_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.331    38.647    tx_25701/clk_out2
    SLICE_X63Y42         FDRE                                         r  tx_25701/adc_data_t_reg[6]/C
                         clock pessimism             -0.448    38.199    
                         clock uncertainty           -0.131    38.068    
    SLICE_X63Y42         FDRE (Setup_fdre_C_D)       -0.042    38.026    tx_25701/adc_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                         -19.318    
  -------------------------------------------------------------------
                         slack                                 18.708    

Slack (MET) :             18.729ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[147]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.064ns  (logic 0.437ns (41.089%)  route 0.627ns (58.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.435    18.221    adc/clk_out2
    SLICE_X60Y37         FDRE                                         r  adc/ADC_DATA_reg[147]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.437    18.658 r  adc/ADC_DATA_reg[147]/Q
                         net (fo=1, routed)           0.627    19.284    tx_25701/D[147]
    SLICE_X61Y34         FDRE                                         r  tx_25701/adc_data_t_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.324    38.640    tx_25701/clk_out2
    SLICE_X61Y34         FDRE                                         r  tx_25701/adc_data_t_reg[147]/C
                         clock pessimism             -0.449    38.191    
                         clock uncertainty           -0.131    38.060    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)       -0.047    38.013    tx_25701/adc_data_t_reg[147]
  -------------------------------------------------------------------
                         required time                         38.013    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                 18.729    

Slack (MET) :             18.729ns  (required time - arrival time)
  Source:                 adc/ADC_DATA_reg[113]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/adc_data_t_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        1.094ns  (logic 0.437ns (39.936%)  route 0.657ns (60.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns = ( 18.143 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    21.448 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    15.282 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    16.705    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    16.786 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.357    18.143    adc/clk_out2
    SLICE_X54Y24         FDRE                                         r  adc/ADC_DATA_reg[113]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.437    18.580 r  adc/ADC_DATA_reg[113]/Q
                         net (fo=1, routed)           0.657    19.237    tx_25701/D[113]
    SLICE_X58Y29         FDRE                                         r  tx_25701/adc_data_t_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.320    38.636    tx_25701/clk_out2
    SLICE_X58Y29         FDRE                                         r  tx_25701/adc_data_t_reg[113]/C
                         clock pessimism             -0.464    38.172    
                         clock uncertainty           -0.131    38.041    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.075    37.966    tx_25701/adc_data_t_reg[113]
  -------------------------------------------------------------------
                         required time                         37.966    
                         arrival time                         -19.237    
  -------------------------------------------------------------------
                         slack                                 18.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.553    -0.519    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.323    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.076    -0.443    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.550    -0.522    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.326    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.816    -0.294    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.228    -0.522    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.076    -0.446    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc/adc1_t_reg[46]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adc/adc1_t_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@20.000ns - clk_out2_pll fall@20.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.508%)  route 0.067ns (31.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns = ( 19.753 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 19.521 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    18.399 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    18.903    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.929 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.593    19.521    adc/clk_out2
    SLICE_X61Y40         FDRE                                         r  adc/adc1_t_reg[46]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.146    19.667 r  adc/adc1_t_reg[46]/Q
                         net (fo=2, routed)           0.067    19.734    adc/adc1_t[46]
    SLICE_X60Y40         FDRE                                         r  adc/adc1_t_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    20.472 f  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    18.312 f  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    18.862    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.891 f  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.863    19.753    adc/clk_out2
    SLICE_X60Y40         FDRE                                         r  adc/adc1_t_reg[47]/C  (IS_INVERTED)
                         clock pessimism             -0.219    19.534    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.079    19.613    adc/adc1_t_reg[47]
  -------------------------------------------------------------------
                         required time                        -19.613    
                         arrival time                          19.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.550    -0.522    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055    -0.326    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.816    -0.294    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.228    -0.522    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.075    -0.447    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.551    -0.521    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y26         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055    -0.325    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X39Y26         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.817    -0.293    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y26         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.228    -0.521    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.075    -0.446    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.553    -0.519    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.323    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.075    -0.444    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.551    -0.521    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y23         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.325    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X41Y23         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.818    -0.292    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y23         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.229    -0.521    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.075    -0.446    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.553    -0.519    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.323    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.071    -0.448    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.550    -0.522    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.326    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.816    -0.294    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.228    -0.522    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.071    -0.451    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y20         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064    -0.313    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X40Y20         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.822    -0.288    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y20         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.230    -0.518    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.075    -0.443    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X2Y10    tx_25701/ram_udp_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X1Y10    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y4     fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X2Y10    tx_25701/ram_udp_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y43    adc/ADC_DATA_reg[143]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y34    adc/ADC_DATA_reg[144]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y34    adc/ADC_DATA_reg[145]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y37    adc/ADC_DATA_reg[146]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X46Y20    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X46Y20    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X30Y36    adc/sync2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X30Y36    adc/sync2_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y28    tx_25701/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y28    tx_25701/index_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y33    timeout_100ms_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y33    timeout_100ms_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y33    timeout_100ms_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y33    timeout_100ms_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X46Y20    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X30Y36    adc/sync2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X30Y36    adc/sync2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X46Y20    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y41    adc/ADC_DATA_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y41    adc/ADC_DATA_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y41    adc/ADC_DATA_reg[201]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y41    adc/ADC_DATA_reg[203]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38    adc/ADC_DATA_reg[64]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38    adc/ADC_DATA_reg[67]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       95.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.962ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.759ns (45.120%)  route 2.139ns (54.880%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 98.627 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.794 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.794    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.892 r  mdio1/phy_rst.phy_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.892    mdio1/phy_rst.phy_cnt_reg[16]_i_1__0_n_1
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.108 r  mdio1/phy_rst.phy_cnt_reg[20]_i_1__0/CO[0]
                         net (fo=1, routed)           0.000     2.108    mdio1/phy_rst.phy_cnt_reg[20]_i_1__0_n_4
    SLICE_X1Y64          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.311    98.627    mdio1/clk_out3
    SLICE_X1Y64          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[20]/C
                         clock pessimism             -0.448    98.179    
                         clock uncertainty           -0.155    98.024    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.046    98.070    mdio1/phy_rst.phy_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.070    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 95.962    

Slack (MET) :             95.986ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.669ns (42.581%)  route 2.251ns (57.419%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.438    -1.776    mdio2/clk_out3
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.433    -1.343 f  mdio2/phy_rst.phy_cnt_reg[19]/Q
                         net (fo=2, routed)           0.558    -0.785    mdio2/phy_rst.phy_cnt_reg[19]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.105    -0.680 r  mdio2/rst_st[2]_inv_i_5/O
                         net (fo=1, routed)           0.651    -0.029    mdio2/rst_st[2]_inv_i_5_n_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.105     0.076 r  mdio2/rst_st[2]_inv_i_2/O
                         net (fo=26, routed)          1.042     1.117    mdio2/phy_rst.phy_cnt[0]_i_2_n_1
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.105     1.222 r  mdio2/phy_rst.phy_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.222    mdio2/phy_rst.phy_cnt[0]_i_3_n_1
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     1.536 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    mdio2/phy_rst.phy_cnt_reg[0]_i_1_n_1
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    mdio2/phy_rst.phy_cnt_reg[4]_i_1_n_1
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    mdio2/phy_rst.phy_cnt_reg[8]_i_1_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    mdio2/phy_rst.phy_cnt_reg[12]_i_1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.936 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    mdio2/phy_rst.phy_cnt_reg[16]_i_1_n_1
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.143 r  mdio2/phy_rst.phy_cnt_reg[20]_i_1/CO[0]
                         net (fo=1, routed)           0.000     2.143    mdio2/phy_rst.phy_cnt_reg[20]_i_1_n_4
    SLICE_X2Y10          FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.328    98.644    mdio2/clk_out3
    SLICE_X2Y10          FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[20]/C
                         clock pessimism             -0.448    98.196    
                         clock uncertainty           -0.155    98.040    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.089    98.129    mdio2/phy_rst.phy_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.129    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 95.986    

Slack (MET) :             96.025ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.710ns (44.422%)  route 2.139ns (55.578%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 98.628 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.794 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.794    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.059 r  mdio1/phy_rst.phy_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.059    mdio1/phy_rst.phy_cnt_reg[16]_i_1__0_n_7
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.312    98.628    mdio1/clk_out3
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[17]/C
                         clock pessimism             -0.448    98.180    
                         clock uncertainty           -0.155    98.025    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.059    98.084    mdio1/phy_rst.phy_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                 96.025    

Slack (MET) :             96.030ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.705ns (44.350%)  route 2.139ns (55.650%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 98.628 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.794 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.794    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.054 r  mdio1/phy_rst.phy_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.054    mdio1/phy_rst.phy_cnt_reg[16]_i_1__0_n_5
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.312    98.628    mdio1/clk_out3
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[19]/C
                         clock pessimism             -0.448    98.180    
                         clock uncertainty           -0.155    98.025    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.059    98.084    mdio1/phy_rst.phy_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 96.030    

Slack (MET) :             96.071ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.624ns (41.914%)  route 2.251ns (58.086%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 98.645 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.438    -1.776    mdio2/clk_out3
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.433    -1.343 f  mdio2/phy_rst.phy_cnt_reg[19]/Q
                         net (fo=2, routed)           0.558    -0.785    mdio2/phy_rst.phy_cnt_reg[19]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.105    -0.680 r  mdio2/rst_st[2]_inv_i_5/O
                         net (fo=1, routed)           0.651    -0.029    mdio2/rst_st[2]_inv_i_5_n_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.105     0.076 r  mdio2/rst_st[2]_inv_i_2/O
                         net (fo=26, routed)          1.042     1.117    mdio2/phy_rst.phy_cnt[0]_i_2_n_1
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.105     1.222 r  mdio2/phy_rst.phy_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.222    mdio2/phy_rst.phy_cnt[0]_i_3_n_1
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     1.536 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    mdio2/phy_rst.phy_cnt_reg[0]_i_1_n_1
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    mdio2/phy_rst.phy_cnt_reg[4]_i_1_n_1
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    mdio2/phy_rst.phy_cnt_reg[8]_i_1_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    mdio2/phy_rst.phy_cnt_reg[12]_i_1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.098 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.098    mdio2/phy_rst.phy_cnt_reg[16]_i_1_n_5
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.329    98.645    mdio2/clk_out3
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/C
                         clock pessimism             -0.421    98.224    
                         clock uncertainty           -0.155    98.068    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.101    98.169    mdio2/phy_rst.phy_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.169    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 96.071    

Slack (MET) :             96.076ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.619ns (41.839%)  route 2.251ns (58.161%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 98.645 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.438    -1.776    mdio2/clk_out3
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.433    -1.343 f  mdio2/phy_rst.phy_cnt_reg[19]/Q
                         net (fo=2, routed)           0.558    -0.785    mdio2/phy_rst.phy_cnt_reg[19]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.105    -0.680 r  mdio2/rst_st[2]_inv_i_5/O
                         net (fo=1, routed)           0.651    -0.029    mdio2/rst_st[2]_inv_i_5_n_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.105     0.076 r  mdio2/rst_st[2]_inv_i_2/O
                         net (fo=26, routed)          1.042     1.117    mdio2/phy_rst.phy_cnt[0]_i_2_n_1
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.105     1.222 r  mdio2/phy_rst.phy_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.222    mdio2/phy_rst.phy_cnt[0]_i_3_n_1
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     1.536 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    mdio2/phy_rst.phy_cnt_reg[0]_i_1_n_1
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    mdio2/phy_rst.phy_cnt_reg[4]_i_1_n_1
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    mdio2/phy_rst.phy_cnt_reg[8]_i_1_n_1
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    mdio2/phy_rst.phy_cnt_reg[12]_i_1_n_1
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.093 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.093    mdio2/phy_rst.phy_cnt_reg[16]_i_1_n_7
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.329    98.645    mdio2/clk_out3
    SLICE_X2Y9           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[17]/C
                         clock pessimism             -0.421    98.224    
                         clock uncertainty           -0.155    98.068    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.101    98.169    mdio2/phy_rst.phy_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         98.169    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 96.076    

Slack (MET) :             96.090ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.645ns (43.467%)  route 2.139ns (56.533%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 98.628 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.794 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.794    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.994 r  mdio1/phy_rst.phy_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.994    mdio1/phy_rst.phy_cnt_reg[16]_i_1__0_n_6
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.312    98.628    mdio1/clk_out3
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[18]/C
                         clock pessimism             -0.448    98.180    
                         clock uncertainty           -0.155    98.025    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.059    98.084    mdio1/phy_rst.phy_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 96.090    

Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.626ns (43.182%)  route 2.139ns (56.818%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 98.628 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.794 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.794    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.975 r  mdio1/phy_rst.phy_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.975    mdio1/phy_rst.phy_cnt_reg[16]_i_1__0_n_8
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.312    98.628    mdio1/clk_out3
    SLICE_X1Y63          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[16]/C
                         clock pessimism             -0.448    98.180    
                         clock uncertainty           -0.155    98.025    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.059    98.084    mdio1/phy_rst.phy_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.124ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.612ns (42.970%)  route 2.139ns (57.030%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 98.629 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.961 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.961    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_7
    SLICE_X1Y62          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.313    98.629    mdio1/clk_out3
    SLICE_X1Y62          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[13]/C
                         clock pessimism             -0.448    98.181    
                         clock uncertainty           -0.155    98.026    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.059    98.085    mdio1/phy_rst.phy_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         98.085    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 96.124    

Slack (MET) :             96.129ns  (required time - arrival time)
  Source:                 mdio1/phy_rst.phy_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_rst.phy_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.607ns (42.894%)  route 2.139ns (57.106%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 98.629 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.423    -1.791    mdio1/clk_out3
    SLICE_X1Y60          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -1.412 f  mdio1/phy_rst.phy_cnt_reg[7]/Q
                         net (fo=2, routed)           0.669    -0.743    mdio1/phy_rst.phy_cnt_reg[7]
    SLICE_X0Y61          LUT4 (Prop_lut4_I2_O)        0.105    -0.638 r  mdio1/rst_st[2]_inv_i_3__0/O
                         net (fo=1, routed)           0.458    -0.180    mdio1/rst_st[2]_inv_i_3__0_n_1
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.105    -0.075 r  mdio1/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          1.013     0.938    mdio1/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.105     1.043 r  mdio1/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.043    mdio1/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.500 r  mdio1/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.500    mdio1/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.598 r  mdio1/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    mdio1/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.696 r  mdio1/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.696    mdio1/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.956 r  mdio1/phy_rst.phy_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.956    mdio1/phy_rst.phy_cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y62          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.313    98.629    mdio1/clk_out3
    SLICE_X1Y62          FDRE                                         r  mdio1/phy_rst.phy_cnt_reg[15]/C
                         clock pessimism             -0.448    98.181    
                         clock uncertainty           -0.155    98.026    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.059    98.085    mdio1/phy_rst.phy_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.085    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 96.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.515%)  route 0.074ns (28.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.553    -0.519    mdio2/clk_out3
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mdio2/clock_div.count_reg[6]/Q
                         net (fo=3, routed)           0.074    -0.304    mdio2/clock_div.count_reg[6]
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.045    -0.259 r  mdio2/phy_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.259    mdio2/phy_clk_i_1_n_1
    SLICE_X33Y69         FDRE                                         r  mdio2/phy_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.819    -0.290    mdio2/clk_out3
    SLICE_X33Y69         FDRE                                         r  mdio2/phy_clk_reg/C
                         clock pessimism             -0.216    -0.506    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.091    -0.415    mdio2/phy_clk_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mdio2/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/rst_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.595    -0.477    mdio2/clk_out3
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  mdio2/rst_st_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.202    mdio2/rst_st_reg_n_1_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.045    -0.157 r  mdio2/rst_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    mdio2/rst_st[0]_i_1_n_1
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.866    -0.244    mdio2/clk_out3
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[0]/C
                         clock pessimism             -0.233    -0.477    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091    -0.386    mdio2/rst_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (68.948%)  route 0.102ns (31.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.557    -0.515    mdio1/clk_out3
    SLICE_X33Y65         FDRE                                         r  mdio1/clock_div.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mdio1/clock_div.count_reg[4]/Q
                         net (fo=5, routed)           0.102    -0.284    mdio1/clock_div.count_reg[4]
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.099    -0.185 r  mdio1/clock_div.count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    mdio1/p_0_in__0__0[5]
    SLICE_X33Y65         FDRE                                         r  mdio1/clock_div.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.823    -0.286    mdio1/clk_out3
    SLICE_X33Y65         FDRE                                         r  mdio1/clock_div.count_reg[5]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.092    -0.423    mdio1/clock_div.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/clock_div.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.973%)  route 0.175ns (48.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.553    -0.519    mdio2/clk_out3
    SLICE_X31Y69         FDRE                                         r  mdio2/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mdio2/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.203    mdio2/clock_div.count_reg[2]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.048    -0.155 r  mdio2/clock_div.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    mdio2/clock_div.count[4]_i_1_n_1
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.819    -0.290    mdio2/clk_out3
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[4]/C
                         clock pessimism             -0.215    -0.505    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.107    -0.398    mdio2/clock_div.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/clock_div.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.782%)  route 0.108ns (32.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.553    -0.519    mdio2/clk_out3
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  mdio2/clock_div.count_reg[4]/Q
                         net (fo=5, routed)           0.108    -0.283    mdio2/clock_div.count_reg[4]
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.099    -0.184 r  mdio2/clock_div.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    mdio2/p_0_in__0[5]
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.819    -0.290    mdio2/clk_out3
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[5]/C
                         clock pessimism             -0.229    -0.519    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.092    -0.427    mdio2/clock_div.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mdio1/rst_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/rst_st_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.590    -0.482    mdio1/clk_out3
    SLICE_X2Y62          FDRE                                         r  mdio1/rst_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.318 f  mdio1/rst_st_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.145    mdio1/rst_st_reg_n_1_[1]
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.043    -0.102 r  mdio1/rst_st[2]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.102    mdio1/rst_st[2]_inv_i_1_n_1
    SLICE_X2Y62          FDRE                                         r  mdio1/rst_st_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.859    -0.250    mdio1/clk_out3
    SLICE_X2Y62          FDRE                                         r  mdio1/rst_st_reg[2]_inv/C
                         clock pessimism             -0.232    -0.482    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.131    -0.351    mdio1/rst_st_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/clock_div.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.553    -0.519    mdio2/clk_out3
    SLICE_X31Y69         FDRE                                         r  mdio2/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mdio2/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.177    -0.200    mdio2/clock_div.count_reg_n_1_[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.042    -0.158 r  mdio2/clock_div.count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    mdio2/p_0_in__0[1]
    SLICE_X31Y69         FDRE                                         r  mdio2/clock_div.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.819    -0.290    mdio2/clk_out3
    SLICE_X31Y69         FDRE                                         r  mdio2/clock_div.count_reg[1]/C
                         clock pessimism             -0.229    -0.519    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.107    -0.412    mdio2/clock_div.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.556    -0.516    mdio1/clk_out3
    SLICE_X32Y66         FDRE                                         r  mdio1/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  mdio1/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.197    mdio1/clock_div.count_reg_n_1_[0]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.042    -0.155 r  mdio1/clock_div.count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    mdio1/p_0_in__0__0[1]
    SLICE_X32Y66         FDRE                                         r  mdio1/clock_div.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.822    -0.287    mdio1/clk_out3
    SLICE_X32Y66         FDRE                                         r  mdio1/clock_div.count_reg[1]/C
                         clock pessimism             -0.229    -0.516    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.107    -0.409    mdio1/clock_div.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/clock_div.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.573%)  route 0.175ns (48.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.553    -0.519    mdio2/clk_out3
    SLICE_X31Y69         FDRE                                         r  mdio2/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mdio2/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.203    mdio2/clock_div.count_reg[2]
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  mdio2/clock_div.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    mdio2/p_0_in__0[3]
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.819    -0.290    mdio2/clk_out3
    SLICE_X32Y69         FDRE                                         r  mdio2/clock_div.count_reg[3]/C
                         clock pessimism             -0.215    -0.505    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.091    -0.414    mdio2/clock_div.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 mdio2/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/rst_st_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.464%)  route 0.181ns (49.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.595    -0.477    mdio2/clk_out3
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  mdio2/rst_st_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.155    mdio2/rst_st_reg_n_1_[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I1_O)        0.043    -0.112 r  mdio2/rst_st[2]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.112    mdio2/rst_st[2]_inv_i_1_n_1
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.866    -0.244    mdio2/clk_out3
    SLICE_X3Y6           FDRE                                         r  mdio2/rst_st_reg[2]_inv/C
                         clock pessimism             -0.233    -0.477    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.370    mdio2/rst_st_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y7   pll_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y66    mdio1/clock_div.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y66    mdio1/clock_div.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y66    mdio1/clock_div.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X33Y65    mdio1/clock_div.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X33Y65    mdio1/clock_div.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X33Y65    mdio1/clock_div.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X33Y65    mdio1/clock_div.count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y64    mdio1/phy_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y59     mdio1/phy_rst.phy_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y59     mdio1/phy_rst.phy_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y59     mdio1/phy_rst.phy_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y59     mdio1/phy_rst.phy_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y10     mdio2/phy_rst.phy_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y66    mdio1/clock_div.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y66    mdio1/clock_div.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y66    mdio1/clock_div.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X33Y65    mdio1/clock_div.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X33Y65    mdio1/clock_div.count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y63     mdio1/phy_rst.phy_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y63     mdio1/phy_rst.phy_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y63     mdio1/phy_rst.phy_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y63     mdio1/phy_rst.phy_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y64     mdio1/phy_rst.phy_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y60     mdio1/phy_rst.phy_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y60     mdio1/phy_rst.phy_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y60     mdio1/phy_rst.phy_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y60     mdio1/phy_rst.phy_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y66    mdio1/clock_div.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y10  pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack      998.946ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.946ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.852ns  (logic 0.398ns (46.707%)  route 0.454ns (53.293%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.454     0.852    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y21         FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                998.946    

Slack (MET) :             999.016ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.782ns  (logic 0.398ns (50.869%)  route 0.384ns (49.131%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.384     0.782    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y23         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                999.016    

Slack (MET) :             999.055ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.738ns  (logic 0.348ns (47.136%)  route 0.390ns (52.864%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.390     0.738    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)       -0.207   999.793    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                999.055    

Slack (MET) :             999.062ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.942%)  route 0.378ns (52.058%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.378     0.726    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X39Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)       -0.212   999.788    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                999.062    

Slack (MET) :             999.114ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.375%)  route 0.378ns (46.625%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.811    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y20         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                999.114    

Slack (MET) :             999.116ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.812ns  (logic 0.433ns (53.355%)  route 0.379ns (46.645%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.379     0.812    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.073   999.927    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                999.116    

Slack (MET) :             999.153ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.772ns  (logic 0.433ns (56.058%)  route 0.339ns (43.942%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.339     0.772    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                999.153    

Slack (MET) :             999.160ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.637ns  (logic 0.398ns (62.456%)  route 0.239ns (37.544%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.239     0.637    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.203   999.797    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.797    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                999.160    

Slack (MET) :             999.168ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.039%)  route 0.378ns (49.961%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.378     0.757    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X39Y26         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                999.168    

Slack (MET) :             999.221ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.803%)  route 0.367ns (49.197%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.367     0.746    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X38Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)       -0.033   999.967    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                999.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       37.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.993ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[23]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.348ns (24.766%)  route 1.057ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          1.057    -0.455    tx_25701/crc_inst/AS[0]
    SLICE_X39Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.246    38.562    tx_25701/crc_inst/clk_out2
    SLICE_X39Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[23]/C
                         clock pessimism             -0.464    38.098    
                         clock uncertainty           -0.131    37.967    
    SLICE_X39Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.538    tx_25701/crc_inst/crc_t_reg[23]
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                 37.993    

Slack (MET) :             37.993ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.348ns (24.766%)  route 1.057ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          1.057    -0.455    tx_25701/crc_inst/AS[0]
    SLICE_X39Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.246    38.562    tx_25701/crc_inst/clk_out2
    SLICE_X39Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[6]/C
                         clock pessimism             -0.464    38.098    
                         clock uncertainty           -0.131    37.967    
    SLICE_X39Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.538    tx_25701/crc_inst/crc_t_reg[6]
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                 37.993    

Slack (MET) :             38.119ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[17]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.539    tx_25701/crc_inst/crc_t_reg[17]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.119ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[20]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.539    tx_25701/crc_inst/crc_t_reg[20]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.119ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[30]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.539    tx_25701/crc_inst/crc_t_reg[30]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.119ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[9]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    37.539    tx_25701/crc_inst/crc_t_reg[9]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[25]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.395    37.573    tx_25701/crc_inst/crc_t_reg[25]
  -------------------------------------------------------------------
                         required time                         37.573    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[27]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.348ns (27.183%)  route 0.932ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.932    -0.580    tx_25701/crc_inst/AS[0]
    SLICE_X42Y28         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.247    38.563    tx_25701/crc_inst/clk_out2
    SLICE_X42Y28         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[27]/C
                         clock pessimism             -0.464    38.099    
                         clock uncertainty           -0.131    37.968    
    SLICE_X42Y28         FDPE (Recov_fdpe_C_PRE)     -0.395    37.573    tx_25701/crc_inst/crc_t_reg[27]
  -------------------------------------------------------------------
                         required time                         37.573    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.354ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.348ns (33.227%)  route 0.699ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.699    -0.813    tx_25701/crc_inst/AS[0]
    SLICE_X43Y29         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.249    38.565    tx_25701/crc_inst/clk_out2
    SLICE_X43Y29         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[13]/C
                         clock pessimism             -0.464    38.101    
                         clock uncertainty           -0.131    37.970    
    SLICE_X43Y29         FDPE (Recov_fdpe_C_PRE)     -0.429    37.541    tx_25701/crc_inst/crc_t_reg[13]
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                 38.354    

Slack (MET) :             38.354ns  (required time - arrival time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.348ns (33.227%)  route 0.699ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.354    -1.860    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.348    -1.512 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.699    -0.813    tx_25701/crc_inst/AS[0]
    SLICE_X43Y29         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        1.249    38.565    tx_25701/crc_inst/clk_out2
    SLICE_X43Y29         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[14]/C
                         clock pessimism             -0.464    38.101    
                         clock uncertainty           -0.131    37.970    
    SLICE_X43Y29         FDPE (Recov_fdpe_C_PRE)     -0.429    37.541    tx_25701/crc_inst/crc_t_reg[14]
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                 38.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[0]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[16]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[16]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[19]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[19]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[19]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[22]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[22]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[22]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[24]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[24]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[24]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[8]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.781%)  route 0.230ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.230    -0.160    tx_25701/crc_inst/AS[0]
    SLICE_X42Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.820    -0.290    tx_25701/crc_inst/clk_out2
    SLICE_X42Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[8]/C
                         clock pessimism             -0.196    -0.486    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.611    tx_25701/crc_inst/crc_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[11]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.198%)  route 0.207ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.207    -0.183    tx_25701/crc_inst/AS[0]
    SLICE_X44Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    tx_25701/crc_inst/clk_out2
    SLICE_X44Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[11]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X44Y27         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.654    tx_25701/crc_inst/crc_t_reg[11]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[15]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.198%)  route 0.207ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.207    -0.183    tx_25701/crc_inst/AS[0]
    SLICE_X44Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    tx_25701/crc_inst/clk_out2
    SLICE_X44Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[15]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X44Y27         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.654    tx_25701/crc_inst/crc_t_reg[15]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[3]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.198%)  route 0.207ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.207    -0.183    tx_25701/crc_inst/AS[0]
    SLICE_X44Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    tx_25701/crc_inst/clk_out2
    SLICE_X44Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[3]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X44Y27         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.654    tx_25701/crc_inst/crc_t_reg[3]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tx_25701/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25701/crc_inst/crc_t_reg[7]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.198%)  route 0.207ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.554    -0.518    tx_25701/clk_out2
    SLICE_X47Y27         FDRE                                         r  tx_25701/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.390 f  tx_25701/fcs_rst_reg/Q
                         net (fo=33, routed)          0.207    -0.183    tx_25701/crc_inst/AS[0]
    SLICE_X44Y27         FDPE                                         f  tx_25701/crc_inst/crc_t_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1258, routed)        0.821    -0.289    tx_25701/crc_inst/clk_out2
    SLICE_X44Y27         FDPE                                         r  tx_25701/crc_inst/crc_t_reg[7]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X44Y27         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.654    tx_25701/crc_inst/crc_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.471    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.833ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.833ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.398ns (41.293%)  route 0.566ns (58.707%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.566     0.964    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y17          FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.203   999.797    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.797    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.833    

Slack (MET) :             998.847ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.951ns  (logic 0.398ns (41.843%)  route 0.553ns (58.157%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.553     0.951    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X3Y16          FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                998.847    

Slack (MET) :             998.849ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.949ns  (logic 0.398ns (41.933%)  route 0.551ns (58.067%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.551     0.949    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y17          FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                998.849    

Slack (MET) :             998.891ns  (required time - arrival time)
  Source:                 fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.076ns  (logic 0.433ns (40.232%)  route 0.643ns (59.768%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.643     1.076    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y36         FDRE                                         r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y36         FDRE (Setup_fdre_C_D)       -0.033   999.967    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                998.891    

Slack (MET) :             998.913ns  (required time - arrival time)
  Source:                 FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.012ns  (logic 0.379ns (37.459%)  route 0.633ns (62.541%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.633     1.012    FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X48Y42         FDRE                                         r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)       -0.075   999.925    FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                998.913    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.559%)  route 0.476ns (54.441%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE                         0.000     0.000 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.476     0.874    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X39Y45         FDRE                                         r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.202   999.798    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.935ns  (required time - arrival time)
  Source:                 fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.862ns  (logic 0.398ns (46.173%)  route 0.464ns (53.827%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.464     0.862    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X47Y35         FDRE                                         r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.203   999.797    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.797    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                998.935    

Slack (MET) :             998.941ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.899ns  (logic 0.398ns (44.257%)  route 0.501ns (55.743%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.501     0.899    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X12Y19         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)       -0.160   999.840    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.840    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                998.941    

Slack (MET) :             998.942ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.983ns  (logic 0.433ns (44.052%)  route 0.550ns (55.948%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.550     0.983    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X3Y16          FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                998.942    

Slack (MET) :             998.943ns  (required time - arrival time)
  Source:                 fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.849ns  (logic 0.348ns (40.972%)  route 0.501ns (59.028%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE                         0.000     0.000 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.501     0.849    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X44Y35         FDRE                                         r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.208   999.792    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                998.943    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_pll
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       38.956ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.956ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.635%)  route 0.488ns (58.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.488     0.836    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X40Y26         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.208    39.792    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 38.956    

Slack (MET) :             39.098ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.107%)  route 0.347ns (49.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.347     0.695    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.207    39.793    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 39.098    

Slack (MET) :             39.102ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.690ns  (logic 0.348ns (50.419%)  route 0.342ns (49.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.342     0.690    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y22         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.208    39.792    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 39.102    

Slack (MET) :             39.145ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.780ns  (logic 0.379ns (48.603%)  route 0.401ns (51.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.401     0.780    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y21         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)       -0.075    39.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 39.145    

Slack (MET) :             39.170ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.084%)  route 0.378ns (49.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.378     0.757    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y22         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.073    39.927    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 39.170    

Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.543%)  route 0.371ns (49.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.371     0.750    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X44Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)       -0.075    39.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.178ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.368     0.747    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X41Y25         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.075    39.925    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 39.178    

Slack (MET) :             39.179ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.612ns  (logic 0.348ns (56.875%)  route 0.264ns (43.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.264     0.612    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X43Y22         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)       -0.209    39.791    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.791    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 39.179    

Slack (MET) :             39.196ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.731ns  (logic 0.379ns (51.819%)  route 0.352ns (48.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.352     0.731    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X43Y22         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)       -0.073    39.927    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 39.196    

Slack (MET) :             39.204ns  (required time - arrival time)
  Source:                 fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.584ns  (logic 0.348ns (59.611%)  route 0.236ns (40.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21                                      0.000     0.000 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.236     0.584    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y22         FDRE                                         r  fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)       -0.212    39.788    fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.788    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 39.204    





