$comment
	File created using the following command:
		vcd file Mem_dados.msim.vcd -direction
$end
$date
	Thu Jul 29 14:52:31 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Mem_dados_vlg_vec_tst $end
$var reg 32 ! data [31:0] $end
$var reg 32 " read_addr [31:0] $end
$var reg 1 # read_clock $end
$var reg 1 $ we $end
$var reg 32 % write_addr [31:0] $end
$var reg 1 & write_clock $end
$var wire 1 ' q [31] $end
$var wire 1 ( q [30] $end
$var wire 1 ) q [29] $end
$var wire 1 * q [28] $end
$var wire 1 + q [27] $end
$var wire 1 , q [26] $end
$var wire 1 - q [25] $end
$var wire 1 . q [24] $end
$var wire 1 / q [23] $end
$var wire 1 0 q [22] $end
$var wire 1 1 q [21] $end
$var wire 1 2 q [20] $end
$var wire 1 3 q [19] $end
$var wire 1 4 q [18] $end
$var wire 1 5 q [17] $end
$var wire 1 6 q [16] $end
$var wire 1 7 q [15] $end
$var wire 1 8 q [14] $end
$var wire 1 9 q [13] $end
$var wire 1 : q [12] $end
$var wire 1 ; q [11] $end
$var wire 1 < q [10] $end
$var wire 1 = q [9] $end
$var wire 1 > q [8] $end
$var wire 1 ? q [7] $end
$var wire 1 @ q [6] $end
$var wire 1 A q [5] $end
$var wire 1 B q [4] $end
$var wire 1 C q [3] $end
$var wire 1 D q [2] $end
$var wire 1 E q [1] $end
$var wire 1 F q [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var tri1 1 J devclrn $end
$var tri1 1 K devpor $end
$var tri1 1 L devoe $end
$var wire 1 M read_addr[5]~input_o $end
$var wire 1 N read_addr[6]~input_o $end
$var wire 1 O read_addr[7]~input_o $end
$var wire 1 P read_addr[8]~input_o $end
$var wire 1 Q read_addr[9]~input_o $end
$var wire 1 R read_addr[10]~input_o $end
$var wire 1 S read_addr[11]~input_o $end
$var wire 1 T read_addr[12]~input_o $end
$var wire 1 U read_addr[13]~input_o $end
$var wire 1 V read_addr[14]~input_o $end
$var wire 1 W read_addr[15]~input_o $end
$var wire 1 X read_addr[16]~input_o $end
$var wire 1 Y read_addr[17]~input_o $end
$var wire 1 Z read_addr[18]~input_o $end
$var wire 1 [ read_addr[19]~input_o $end
$var wire 1 \ read_addr[20]~input_o $end
$var wire 1 ] read_addr[21]~input_o $end
$var wire 1 ^ read_addr[22]~input_o $end
$var wire 1 _ read_addr[23]~input_o $end
$var wire 1 ` read_addr[24]~input_o $end
$var wire 1 a read_addr[25]~input_o $end
$var wire 1 b read_addr[26]~input_o $end
$var wire 1 c read_addr[27]~input_o $end
$var wire 1 d read_addr[28]~input_o $end
$var wire 1 e read_addr[29]~input_o $end
$var wire 1 f read_addr[30]~input_o $end
$var wire 1 g read_addr[31]~input_o $end
$var wire 1 h write_addr[5]~input_o $end
$var wire 1 i write_addr[6]~input_o $end
$var wire 1 j write_addr[7]~input_o $end
$var wire 1 k write_addr[8]~input_o $end
$var wire 1 l write_addr[9]~input_o $end
$var wire 1 m write_addr[10]~input_o $end
$var wire 1 n write_addr[11]~input_o $end
$var wire 1 o write_addr[12]~input_o $end
$var wire 1 p write_addr[13]~input_o $end
$var wire 1 q write_addr[14]~input_o $end
$var wire 1 r write_addr[15]~input_o $end
$var wire 1 s write_addr[16]~input_o $end
$var wire 1 t write_addr[17]~input_o $end
$var wire 1 u write_addr[18]~input_o $end
$var wire 1 v write_addr[19]~input_o $end
$var wire 1 w write_addr[20]~input_o $end
$var wire 1 x write_addr[21]~input_o $end
$var wire 1 y write_addr[22]~input_o $end
$var wire 1 z write_addr[23]~input_o $end
$var wire 1 { write_addr[24]~input_o $end
$var wire 1 | write_addr[25]~input_o $end
$var wire 1 } write_addr[26]~input_o $end
$var wire 1 ~ write_addr[27]~input_o $end
$var wire 1 !! write_addr[28]~input_o $end
$var wire 1 "! write_addr[29]~input_o $end
$var wire 1 #! write_addr[30]~input_o $end
$var wire 1 $! write_addr[31]~input_o $end
$var wire 1 %! q[0]~output_o $end
$var wire 1 &! q[1]~output_o $end
$var wire 1 '! q[2]~output_o $end
$var wire 1 (! q[3]~output_o $end
$var wire 1 )! q[4]~output_o $end
$var wire 1 *! q[5]~output_o $end
$var wire 1 +! q[6]~output_o $end
$var wire 1 ,! q[7]~output_o $end
$var wire 1 -! q[8]~output_o $end
$var wire 1 .! q[9]~output_o $end
$var wire 1 /! q[10]~output_o $end
$var wire 1 0! q[11]~output_o $end
$var wire 1 1! q[12]~output_o $end
$var wire 1 2! q[13]~output_o $end
$var wire 1 3! q[14]~output_o $end
$var wire 1 4! q[15]~output_o $end
$var wire 1 5! q[16]~output_o $end
$var wire 1 6! q[17]~output_o $end
$var wire 1 7! q[18]~output_o $end
$var wire 1 8! q[19]~output_o $end
$var wire 1 9! q[20]~output_o $end
$var wire 1 :! q[21]~output_o $end
$var wire 1 ;! q[22]~output_o $end
$var wire 1 <! q[23]~output_o $end
$var wire 1 =! q[24]~output_o $end
$var wire 1 >! q[25]~output_o $end
$var wire 1 ?! q[26]~output_o $end
$var wire 1 @! q[27]~output_o $end
$var wire 1 A! q[28]~output_o $end
$var wire 1 B! q[29]~output_o $end
$var wire 1 C! q[30]~output_o $end
$var wire 1 D! q[31]~output_o $end
$var wire 1 E! we~input_o $end
$var wire 1 F! write_clock~input_o $end
$var wire 1 G! read_clock~input_o $end
$var wire 1 H! data[0]~input_o $end
$var wire 1 I! write_addr[0]~input_o $end
$var wire 1 J! write_addr[1]~input_o $end
$var wire 1 K! write_addr[2]~input_o $end
$var wire 1 L! write_addr[3]~input_o $end
$var wire 1 M! write_addr[4]~input_o $end
$var wire 1 N! read_addr[0]~input_o $end
$var wire 1 O! read_addr[1]~input_o $end
$var wire 1 P! read_addr[2]~input_o $end
$var wire 1 Q! read_addr[3]~input_o $end
$var wire 1 R! read_addr[4]~input_o $end
$var wire 1 S! ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 T! data[1]~input_o $end
$var wire 1 U! ram_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 V! data[2]~input_o $end
$var wire 1 W! ram_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 X! data[3]~input_o $end
$var wire 1 Y! ram_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 Z! data[4]~input_o $end
$var wire 1 [! ram_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 \! data[5]~input_o $end
$var wire 1 ]! ram_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 ^! data[6]~input_o $end
$var wire 1 _! ram_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 `! data[7]~input_o $end
$var wire 1 a! ram_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 b! data[8]~input_o $end
$var wire 1 c! ram_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 d! data[9]~input_o $end
$var wire 1 e! ram_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 f! data[10]~input_o $end
$var wire 1 g! ram_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 h! data[11]~input_o $end
$var wire 1 i! ram_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 j! data[12]~input_o $end
$var wire 1 k! ram_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 l! data[13]~input_o $end
$var wire 1 m! ram_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 n! data[14]~input_o $end
$var wire 1 o! ram_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 p! data[15]~input_o $end
$var wire 1 q! ram_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 r! data[16]~input_o $end
$var wire 1 s! ram_rtl_0|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 t! data[17]~input_o $end
$var wire 1 u! ram_rtl_0|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 v! data[18]~input_o $end
$var wire 1 w! ram_rtl_0|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 x! data[19]~input_o $end
$var wire 1 y! ram_rtl_0|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 z! data[20]~input_o $end
$var wire 1 {! ram_rtl_0|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 |! data[21]~input_o $end
$var wire 1 }! ram_rtl_0|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 ~! data[22]~input_o $end
$var wire 1 !" ram_rtl_0|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 "" data[23]~input_o $end
$var wire 1 #" ram_rtl_0|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 $" data[24]~input_o $end
$var wire 1 %" ram_rtl_0|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 &" data[25]~input_o $end
$var wire 1 '" ram_rtl_0|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 (" data[26]~input_o $end
$var wire 1 )" ram_rtl_0|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 *" data[27]~input_o $end
$var wire 1 +" ram_rtl_0|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 ," data[28]~input_o $end
$var wire 1 -" ram_rtl_0|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 ." data[29]~input_o $end
$var wire 1 /" ram_rtl_0|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 0" data[30]~input_o $end
$var wire 1 1" ram_rtl_0|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 2" data[31]~input_o $end
$var wire 1 3" ram_rtl_0|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 4" ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 5" ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 6" ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 7" ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 8" ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 9" ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 :" ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 ;" ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 <" ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 =" ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 >" ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 ?" ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 @" ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 A" ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 B" ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 C" ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 D" ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 E" ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 F" ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 G" ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 H" ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 I" ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 J" ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 K" ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 L" ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 M" ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 N" ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 O" ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 P" ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 Q" ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 R" ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 S" ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b0 "
0#
1$
b0 %
0&
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0G
1H
xI
1J
1K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
$end
#20000
1#
1&
1G!
1F!
#40000
0#
0&
0G!
0F!
#60000
1#
1&
1G!
1F!
#60001
17"
1Y!
1(!
1C
#80000
0#
0&
0G!
0F!
#100000
1#
1&
1G!
1F!
#120000
0#
0&
0G!
0F!
#140000
1#
1&
1G!
1F!
#160000
0#
0&
0G!
0F!
#180000
1#
1&
1G!
1F!
#200000
0#
0&
0G!
0F!
#220000
1#
1&
1G!
1F!
#240000
0#
0&
0G!
0F!
#260000
1#
1&
1G!
1F!
#280000
0#
0&
0G!
0F!
#300000
1#
1&
1G!
1F!
#320000
b1001 !
b1 "
b1 %
0#
0&
1I!
1N!
1H!
0G!
0F!
#340000
1#
1&
1G!
1F!
#340001
07"
0Y!
0(!
0C
#360000
0#
0&
0G!
0F!
#380000
1#
1&
1G!
1F!
#380001
14"
17"
1S!
1Y!
1(!
1%!
1F
1C
#400000
0#
0&
0G!
0F!
#420000
1#
1&
1G!
1F!
#440000
0#
0&
0G!
0F!
#460000
1#
1&
1G!
1F!
#480000
0#
0&
0G!
0F!
#500000
1#
1&
1G!
1F!
#520000
0#
0&
0G!
0F!
#540000
1#
1&
1G!
1F!
#560000
0#
0&
0G!
0F!
#580000
1#
1&
1G!
1F!
#600000
0#
0&
0G!
0F!
#620000
1#
1&
1G!
1F!
#640000
b1011 !
b11 "
b11 %
b1010 !
b10 "
b10 %
0#
0&
0I!
1J!
0N!
1O!
0H!
1T!
0G!
0F!
#660000
1#
1&
1G!
1F!
#660001
04"
07"
0S!
0Y!
0(!
0%!
0F
0C
#680000
0#
0&
0G!
0F!
#700000
1#
1&
1G!
1F!
#700001
15"
17"
1U!
1Y!
1(!
1&!
1E
1C
#720000
0#
0&
0G!
0F!
#740000
1#
1&
1G!
1F!
#760000
0#
0&
0G!
0F!
#780000
1#
1&
1G!
1F!
#800000
0#
0&
0G!
0F!
#820000
1#
1&
1G!
1F!
#840000
0#
0&
0G!
0F!
#860000
1#
1&
1G!
1F!
#880000
0#
0&
0G!
0F!
#900000
1#
1&
1G!
1F!
#920000
0#
0&
0G!
0F!
#940000
1#
1&
1G!
1F!
#960000
b1011 !
b11 "
b11 %
0#
0&
1I!
1N!
1H!
0G!
0F!
#980000
1#
1&
1G!
1F!
#980001
05"
07"
0U!
0Y!
0(!
0&!
0E
0C
#1000000
