/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x06
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x40
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x40

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x03
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x08
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x08

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x07
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x80
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x80

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x05
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x20
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x20

/* Clock_7 */
.set Clock_7__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_7__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_7__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_7__CFG2_SRC_SEL_MASK, 0x07
.set Clock_7__INDEX, 0x00
.set Clock_7__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_7__PM_ACT_MSK, 0x01
.set Clock_7__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_7__PM_STBY_MSK, 0x01

/* Clock_8 */
.set Clock_8__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_8__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_8__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_8__CFG2_SRC_SEL_MASK, 0x07
.set Clock_8__INDEX, 0x04
.set Clock_8__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_8__PM_ACT_MSK, 0x10
.set Clock_8__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_8__PM_STBY_MSK, 0x10

/* Eye_Rod_1 */
.set Eye_Rod_1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Eye_Rod_1__0__MASK, 0x40
.set Eye_Rod_1__0__PC, CYREG_PRT2_PC6
.set Eye_Rod_1__0__PORT, 2
.set Eye_Rod_1__0__SHIFT, 6
.set Eye_Rod_1__AG, CYREG_PRT2_AG
.set Eye_Rod_1__AMUX, CYREG_PRT2_AMUX
.set Eye_Rod_1__BIE, CYREG_PRT2_BIE
.set Eye_Rod_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Eye_Rod_1__BYP, CYREG_PRT2_BYP
.set Eye_Rod_1__CTL, CYREG_PRT2_CTL
.set Eye_Rod_1__DM0, CYREG_PRT2_DM0
.set Eye_Rod_1__DM1, CYREG_PRT2_DM1
.set Eye_Rod_1__DM2, CYREG_PRT2_DM2
.set Eye_Rod_1__DR, CYREG_PRT2_DR
.set Eye_Rod_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Eye_Rod_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Eye_Rod_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Eye_Rod_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Eye_Rod_1__MASK, 0x40
.set Eye_Rod_1__PORT, 2
.set Eye_Rod_1__PRT, CYREG_PRT2_PRT
.set Eye_Rod_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Eye_Rod_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Eye_Rod_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Eye_Rod_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Eye_Rod_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Eye_Rod_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Eye_Rod_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Eye_Rod_1__PS, CYREG_PRT2_PS
.set Eye_Rod_1__SHIFT, 6
.set Eye_Rod_1__SLW, CYREG_PRT2_SLW

/* Eye_Rod_2 */
.set Eye_Rod_2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Eye_Rod_2__0__MASK, 0x80
.set Eye_Rod_2__0__PC, CYREG_PRT2_PC7
.set Eye_Rod_2__0__PORT, 2
.set Eye_Rod_2__0__SHIFT, 7
.set Eye_Rod_2__AG, CYREG_PRT2_AG
.set Eye_Rod_2__AMUX, CYREG_PRT2_AMUX
.set Eye_Rod_2__BIE, CYREG_PRT2_BIE
.set Eye_Rod_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Eye_Rod_2__BYP, CYREG_PRT2_BYP
.set Eye_Rod_2__CTL, CYREG_PRT2_CTL
.set Eye_Rod_2__DM0, CYREG_PRT2_DM0
.set Eye_Rod_2__DM1, CYREG_PRT2_DM1
.set Eye_Rod_2__DM2, CYREG_PRT2_DM2
.set Eye_Rod_2__DR, CYREG_PRT2_DR
.set Eye_Rod_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Eye_Rod_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Eye_Rod_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Eye_Rod_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Eye_Rod_2__MASK, 0x80
.set Eye_Rod_2__PORT, 2
.set Eye_Rod_2__PRT, CYREG_PRT2_PRT
.set Eye_Rod_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Eye_Rod_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Eye_Rod_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Eye_Rod_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Eye_Rod_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Eye_Rod_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Eye_Rod_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Eye_Rod_2__PS, CYREG_PRT2_PS
.set Eye_Rod_2__SHIFT, 7
.set Eye_Rod_2__SLW, CYREG_PRT2_SLW

/* Eye_Rod_PWMUDB */
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eye_Rod_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Eye_Rod_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Eye_Rod_PWMUDB_genblk8_stsreg__0__POS, 0
.set Eye_Rod_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Eye_Rod_PWMUDB_genblk8_stsreg__1__POS, 1
.set Eye_Rod_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Eye_Rod_PWMUDB_genblk8_stsreg__2__POS, 2
.set Eye_Rod_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Eye_Rod_PWMUDB_genblk8_stsreg__3__POS, 3
.set Eye_Rod_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Eye_Rod_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Eye_Rod_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eye_Rod_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eye_Rod_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* Left_Eyeball */
.set Left_Eyeball_Pan__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Left_Eyeball_Pan__0__MASK, 0x01
.set Left_Eyeball_Pan__0__PC, CYREG_PRT0_PC0
.set Left_Eyeball_Pan__0__PORT, 0
.set Left_Eyeball_Pan__0__SHIFT, 0
.set Left_Eyeball_Pan__AG, CYREG_PRT0_AG
.set Left_Eyeball_Pan__AMUX, CYREG_PRT0_AMUX
.set Left_Eyeball_Pan__BIE, CYREG_PRT0_BIE
.set Left_Eyeball_Pan__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Left_Eyeball_Pan__BYP, CYREG_PRT0_BYP
.set Left_Eyeball_Pan__CTL, CYREG_PRT0_CTL
.set Left_Eyeball_Pan__DM0, CYREG_PRT0_DM0
.set Left_Eyeball_Pan__DM1, CYREG_PRT0_DM1
.set Left_Eyeball_Pan__DM2, CYREG_PRT0_DM2
.set Left_Eyeball_Pan__DR, CYREG_PRT0_DR
.set Left_Eyeball_Pan__INP_DIS, CYREG_PRT0_INP_DIS
.set Left_Eyeball_Pan__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Left_Eyeball_Pan__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Left_Eyeball_Pan__LCD_EN, CYREG_PRT0_LCD_EN
.set Left_Eyeball_Pan__MASK, 0x01
.set Left_Eyeball_Pan__PORT, 0
.set Left_Eyeball_Pan__PRT, CYREG_PRT0_PRT
.set Left_Eyeball_Pan__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Left_Eyeball_Pan__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Left_Eyeball_Pan__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Left_Eyeball_Pan__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Left_Eyeball_Pan__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Left_Eyeball_Pan__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Left_Eyeball_Pan__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Left_Eyeball_Pan__PS, CYREG_PRT0_PS
.set Left_Eyeball_Pan__SHIFT, 0
.set Left_Eyeball_Pan__SLW, CYREG_PRT0_SLW
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Left_Eyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Left_Eyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set Left_Eyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Left_Eyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Left_Eyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Left_Eyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set Left_Eyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Left_Eyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Left_Eyeball_Tilt__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Left_Eyeball_Tilt__0__MASK, 0x02
.set Left_Eyeball_Tilt__0__PC, CYREG_PRT0_PC1
.set Left_Eyeball_Tilt__0__PORT, 0
.set Left_Eyeball_Tilt__0__SHIFT, 1
.set Left_Eyeball_Tilt__AG, CYREG_PRT0_AG
.set Left_Eyeball_Tilt__AMUX, CYREG_PRT0_AMUX
.set Left_Eyeball_Tilt__BIE, CYREG_PRT0_BIE
.set Left_Eyeball_Tilt__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Left_Eyeball_Tilt__BYP, CYREG_PRT0_BYP
.set Left_Eyeball_Tilt__CTL, CYREG_PRT0_CTL
.set Left_Eyeball_Tilt__DM0, CYREG_PRT0_DM0
.set Left_Eyeball_Tilt__DM1, CYREG_PRT0_DM1
.set Left_Eyeball_Tilt__DM2, CYREG_PRT0_DM2
.set Left_Eyeball_Tilt__DR, CYREG_PRT0_DR
.set Left_Eyeball_Tilt__INP_DIS, CYREG_PRT0_INP_DIS
.set Left_Eyeball_Tilt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Left_Eyeball_Tilt__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Left_Eyeball_Tilt__LCD_EN, CYREG_PRT0_LCD_EN
.set Left_Eyeball_Tilt__MASK, 0x02
.set Left_Eyeball_Tilt__PORT, 0
.set Left_Eyeball_Tilt__PRT, CYREG_PRT0_PRT
.set Left_Eyeball_Tilt__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Left_Eyeball_Tilt__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Left_Eyeball_Tilt__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Left_Eyeball_Tilt__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Left_Eyeball_Tilt__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Left_Eyeball_Tilt__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Left_Eyeball_Tilt__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Left_Eyeball_Tilt__PS, CYREG_PRT0_PS
.set Left_Eyeball_Tilt__SHIFT, 1
.set Left_Eyeball_Tilt__SLW, CYREG_PRT0_SLW

/* Left_Eyebrow */
.set Left_Eyebrow_Pan__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Left_Eyebrow_Pan__0__MASK, 0x40
.set Left_Eyebrow_Pan__0__PC, CYREG_PRT12_PC6
.set Left_Eyebrow_Pan__0__PORT, 12
.set Left_Eyebrow_Pan__0__SHIFT, 6
.set Left_Eyebrow_Pan__AG, CYREG_PRT12_AG
.set Left_Eyebrow_Pan__BIE, CYREG_PRT12_BIE
.set Left_Eyebrow_Pan__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Left_Eyebrow_Pan__BYP, CYREG_PRT12_BYP
.set Left_Eyebrow_Pan__DM0, CYREG_PRT12_DM0
.set Left_Eyebrow_Pan__DM1, CYREG_PRT12_DM1
.set Left_Eyebrow_Pan__DM2, CYREG_PRT12_DM2
.set Left_Eyebrow_Pan__DR, CYREG_PRT12_DR
.set Left_Eyebrow_Pan__INP_DIS, CYREG_PRT12_INP_DIS
.set Left_Eyebrow_Pan__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Left_Eyebrow_Pan__MASK, 0x40
.set Left_Eyebrow_Pan__PORT, 12
.set Left_Eyebrow_Pan__PRT, CYREG_PRT12_PRT
.set Left_Eyebrow_Pan__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Left_Eyebrow_Pan__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Left_Eyebrow_Pan__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Left_Eyebrow_Pan__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Left_Eyebrow_Pan__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Left_Eyebrow_Pan__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Left_Eyebrow_Pan__PS, CYREG_PRT12_PS
.set Left_Eyebrow_Pan__SHIFT, 6
.set Left_Eyebrow_Pan__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Left_Eyebrow_Pan__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Left_Eyebrow_Pan__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Left_Eyebrow_Pan__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Left_Eyebrow_Pan__SLW, CYREG_PRT12_SLW
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Left_Eyebrow_Tilt__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Left_Eyebrow_Tilt__0__MASK, 0x80
.set Left_Eyebrow_Tilt__0__PC, CYREG_PRT12_PC7
.set Left_Eyebrow_Tilt__0__PORT, 12
.set Left_Eyebrow_Tilt__0__SHIFT, 7
.set Left_Eyebrow_Tilt__AG, CYREG_PRT12_AG
.set Left_Eyebrow_Tilt__BIE, CYREG_PRT12_BIE
.set Left_Eyebrow_Tilt__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Left_Eyebrow_Tilt__BYP, CYREG_PRT12_BYP
.set Left_Eyebrow_Tilt__DM0, CYREG_PRT12_DM0
.set Left_Eyebrow_Tilt__DM1, CYREG_PRT12_DM1
.set Left_Eyebrow_Tilt__DM2, CYREG_PRT12_DM2
.set Left_Eyebrow_Tilt__DR, CYREG_PRT12_DR
.set Left_Eyebrow_Tilt__INP_DIS, CYREG_PRT12_INP_DIS
.set Left_Eyebrow_Tilt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Left_Eyebrow_Tilt__MASK, 0x80
.set Left_Eyebrow_Tilt__PORT, 12
.set Left_Eyebrow_Tilt__PRT, CYREG_PRT12_PRT
.set Left_Eyebrow_Tilt__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Left_Eyebrow_Tilt__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Left_Eyebrow_Tilt__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Left_Eyebrow_Tilt__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Left_Eyebrow_Tilt__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Left_Eyebrow_Tilt__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Left_Eyebrow_Tilt__PS, CYREG_PRT12_PS
.set Left_Eyebrow_Tilt__SHIFT, 7
.set Left_Eyebrow_Tilt__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Left_Eyebrow_Tilt__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Left_Eyebrow_Tilt__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Left_Eyebrow_Tilt__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Left_Eyebrow_Tilt__SLW, CYREG_PRT12_SLW

/* Lower_Lips */
.set Lower_Lips_Left__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Lower_Lips_Left__0__MASK, 0x40
.set Lower_Lips_Left__0__PC, CYREG_PRT3_PC6
.set Lower_Lips_Left__0__PORT, 3
.set Lower_Lips_Left__0__SHIFT, 6
.set Lower_Lips_Left__AG, CYREG_PRT3_AG
.set Lower_Lips_Left__AMUX, CYREG_PRT3_AMUX
.set Lower_Lips_Left__BIE, CYREG_PRT3_BIE
.set Lower_Lips_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Lower_Lips_Left__BYP, CYREG_PRT3_BYP
.set Lower_Lips_Left__CTL, CYREG_PRT3_CTL
.set Lower_Lips_Left__DM0, CYREG_PRT3_DM0
.set Lower_Lips_Left__DM1, CYREG_PRT3_DM1
.set Lower_Lips_Left__DM2, CYREG_PRT3_DM2
.set Lower_Lips_Left__DR, CYREG_PRT3_DR
.set Lower_Lips_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set Lower_Lips_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Lower_Lips_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Lower_Lips_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set Lower_Lips_Left__MASK, 0x40
.set Lower_Lips_Left__PORT, 3
.set Lower_Lips_Left__PRT, CYREG_PRT3_PRT
.set Lower_Lips_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Lower_Lips_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Lower_Lips_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Lower_Lips_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Lower_Lips_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Lower_Lips_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Lower_Lips_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Lower_Lips_Left__PS, CYREG_PRT3_PS
.set Lower_Lips_Left__SHIFT, 6
.set Lower_Lips_Left__SLW, CYREG_PRT3_SLW
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Lower_Lips_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Lower_Lips_PWMUDB_genblk8_stsreg__0__POS, 0
.set Lower_Lips_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Lower_Lips_PWMUDB_genblk8_stsreg__1__POS, 1
.set Lower_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Lower_Lips_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Lower_Lips_PWMUDB_genblk8_stsreg__2__POS, 2
.set Lower_Lips_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Lower_Lips_PWMUDB_genblk8_stsreg__3__POS, 3
.set Lower_Lips_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Lower_Lips_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Lower_Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Lower_Lips_Right__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Lower_Lips_Right__0__MASK, 0x80
.set Lower_Lips_Right__0__PC, CYREG_PRT3_PC7
.set Lower_Lips_Right__0__PORT, 3
.set Lower_Lips_Right__0__SHIFT, 7
.set Lower_Lips_Right__AG, CYREG_PRT3_AG
.set Lower_Lips_Right__AMUX, CYREG_PRT3_AMUX
.set Lower_Lips_Right__BIE, CYREG_PRT3_BIE
.set Lower_Lips_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Lower_Lips_Right__BYP, CYREG_PRT3_BYP
.set Lower_Lips_Right__CTL, CYREG_PRT3_CTL
.set Lower_Lips_Right__DM0, CYREG_PRT3_DM0
.set Lower_Lips_Right__DM1, CYREG_PRT3_DM1
.set Lower_Lips_Right__DM2, CYREG_PRT3_DM2
.set Lower_Lips_Right__DR, CYREG_PRT3_DR
.set Lower_Lips_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set Lower_Lips_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Lower_Lips_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Lower_Lips_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set Lower_Lips_Right__MASK, 0x80
.set Lower_Lips_Right__PORT, 3
.set Lower_Lips_Right__PRT, CYREG_PRT3_PRT
.set Lower_Lips_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Lower_Lips_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Lower_Lips_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Lower_Lips_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Lower_Lips_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Lower_Lips_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Lower_Lips_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Lower_Lips_Right__PS, CYREG_PRT3_PS
.set Lower_Lips_Right__SHIFT, 7
.set Lower_Lips_Right__SLW, CYREG_PRT3_SLW

/* NeckHandle */
.set NeckHandle_Left__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set NeckHandle_Left__0__MASK, 0x04
.set NeckHandle_Left__0__PC, CYREG_PRT2_PC2
.set NeckHandle_Left__0__PORT, 2
.set NeckHandle_Left__0__SHIFT, 2
.set NeckHandle_Left__AG, CYREG_PRT2_AG
.set NeckHandle_Left__AMUX, CYREG_PRT2_AMUX
.set NeckHandle_Left__BIE, CYREG_PRT2_BIE
.set NeckHandle_Left__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NeckHandle_Left__BYP, CYREG_PRT2_BYP
.set NeckHandle_Left__CTL, CYREG_PRT2_CTL
.set NeckHandle_Left__DM0, CYREG_PRT2_DM0
.set NeckHandle_Left__DM1, CYREG_PRT2_DM1
.set NeckHandle_Left__DM2, CYREG_PRT2_DM2
.set NeckHandle_Left__DR, CYREG_PRT2_DR
.set NeckHandle_Left__INP_DIS, CYREG_PRT2_INP_DIS
.set NeckHandle_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set NeckHandle_Left__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NeckHandle_Left__LCD_EN, CYREG_PRT2_LCD_EN
.set NeckHandle_Left__MASK, 0x04
.set NeckHandle_Left__PORT, 2
.set NeckHandle_Left__PRT, CYREG_PRT2_PRT
.set NeckHandle_Left__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NeckHandle_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NeckHandle_Left__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NeckHandle_Left__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NeckHandle_Left__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NeckHandle_Left__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NeckHandle_Left__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NeckHandle_Left__PS, CYREG_PRT2_PS
.set NeckHandle_Left__SHIFT, 2
.set NeckHandle_Left__SLW, CYREG_PRT2_SLW
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set NeckHandle_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set NeckHandle_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set NeckHandle_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set NeckHandle_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set NeckHandle_PWMUDB_genblk8_stsreg__0__POS, 0
.set NeckHandle_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set NeckHandle_PWMUDB_genblk8_stsreg__1__POS, 1
.set NeckHandle_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set NeckHandle_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set NeckHandle_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set NeckHandle_PWMUDB_genblk8_stsreg__2__POS, 2
.set NeckHandle_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set NeckHandle_PWMUDB_genblk8_stsreg__3__POS, 3
.set NeckHandle_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set NeckHandle_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set NeckHandle_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set NeckHandle_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set NeckHandle_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set NeckHandle_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set NeckHandle_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NeckHandle_Right__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set NeckHandle_Right__0__MASK, 0x01
.set NeckHandle_Right__0__PC, CYREG_PRT2_PC0
.set NeckHandle_Right__0__PORT, 2
.set NeckHandle_Right__0__SHIFT, 0
.set NeckHandle_Right__AG, CYREG_PRT2_AG
.set NeckHandle_Right__AMUX, CYREG_PRT2_AMUX
.set NeckHandle_Right__BIE, CYREG_PRT2_BIE
.set NeckHandle_Right__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NeckHandle_Right__BYP, CYREG_PRT2_BYP
.set NeckHandle_Right__CTL, CYREG_PRT2_CTL
.set NeckHandle_Right__DM0, CYREG_PRT2_DM0
.set NeckHandle_Right__DM1, CYREG_PRT2_DM1
.set NeckHandle_Right__DM2, CYREG_PRT2_DM2
.set NeckHandle_Right__DR, CYREG_PRT2_DR
.set NeckHandle_Right__INP_DIS, CYREG_PRT2_INP_DIS
.set NeckHandle_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set NeckHandle_Right__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NeckHandle_Right__LCD_EN, CYREG_PRT2_LCD_EN
.set NeckHandle_Right__MASK, 0x01
.set NeckHandle_Right__PORT, 2
.set NeckHandle_Right__PRT, CYREG_PRT2_PRT
.set NeckHandle_Right__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NeckHandle_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NeckHandle_Right__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NeckHandle_Right__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NeckHandle_Right__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NeckHandle_Right__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NeckHandle_Right__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NeckHandle_Right__PS, CYREG_PRT2_PS
.set NeckHandle_Right__SHIFT, 0
.set NeckHandle_Right__SLW, CYREG_PRT2_SLW

/* Right_Eyeball */
.set Right_Eyeball_Pan__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Right_Eyeball_Pan__0__MASK, 0x08
.set Right_Eyeball_Pan__0__PC, CYREG_PRT12_PC3
.set Right_Eyeball_Pan__0__PORT, 12
.set Right_Eyeball_Pan__0__SHIFT, 3
.set Right_Eyeball_Pan__AG, CYREG_PRT12_AG
.set Right_Eyeball_Pan__BIE, CYREG_PRT12_BIE
.set Right_Eyeball_Pan__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Right_Eyeball_Pan__BYP, CYREG_PRT12_BYP
.set Right_Eyeball_Pan__DM0, CYREG_PRT12_DM0
.set Right_Eyeball_Pan__DM1, CYREG_PRT12_DM1
.set Right_Eyeball_Pan__DM2, CYREG_PRT12_DM2
.set Right_Eyeball_Pan__DR, CYREG_PRT12_DR
.set Right_Eyeball_Pan__INP_DIS, CYREG_PRT12_INP_DIS
.set Right_Eyeball_Pan__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Right_Eyeball_Pan__MASK, 0x08
.set Right_Eyeball_Pan__PORT, 12
.set Right_Eyeball_Pan__PRT, CYREG_PRT12_PRT
.set Right_Eyeball_Pan__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Right_Eyeball_Pan__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Right_Eyeball_Pan__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Right_Eyeball_Pan__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Right_Eyeball_Pan__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Right_Eyeball_Pan__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Right_Eyeball_Pan__PS, CYREG_PRT12_PS
.set Right_Eyeball_Pan__SHIFT, 3
.set Right_Eyeball_Pan__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Right_Eyeball_Pan__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Right_Eyeball_Pan__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Right_Eyeball_Pan__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Right_Eyeball_Pan__SLW, CYREG_PRT12_SLW
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Right_Eyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Right_Eyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set Right_Eyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Right_Eyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Right_Eyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Right_Eyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set Right_Eyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Right_Eyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Right_Eyeball_Tilt__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Right_Eyeball_Tilt__0__MASK, 0x04
.set Right_Eyeball_Tilt__0__PC, CYREG_PRT12_PC2
.set Right_Eyeball_Tilt__0__PORT, 12
.set Right_Eyeball_Tilt__0__SHIFT, 2
.set Right_Eyeball_Tilt__AG, CYREG_PRT12_AG
.set Right_Eyeball_Tilt__BIE, CYREG_PRT12_BIE
.set Right_Eyeball_Tilt__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Right_Eyeball_Tilt__BYP, CYREG_PRT12_BYP
.set Right_Eyeball_Tilt__DM0, CYREG_PRT12_DM0
.set Right_Eyeball_Tilt__DM1, CYREG_PRT12_DM1
.set Right_Eyeball_Tilt__DM2, CYREG_PRT12_DM2
.set Right_Eyeball_Tilt__DR, CYREG_PRT12_DR
.set Right_Eyeball_Tilt__INP_DIS, CYREG_PRT12_INP_DIS
.set Right_Eyeball_Tilt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Right_Eyeball_Tilt__MASK, 0x04
.set Right_Eyeball_Tilt__PORT, 12
.set Right_Eyeball_Tilt__PRT, CYREG_PRT12_PRT
.set Right_Eyeball_Tilt__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Right_Eyeball_Tilt__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Right_Eyeball_Tilt__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Right_Eyeball_Tilt__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Right_Eyeball_Tilt__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Right_Eyeball_Tilt__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Right_Eyeball_Tilt__PS, CYREG_PRT12_PS
.set Right_Eyeball_Tilt__SHIFT, 2
.set Right_Eyeball_Tilt__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Right_Eyeball_Tilt__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Right_Eyeball_Tilt__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Right_Eyeball_Tilt__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Right_Eyeball_Tilt__SLW, CYREG_PRT12_SLW

/* Right_Eyebrow */
.set Right_Eyebrow_Pan__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Right_Eyebrow_Pan__0__MASK, 0x02
.set Right_Eyebrow_Pan__0__PC, CYREG_PRT2_PC1
.set Right_Eyebrow_Pan__0__PORT, 2
.set Right_Eyebrow_Pan__0__SHIFT, 1
.set Right_Eyebrow_Pan__AG, CYREG_PRT2_AG
.set Right_Eyebrow_Pan__AMUX, CYREG_PRT2_AMUX
.set Right_Eyebrow_Pan__BIE, CYREG_PRT2_BIE
.set Right_Eyebrow_Pan__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Right_Eyebrow_Pan__BYP, CYREG_PRT2_BYP
.set Right_Eyebrow_Pan__CTL, CYREG_PRT2_CTL
.set Right_Eyebrow_Pan__DM0, CYREG_PRT2_DM0
.set Right_Eyebrow_Pan__DM1, CYREG_PRT2_DM1
.set Right_Eyebrow_Pan__DM2, CYREG_PRT2_DM2
.set Right_Eyebrow_Pan__DR, CYREG_PRT2_DR
.set Right_Eyebrow_Pan__INP_DIS, CYREG_PRT2_INP_DIS
.set Right_Eyebrow_Pan__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Right_Eyebrow_Pan__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Right_Eyebrow_Pan__LCD_EN, CYREG_PRT2_LCD_EN
.set Right_Eyebrow_Pan__MASK, 0x02
.set Right_Eyebrow_Pan__PORT, 2
.set Right_Eyebrow_Pan__PRT, CYREG_PRT2_PRT
.set Right_Eyebrow_Pan__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Right_Eyebrow_Pan__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Right_Eyebrow_Pan__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Right_Eyebrow_Pan__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Right_Eyebrow_Pan__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Right_Eyebrow_Pan__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Right_Eyebrow_Pan__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Right_Eyebrow_Pan__PS, CYREG_PRT2_PS
.set Right_Eyebrow_Pan__SHIFT, 1
.set Right_Eyebrow_Pan__SLW, CYREG_PRT2_SLW
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Right_Eyebrow_Tilt__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Right_Eyebrow_Tilt__0__MASK, 0x40
.set Right_Eyebrow_Tilt__0__PC, CYREG_PRT1_PC6
.set Right_Eyebrow_Tilt__0__PORT, 1
.set Right_Eyebrow_Tilt__0__SHIFT, 6
.set Right_Eyebrow_Tilt__AG, CYREG_PRT1_AG
.set Right_Eyebrow_Tilt__AMUX, CYREG_PRT1_AMUX
.set Right_Eyebrow_Tilt__BIE, CYREG_PRT1_BIE
.set Right_Eyebrow_Tilt__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Right_Eyebrow_Tilt__BYP, CYREG_PRT1_BYP
.set Right_Eyebrow_Tilt__CTL, CYREG_PRT1_CTL
.set Right_Eyebrow_Tilt__DM0, CYREG_PRT1_DM0
.set Right_Eyebrow_Tilt__DM1, CYREG_PRT1_DM1
.set Right_Eyebrow_Tilt__DM2, CYREG_PRT1_DM2
.set Right_Eyebrow_Tilt__DR, CYREG_PRT1_DR
.set Right_Eyebrow_Tilt__INP_DIS, CYREG_PRT1_INP_DIS
.set Right_Eyebrow_Tilt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Right_Eyebrow_Tilt__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Right_Eyebrow_Tilt__LCD_EN, CYREG_PRT1_LCD_EN
.set Right_Eyebrow_Tilt__MASK, 0x40
.set Right_Eyebrow_Tilt__PORT, 1
.set Right_Eyebrow_Tilt__PRT, CYREG_PRT1_PRT
.set Right_Eyebrow_Tilt__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Right_Eyebrow_Tilt__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Right_Eyebrow_Tilt__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Right_Eyebrow_Tilt__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Right_Eyebrow_Tilt__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Right_Eyebrow_Tilt__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Right_Eyebrow_Tilt__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Right_Eyebrow_Tilt__PS, CYREG_PRT1_PS
.set Right_Eyebrow_Tilt__SHIFT, 6
.set Right_Eyebrow_Tilt__SLW, CYREG_PRT1_SLW

/* Upper_Lips */
.set Upper_Lips_Left__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Upper_Lips_Left__0__MASK, 0x02
.set Upper_Lips_Left__0__PC, CYREG_PRT3_PC1
.set Upper_Lips_Left__0__PORT, 3
.set Upper_Lips_Left__0__SHIFT, 1
.set Upper_Lips_Left__AG, CYREG_PRT3_AG
.set Upper_Lips_Left__AMUX, CYREG_PRT3_AMUX
.set Upper_Lips_Left__BIE, CYREG_PRT3_BIE
.set Upper_Lips_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Upper_Lips_Left__BYP, CYREG_PRT3_BYP
.set Upper_Lips_Left__CTL, CYREG_PRT3_CTL
.set Upper_Lips_Left__DM0, CYREG_PRT3_DM0
.set Upper_Lips_Left__DM1, CYREG_PRT3_DM1
.set Upper_Lips_Left__DM2, CYREG_PRT3_DM2
.set Upper_Lips_Left__DR, CYREG_PRT3_DR
.set Upper_Lips_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set Upper_Lips_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Upper_Lips_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Upper_Lips_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set Upper_Lips_Left__MASK, 0x02
.set Upper_Lips_Left__PORT, 3
.set Upper_Lips_Left__PRT, CYREG_PRT3_PRT
.set Upper_Lips_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Upper_Lips_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Upper_Lips_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Upper_Lips_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Upper_Lips_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Upper_Lips_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Upper_Lips_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Upper_Lips_Left__PS, CYREG_PRT3_PS
.set Upper_Lips_Left__SHIFT, 1
.set Upper_Lips_Left__SLW, CYREG_PRT3_SLW
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Upper_Lips_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Upper_Lips_PWMUDB_genblk8_stsreg__0__POS, 0
.set Upper_Lips_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Upper_Lips_PWMUDB_genblk8_stsreg__1__POS, 1
.set Upper_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Upper_Lips_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Upper_Lips_PWMUDB_genblk8_stsreg__2__POS, 2
.set Upper_Lips_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Upper_Lips_PWMUDB_genblk8_stsreg__3__POS, 3
.set Upper_Lips_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Upper_Lips_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Upper_Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Upper_Lips_Right__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Upper_Lips_Right__0__MASK, 0x01
.set Upper_Lips_Right__0__PC, CYREG_PRT3_PC0
.set Upper_Lips_Right__0__PORT, 3
.set Upper_Lips_Right__0__SHIFT, 0
.set Upper_Lips_Right__AG, CYREG_PRT3_AG
.set Upper_Lips_Right__AMUX, CYREG_PRT3_AMUX
.set Upper_Lips_Right__BIE, CYREG_PRT3_BIE
.set Upper_Lips_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Upper_Lips_Right__BYP, CYREG_PRT3_BYP
.set Upper_Lips_Right__CTL, CYREG_PRT3_CTL
.set Upper_Lips_Right__DM0, CYREG_PRT3_DM0
.set Upper_Lips_Right__DM1, CYREG_PRT3_DM1
.set Upper_Lips_Right__DM2, CYREG_PRT3_DM2
.set Upper_Lips_Right__DR, CYREG_PRT3_DR
.set Upper_Lips_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set Upper_Lips_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Upper_Lips_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Upper_Lips_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set Upper_Lips_Right__MASK, 0x01
.set Upper_Lips_Right__PORT, 3
.set Upper_Lips_Right__PRT, CYREG_PRT3_PRT
.set Upper_Lips_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Upper_Lips_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Upper_Lips_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Upper_Lips_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Upper_Lips_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Upper_Lips_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Upper_Lips_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Upper_Lips_Right__PS, CYREG_PRT3_PS
.set Upper_Lips_Right__SHIFT, 0
.set Upper_Lips_Right__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
