// Seed: 3346895442
module module_0 (
    id_1,
    module_0,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout reg id_1;
  logic id_4;
  ;
  assign id_1 = 1;
  initial begin : LABEL_0
    id_1 <= 1;
    $clog2(99);
    ;
    id_1 = #id_5 id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout reg id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_7
  );
  output tri id_1;
  assign id_1 = id_6 - id_6;
  always @(*)
    if (1) id_2[-1 : ""] <= -id_6;
    else begin : LABEL_0
      id_3 <= -1;
    end
  assign id_3 = 1;
endmodule
