// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_Row_Wise_FFT (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        c_ifmap_col_op_st_dout,
        c_ifmap_col_op_st_empty_n,
        c_ifmap_col_op_st_read,
        c_fft_row_op_st_din,
        c_fft_row_op_st_full_n,
        c_fft_row_op_st_write,
        ctrl1_reg_dout,
        ctrl1_reg_empty_n,
        ctrl1_reg_read,
        ctrl2_reg_dout,
        ctrl2_reg_empty_n,
        ctrl2_reg_read,
        layer1_reg_dout,
        layer1_reg_empty_n,
        layer1_reg_read,
        ctrl1_reg_c13_din,
        ctrl1_reg_c13_full_n,
        ctrl1_reg_c13_write,
        ctrl2_reg_c16_din,
        ctrl2_reg_c16_full_n,
        ctrl2_reg_c16_write,
        layer1_reg_c19_din,
        layer1_reg_c19_full_n,
        layer1_reg_c19_write
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] c_ifmap_col_op_st_dout;
input   c_ifmap_col_op_st_empty_n;
output   c_ifmap_col_op_st_read;
output  [31:0] c_fft_row_op_st_din;
input   c_fft_row_op_st_full_n;
output   c_fft_row_op_st_write;
input  [31:0] ctrl1_reg_dout;
input   ctrl1_reg_empty_n;
output   ctrl1_reg_read;
input  [31:0] ctrl2_reg_dout;
input   ctrl2_reg_empty_n;
output   ctrl2_reg_read;
input  [31:0] layer1_reg_dout;
input   layer1_reg_empty_n;
output   layer1_reg_read;
output  [31:0] ctrl1_reg_c13_din;
input   ctrl1_reg_c13_full_n;
output   ctrl1_reg_c13_write;
output  [31:0] ctrl2_reg_c16_din;
input   ctrl2_reg_c16_full_n;
output   ctrl2_reg_c16_write;
output  [31:0] layer1_reg_c19_din;
input   layer1_reg_c19_full_n;
output   layer1_reg_c19_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg c_ifmap_col_op_st_read;
reg[31:0] c_fft_row_op_st_din;
reg c_fft_row_op_st_write;
reg ctrl1_reg_read;
reg ctrl2_reg_read;
reg layer1_reg_read;
reg ctrl1_reg_c13_write;
reg ctrl2_reg_c16_write;
reg layer1_reg_c19_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    ctrl1_reg_blk_n;
reg    ctrl2_reg_blk_n;
reg    layer1_reg_blk_n;
reg    ctrl1_reg_c13_blk_n;
reg    ctrl2_reg_c16_blk_n;
reg    layer1_reg_c19_blk_n;
wire   [7:0] empty_fu_189_p1;
reg   [7:0] empty_reg_441;
reg   [31:0] ctrl1_reg_read_reg_449;
wire   [15:0] empty_159_fu_193_p1;
reg   [15:0] empty_159_reg_460;
wire   [7:0] empty_160_fu_197_p1;
reg   [7:0] empty_160_reg_465;
reg   [7:0] y_1_reg_471;
wire   [15:0] bound4_fu_234_p2;
reg   [15:0] bound4_reg_477;
wire    ap_CS_fsm_state2;
wire   [31:0] conv_i_i88_fu_247_p1;
reg   [31:0] conv_i_i88_reg_492;
wire    ap_CS_fsm_state5;
wire   [31:0] y_fu_250_p1;
reg   [31:0] y_reg_497;
wire   [15:0] bound_fu_259_p2;
reg   [15:0] bound_reg_502;
wire  signed [31:0] grp_fu_407_p2;
reg   [31:0] bound12_reg_507;
wire   [0:0] icmp_ln1057_fu_265_p2;
reg   [0:0] icmp_ln1057_reg_512;
wire   [31:0] add_ln1057_1_fu_278_p2;
reg   [31:0] add_ln1057_1_reg_520;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln1057_5_fu_287_p2;
reg   [0:0] icmp_ln1057_5_reg_525;
wire   [0:0] icmp_ln1057_4_fu_273_p2;
wire   [7:0] select_ln149_fu_292_p3;
reg   [7:0] select_ln149_reg_533;
wire   [0:0] cmp29_fu_300_p2;
reg   [0:0] cmp29_reg_538;
wire   [7:0] pny_4_fu_306_p2;
reg   [7:0] pny_4_reg_543;
wire   [0:0] select_ln149_1_fu_321_p3;
reg   [0:0] select_ln149_1_reg_549;
wire    ap_CS_fsm_state7;
wire   [0:0] select_ln149_2_fu_332_p3;
reg   [0:0] select_ln149_2_reg_554;
wire   [7:0] select_ln1057_fu_341_p3;
reg   [7:0] select_ln1057_reg_559;
wire   [31:0] y_3_fu_401_p2;
reg   [31:0] y_3_reg_568;
wire    ap_CS_fsm_state10;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_done;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_idle;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_ready;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_Row_Buffer_read;
wire   [31:0] grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_din;
wire    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_write;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_ifmap_col_op_st_read;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_din;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_write;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_din;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_write;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready;
wire    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_idle;
reg    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_continue;
reg   [31:0] y_2_reg_150;
wire    ap_CS_fsm_state11;
wire    ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready;
wire    ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done;
reg    ap_block_state11_on_subcall_done;
wire    ap_CS_fsm_state8;
reg    grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg;
wire   [31:0] Row_Buffer_dout;
wire    Row_Buffer_empty_n;
reg    Row_Buffer_read;
reg    grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready;
reg    ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done;
wire    Row_Buffer_full_n;
reg    Row_Buffer_write;
reg   [7:0] pnx_fu_88;
wire   [7:0] pnx_3_fu_362_p3;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln1069_fu_347_p2;
reg    ap_block_state1;
reg   [7:0] pny_fu_92;
reg   [15:0] indvar_flatten7_fu_96;
wire   [15:0] select_ln1057_1_fu_376_p3;
reg   [31:0] indvar_flatten21_fu_100;
wire   [7:0] bound4_fu_234_p0;
wire   [15:0] cast2_fu_231_p1;
wire   [7:0] bound4_fu_234_p1;
wire   [7:0] bound_fu_259_p0;
wire   [7:0] bound_fu_259_p1;
wire   [0:0] icmp_ln1057_6_fu_316_p2;
wire   [0:0] cmp_mid1_fu_327_p2;
wire   [0:0] or_ln149_fu_312_p2;
wire   [0:0] or_ln157_fu_358_p2;
wire   [7:0] add_ln157_fu_352_p2;
wire   [15:0] add_ln1057_fu_370_p2;
wire   [15:0] grp_fu_407_p0;
wire   [15:0] grp_fu_407_p1;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire   [15:0] bound_fu_259_p00;
wire   [15:0] bound_fu_259_p10;
wire   [31:0] grp_fu_407_p00;
wire   [31:0] grp_fu_407_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg = 1'b0;
#0 grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done = 1'b0;
end

fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5 grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start),
    .ap_done(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_done),
    .ap_idle(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_idle),
    .ap_ready(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_ready),
    .Row_Buffer_dout(Row_Buffer_dout),
    .Row_Buffer_empty_n(Row_Buffer_empty_n),
    .Row_Buffer_read(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_Row_Buffer_read),
    .c_fft_row_op_st_din(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_write),
    .bound(bound_reg_502),
    .select_ln149_2(select_ln149_2_reg_554)
);

fwd_fft_dataflow_in_loop_VITIS_LOOP_172_6 grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169(
    .p_read(ctrl1_reg_read_reg_449),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_ifmap_col_op_st_read),
    .c_fft_row_op_st_din(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_write),
    .pny(select_ln1057_reg_559),
    .p_read1(empty_reg_441),
    .y_6(y_2_reg_150),
    .Row_Buffer_din(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_din),
    .Row_Buffer_full_n(Row_Buffer_full_n),
    .Row_Buffer_write(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read_ap_vld(1'b1),
    .ap_start(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start),
    .ap_done(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done),
    .pny_ap_vld(1'b1),
    .p_read1_ap_vld(1'b1),
    .y_6_ap_vld(1'b1),
    .ap_ready(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready),
    .ap_idle(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_idle),
    .ap_continue(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_continue)
);

fwd_fft_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U94(
    .din0(bound4_fu_234_p0),
    .din1(bound4_fu_234_p1),
    .dout(bound4_fu_234_p2)
);

fwd_fft_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U95(
    .din0(bound_fu_259_p0),
    .din1(bound_fu_259_p1),
    .dout(bound_fu_259_p2)
);

fwd_fft_mul_mul_16ns_16ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16ns_32_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_407_p0),
    .din1(grp_fu_407_p1),
    .ce(1'b1),
    .dout(grp_fu_407_p2)
);

fwd_fft_fifo_w32_d20480_A Row_Buffer_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_din),
    .if_full_n(Row_Buffer_full_n),
    .if_write(Row_Buffer_write),
    .if_dout(Row_Buffer_dout),
    .if_empty_n(Row_Buffer_empty_n),
    .if_read(Row_Buffer_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1057_4_fu_273_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done <= 1'b0;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready <= 1'b0;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_ready == 1'b1)) begin
            grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) | ((ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state11)))) begin
            grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready == 1'b1)) begin
            grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten21_fu_100 <= 32'd0;
    end else if (((icmp_ln1069_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        indvar_flatten21_fu_100 <= add_ln1057_1_reg_520;
    end
end

always @ (posedge ap_clk) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten7_fu_96 <= 16'd0;
    end else if (((icmp_ln1069_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        indvar_flatten7_fu_96 <= select_ln1057_1_fu_376_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pnx_fu_88 <= 8'd0;
    end else if (((icmp_ln1069_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        pnx_fu_88 <= pnx_3_fu_362_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pny_fu_92 <= 8'd0;
    end else if (((icmp_ln1069_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        pny_fu_92 <= select_ln1057_reg_559;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_done == 1'b1))) begin
        y_2_reg_150 <= y_reg_497;
    end else if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        y_2_reg_150 <= y_3_reg_568;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln1057_1_reg_520 <= add_ln1057_1_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bound12_reg_507 <= grp_fu_407_p2;
        bound_reg_502 <= bound_fu_259_p2;
        conv_i_i88_reg_492[7 : 0] <= conv_i_i88_fu_247_p1[7 : 0];
        icmp_ln1057_reg_512 <= icmp_ln1057_fu_265_p2;
        y_reg_497[7 : 0] <= y_fu_250_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound4_reg_477 <= bound4_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1057_4_fu_273_p2 == 1'd0))) begin
        cmp29_reg_538 <= cmp29_fu_300_p2;
        icmp_ln1057_5_reg_525 <= icmp_ln1057_5_fu_287_p2;
        pny_4_reg_543 <= pny_4_fu_306_p2;
        select_ln149_reg_533 <= select_ln149_fu_292_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ctrl1_reg_read_reg_449 <= ctrl1_reg_dout;
        empty_159_reg_460 <= empty_159_fu_193_p1;
        empty_160_reg_465 <= empty_160_fu_197_p1;
        empty_reg_441 <= empty_fu_189_p1;
        y_1_reg_471 <= {{ctrl1_reg_dout[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        select_ln1057_reg_559 <= select_ln1057_fu_341_p3;
        select_ln149_1_reg_549 <= select_ln149_1_fu_321_p3;
        select_ln149_2_reg_554 <= select_ln149_2_fu_332_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        y_3_reg_568 <= y_3_fu_401_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Row_Buffer_read = grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_Row_Buffer_read;
    end else begin
        Row_Buffer_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Row_Buffer_write = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_Row_Buffer_write;
    end else begin
        Row_Buffer_write = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1057_4_fu_273_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        c_fft_row_op_st_din = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_din;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c_fft_row_op_st_din = grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_din;
    end else begin
        c_fft_row_op_st_din = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        c_fft_row_op_st_write = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_fft_row_op_st_write;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c_fft_row_op_st_write = grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_c_fft_row_op_st_write;
    end else begin
        c_fft_row_op_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        c_ifmap_col_op_st_read = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_c_ifmap_col_op_st_read;
    end else begin
        c_ifmap_col_op_st_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_blk_n = ctrl1_reg_empty_n;
    end else begin
        ctrl1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c13_blk_n = ctrl1_reg_c13_full_n;
    end else begin
        ctrl1_reg_c13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c13_write = 1'b1;
    end else begin
        ctrl1_reg_c13_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_read = 1'b1;
    end else begin
        ctrl1_reg_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_blk_n = ctrl2_reg_empty_n;
    end else begin
        ctrl2_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c16_blk_n = ctrl2_reg_c16_full_n;
    end else begin
        ctrl2_reg_c16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c16_write = 1'b1;
    end else begin
        ctrl2_reg_c16_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_read = 1'b1;
    end else begin
        ctrl2_reg_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_continue = 1'b1;
    end else begin
        grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1057_4_fu_273_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_blk_n = layer1_reg_empty_n;
    end else begin
        layer1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c19_blk_n = layer1_reg_c19_full_n;
    end else begin
        layer1_reg_c19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c19_write = 1'b1;
    end else begin
        layer1_reg_c19_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_read = 1'b1;
    end else begin
        layer1_reg_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1057_4_fu_273_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln1069_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1057_1_fu_278_p2 = (indvar_flatten21_fu_100 + 32'd1);

assign add_ln1057_fu_370_p2 = (indvar_flatten7_fu_96 + 16'd1);

assign add_ln157_fu_352_p2 = (pnx_fu_88 + 8'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((layer1_reg_c19_full_n == 1'b0) | (ctrl2_reg_c16_full_n == 1'b0) | (ctrl1_reg_c13_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = ((ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready & ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done) == 1'b0);
end

assign ap_ready = internal_ap_ready;

assign ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done = (grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done | ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_done);

assign ap_sync_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready = (grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready | ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_ready);

assign bound4_fu_234_p0 = cast2_fu_231_p1;

assign bound4_fu_234_p1 = cast2_fu_231_p1;

assign bound_fu_259_p0 = bound_fu_259_p00;

assign bound_fu_259_p00 = y_1_reg_471;

assign bound_fu_259_p1 = bound_fu_259_p10;

assign bound_fu_259_p10 = empty_160_reg_465;

assign cast2_fu_231_p1 = empty_reg_441;

assign cmp29_fu_300_p2 = ((pny_fu_92 == 8'd0) ? 1'b1 : 1'b0);

assign cmp_mid1_fu_327_p2 = ((pny_4_reg_543 == 8'd0) ? 1'b1 : 1'b0);

assign conv_i_i88_fu_247_p1 = empty_160_reg_465;

assign ctrl1_reg_c13_din = ctrl1_reg_dout;

assign ctrl2_reg_c16_din = ctrl2_reg_dout;

assign empty_159_fu_193_p1 = layer1_reg_dout[15:0];

assign empty_160_fu_197_p1 = ctrl1_reg_dout[7:0];

assign empty_fu_189_p1 = ctrl2_reg_dout[7:0];

assign grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start = grp_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5_fu_160_ap_start_reg;

assign grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start = grp_dataflow_in_loop_VITIS_LOOP_172_6_fu_169_ap_start_reg;

assign grp_fu_407_p0 = grp_fu_407_p00;

assign grp_fu_407_p00 = empty_159_reg_460;

assign grp_fu_407_p1 = grp_fu_407_p10;

assign grp_fu_407_p10 = bound4_fu_234_p2;

assign icmp_ln1057_4_fu_273_p2 = ((indvar_flatten21_fu_100 == bound12_reg_507) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_287_p2 = ((indvar_flatten7_fu_96 == bound4_reg_477) ? 1'b1 : 1'b0);

assign icmp_ln1057_6_fu_316_p2 = ((pnx_fu_88 == empty_reg_441) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_265_p2 = ((empty_reg_441 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_347_p2 = (($signed(y_2_reg_150) > $signed(conv_i_i88_reg_492)) ? 1'b1 : 1'b0);

assign layer1_reg_c19_din = layer1_reg_dout;

assign or_ln149_fu_312_p2 = (icmp_ln1057_5_reg_525 | cmp29_reg_538);

assign or_ln157_fu_358_p2 = (select_ln149_1_reg_549 | icmp_ln1057_5_reg_525);

assign pnx_3_fu_362_p3 = ((or_ln157_fu_358_p2[0:0] == 1'b1) ? 8'd1 : add_ln157_fu_352_p2);

assign pny_4_fu_306_p2 = (select_ln149_fu_292_p3 + 8'd1);

assign select_ln1057_1_fu_376_p3 = ((icmp_ln1057_5_reg_525[0:0] == 1'b1) ? 16'd1 : add_ln1057_fu_370_p2);

assign select_ln1057_fu_341_p3 = ((select_ln149_1_fu_321_p3[0:0] == 1'b1) ? pny_4_reg_543 : select_ln149_reg_533);

assign select_ln149_1_fu_321_p3 = ((icmp_ln1057_5_reg_525[0:0] == 1'b1) ? icmp_ln1057_reg_512 : icmp_ln1057_6_fu_316_p2);

assign select_ln149_2_fu_332_p3 = ((select_ln149_1_fu_321_p3[0:0] == 1'b1) ? cmp_mid1_fu_327_p2 : or_ln149_fu_312_p2);

assign select_ln149_fu_292_p3 = ((icmp_ln1057_5_fu_287_p2[0:0] == 1'b1) ? 8'd0 : pny_fu_92);

assign start_out = real_start;

assign y_3_fu_401_p2 = (y_2_reg_150 + 32'd1);

assign y_fu_250_p1 = y_1_reg_471;

always @ (posedge ap_clk) begin
    conv_i_i88_reg_492[31:8] <= 24'b000000000000000000000000;
    y_reg_497[31:8] <= 24'b000000000000000000000000;
end

endmodule //fwd_fft_Row_Wise_FFT
