-- ispDesignExpert Verilog Timing Simulation Template: timingsim_wdl.udo.
-- You may edit this file to control your simulation.
-- You may specify your waveforms.
add wave *
-- You may specify your simulation run time.
run 1000 ns
