# Cache implementation

pseudo-LRU

addr: $t + s + e = 32$

$bw = e-2$ (by word align)

block size (number of words per block): $2^{bw}-1 =(1<<bw )-1$



next cycle ready is zero 





