
*** Running vivado
    with args -log PICO_ICS_FDD.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PICO_ICS_FDD.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PICO_ICS_FDD.tcl -notrace
Command: synth_design -top PICO_ICS_FDD -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -171 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2611] redeclaration of ansi port data_in_to_device is not allowed [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_DATA_INTF_RX.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 288.434 ; gain = 75.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PICO_ICS_FDD' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PICO_ICS_FDD.v:16]
INFO: [Synth 8-638] synthesizing module 'RESET' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/RESET.v:17]
INFO: [Synth 8-256] done synthesizing module 'RESET' (1#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/RESET.v:17]
INFO: [Synth 8-638] synthesizing module 'VADJ_SET' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/VADJ_SET.v:21]
INFO: [Synth 8-256] done synthesizing module 'VADJ_SET' (2#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/VADJ_SET.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (3#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'PLL_LD_DEJITTER' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PLL_LD_DEJITTER.v:16]
INFO: [Synth 8-256] done synthesizing module 'PLL_LD_DEJITTER' (4#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PLL_LD_DEJITTER.v:16]
INFO: [Synth 8-638] synthesizing module 'FREQ_SET_40M' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/FREQ_SET_40M.v:15]
INFO: [Synth 8-256] done synthesizing module 'FREQ_SET_40M' (5#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/FREQ_SET_40M.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_SPI_INTF' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:16]
	Parameter IDLE bound to: 6'b000000 
	Parameter CONFIG_PART1 bound to: 6'b000001 
	Parameter CONFIG_PART2_BBPLL bound to: 6'b000010 
	Parameter CONFIG_PART3_TX_FILTER bound to: 6'b000011 
	Parameter CONFIG_PART4_RX_FILTER bound to: 6'b000100 
	Parameter CONFIG_PART5_PARALLEL_PORT bound to: 6'b000101 
	Parameter CONFIG_PART6_AUXDAC_AUXADC bound to: 6'b000110 
	Parameter CONFIG_PART7_CONTROL_OUT bound to: 6'b000111 
	Parameter CONFIG_PART8_GPO bound to: 6'b001000 
	Parameter CONFIG_PART9_ENSM bound to: 6'b001001 
	Parameter CONFIG_PART10_RFVCO bound to: 6'b001010 
	Parameter CONFIG_PART11_MIXER_SUBTABLE bound to: 6'b001011 
	Parameter CONFIG_PART12_RX_GAIN_TABLE bound to: 6'b001100 
	Parameter CONFIG_PART13_RX_MANUAL_GAIN bound to: 6'b001101 
	Parameter CONFIG_PART14_RX_BB_FILTER_TUNE bound to: 6'b001110 
	Parameter CONFIG_PART15_TX_BB_FILTER_TUNE bound to: 6'b001111 
	Parameter CONFIG_PART16_RX_TIA bound to: 6'b010000 
	Parameter CONFIG_PART17_TX_2ND_FILTER bound to: 6'b010001 
	Parameter CONFIG_PART18_ADC_TUNE bound to: 6'b010010 
	Parameter CONFIG_PART19_TX_QUAD_CAL bound to: 6'b010011 
	Parameter CONFIG_PART20_TX_ATT bound to: 6'b010100 
	Parameter CONFIG_PART21_RSSI_POWER_MEASURE bound to: 6'b010101 
	Parameter CONFIG_PART22_END_ENABLE_RX_TX bound to: 6'b010110 
	Parameter CONFIG_END bound to: 6'b111111 
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART1' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART1.v:15]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter WAIT_20MS bound to: 2'b10 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART1' (6#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART1.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART2_BBPLL' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART2_BBPLL.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter CONFIG_DATA_PART1 bound to: 3'b001 
	Parameter WAIT_2S bound to: 3'b010 
	Parameter CHECK_LOCK bound to: 3'b011 
	Parameter CONFIG_DATA_PART2 bound to: 3'b100 
	Parameter CONFIG_END bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART2_BBPLL.v:134]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART2_BBPLL' (7#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART2_BBPLL.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART3_TX_FILTER' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART3_TX_FILTER.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter ENABLE_CLK bound to: 3'b001 
	Parameter WAIT_1MS bound to: 3'b010 
	Parameter CONFIG_DATA bound to: 3'b011 
	Parameter WAIT_2US bound to: 3'b100 
	Parameter DISABLE_CLK bound to: 3'b101 
	Parameter CONFIG_END bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART3_TX_FILTER.v:134]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART3_TX_FILTER' (8#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART3_TX_FILTER.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART4_RX_FILTER' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART4_RX_FILTER.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter ENABLE_CLK bound to: 3'b001 
	Parameter WAIT_1MS bound to: 3'b010 
	Parameter CONFIG_DATA bound to: 3'b011 
	Parameter WAIT_2US bound to: 3'b100 
	Parameter DISABLE_CLK bound to: 3'b101 
	Parameter CONFIG_END bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART4_RX_FILTER.v:134]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART4_RX_FILTER' (9#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART4_RX_FILTER.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART5_PARALLEL_PORT' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART5_PARALLEL_PORT.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART5_PARALLEL_PORT.v:129]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART5_PARALLEL_PORT' (10#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART5_PARALLEL_PORT.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART6_AUXDAC_AUXADC' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART6_AUXDAC_AUXADC.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_AUXDAC bound to: 2'b01 
	Parameter CONFIG_AUXADC bound to: 2'b10 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART6_AUXDAC_AUXADC' (11#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART6_AUXDAC_AUXADC.v:16]
WARNING: [Synth 8-350] instance 'U_AD80305_CONFIG_PART6_AUXDAC_AUXADC' of module 'AD80305_CONFIG_PART6_AUXDAC_AUXADC' requires 10 connections, but only 9 given [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:837]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART7_CONTROL_OUT' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART7_CONTROL_OUT.v:15]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART7_CONTROL_OUT.v:124]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART7_CONTROL_OUT' (12#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART7_CONTROL_OUT.v:15]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART8_GPO' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART8_GPO.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART8_GPO.v:125]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART8_GPO' (13#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART8_GPO.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART9_ENSM' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART9_ENSM.v:15]
	Parameter IDLE bound to: 4'b0000 
	Parameter CONFIG_DATA bound to: 4'b0001 
	Parameter WAIT_1MS bound to: 4'b0010 
	Parameter CONFIG_0X23D bound to: 4'b0011 
	Parameter WAIT_100MS_1 bound to: 4'b0100 
	Parameter CONFIG_0X244 bound to: 4'b0101 
	Parameter CONFIG_0X27D bound to: 4'b0110 
	Parameter WAIT_100MS_2 bound to: 4'b0111 
	Parameter CONFIG_0X284 bound to: 4'b1000 
	Parameter CONFIG_END bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART9_ENSM.v:142]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART9_ENSM' (14#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART9_ENSM.v:15]
WARNING: [Synth 8-350] instance 'U_AD80305_CONFIG_PART9_ENSM' of module 'AD80305_CONFIG_PART9_ENSM' requires 11 connections, but only 10 given [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:886]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART10_RFVCO' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART10_RFVCO.v:16]
	Parameter IDLE bound to: 3'b000 
	Parameter CONFIG_DATA_PART1 bound to: 3'b001 
	Parameter CONFIG_DATA_PART2 bound to: 3'b010 
	Parameter RX_RF_PLL_LOCK bound to: 3'b011 
	Parameter TX_RF_PLL_LOCK bound to: 3'b100 
	Parameter CONFIG_END bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART10_RFVCO.v:142]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART10_RFVCO' (15#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART10_RFVCO.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART11_MIXER_SUBTABLE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART11_MIXER_SUBTABLE.v:16]
	Parameter IDLE bound to: 3'b000 
	Parameter ENABLE_CLK bound to: 3'b001 
	Parameter CONFIG_DATA bound to: 3'b010 
	Parameter WAIT_2US bound to: 3'b011 
	Parameter CLEAR_WRITE bound to: 3'b100 
	Parameter WAIT_2US_2 bound to: 3'b101 
	Parameter DISABLE_CLK bound to: 3'b110 
	Parameter CONFIG_END bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART11_MIXER_SUBTABLE' (16#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART11_MIXER_SUBTABLE.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART12_RX_GAIN_TABLE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART12_RX_GAIN_TABLE.v:16]
	Parameter IDLE bound to: 3'b000 
	Parameter ENABLE_CLK bound to: 3'b001 
	Parameter CONFIG_DATA bound to: 3'b010 
	Parameter WAIT_2US bound to: 3'b011 
	Parameter CLEAR_WRITE bound to: 3'b100 
	Parameter WAIT_2US_2 bound to: 3'b101 
	Parameter DISABLE_CLK bound to: 3'b110 
	Parameter CONFIG_END bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART12_RX_GAIN_TABLE' (17#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART12_RX_GAIN_TABLE.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART13_RX_MANUAL_GAIN' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART13_RX_MANUAL_GAIN.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART13_RX_MANUAL_GAIN.v:127]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART13_RX_MANUAL_GAIN' (18#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART13_RX_MANUAL_GAIN.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE.v:16]
	Parameter IDLE bound to: 3'b000 
	Parameter CONFIG_DATA_PART1 bound to: 3'b001 
	Parameter WAIT_2S bound to: 3'b010 
	Parameter CHECK_LOCK bound to: 3'b011 
	Parameter CONFIG_DATA_PART2 bound to: 3'b100 
	Parameter CONFIG_END bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE.v:133]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE' (19#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE.v:16]
	Parameter IDLE bound to: 3'b000 
	Parameter CONFIG_DATA_PART1 bound to: 3'b001 
	Parameter WAIT_2S bound to: 3'b010 
	Parameter CHECK_LOCK bound to: 3'b011 
	Parameter CONFIG_DATA_PART2 bound to: 3'b100 
	Parameter CONFIG_END bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE.v:133]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE' (20#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART16_RX_TIA' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART16_RX_TIA.v:17]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA_PART1 bound to: 2'b01 
	Parameter CONFIG_DATA_PART2 bound to: 2'b10 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART16_RX_TIA' (21#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART16_RX_TIA.v:17]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART17_TX_2ND_FILTER' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART17_TX_2ND_FILTER.v:18]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART17_TX_2ND_FILTER.v:127]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART17_TX_2ND_FILTER' (22#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART17_TX_2ND_FILTER.v:18]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART18_ADC_TUNE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART18_ADC_TUNE.v:20]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA_PART1 bound to: 2'b01 
	Parameter CONFIG_DATA_PART2 bound to: 2'b10 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART18_ADC_TUNE' (23#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART18_ADC_TUNE.v:20]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART19_TX_QUAD_CAL' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART19_TX_QUAD_CAL.v:16]
	Parameter IDLE bound to: 4'b0000 
	Parameter READ_DATA bound to: 4'b0001 
	Parameter CONFIG_DATA_PART1 bound to: 4'b0010 
	Parameter WAIT_2S_1 bound to: 4'b0011 
	Parameter CHECK_CALDONE_1 bound to: 4'b0100 
	Parameter CONFIG_DATA_PART2 bound to: 4'b0101 
	Parameter WAIT_2S_2 bound to: 4'b0110 
	Parameter CHECK_CALDONE_2 bound to: 4'b0111 
	Parameter CONFIG_DATA_PART3 bound to: 4'b1000 
	Parameter WAIT_2S_3 bound to: 4'b1001 
	Parameter CHECK_CALDONE_3 bound to: 4'b1010 
	Parameter CONFIG_DATA_PART4 bound to: 4'b1011 
	Parameter CONFIG_END bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART19_TX_QUAD_CAL.v:143]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART19_TX_QUAD_CAL' (24#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART19_TX_QUAD_CAL.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART20_TX_ATT' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART20_TX_ATT.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART20_TX_ATT.v:127]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART20_TX_ATT' (25#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART20_TX_ATT.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART21_RSSI_POWER_MEASURE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART21_RSSI_POWER_MEASURE.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART21_RSSI_POWER_MEASURE.v:125]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART21_RSSI_POWER_MEASURE' (26#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART21_RSSI_POWER_MEASURE.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_CONFIG_PART22_END_ENABLE_RX_TX' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART22_END_ENABLE_RX_TX.v:16]
	Parameter IDLE bound to: 2'b00 
	Parameter CONFIG_DATA bound to: 2'b01 
	Parameter CONFIG_END bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART22_END_ENABLE_RX_TX.v:125]
INFO: [Synth 8-256] done synthesizing module 'AD80305_CONFIG_PART22_END_ENABLE_RX_TX' (27#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_CONFIG_PART22_END_ENABLE_RX_TX.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_SPI_READ_WRITE' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_READ_WRITE.v:16]
INFO: [Synth 8-256] done synthesizing module 'AD80305_SPI_READ_WRITE' (28#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_READ_WRITE.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:366]
INFO: [Synth 8-256] done synthesizing module 'AD80305_SPI_INTF' (29#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:16]
INFO: [Synth 8-638] synthesizing module 'AD80305_DATA_INTF_RX' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_DATA_INTF_RX.v:15]
INFO: [Synth 8-638] synthesizing module 'DDR_FDD_IN' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/DDR_FDD_IN_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DDR_FDD_IN' (30#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/DDR_FDD_IN_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'AD80305_DATA_INTF_RX' (31#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_DATA_INTF_RX.v:15]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PICO_ICS_FDD.v:381]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/ila_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (32#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/ila_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'AD80305_DATA_INTF_TX' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_DATA_INTF_TX.v:16]
INFO: [Synth 8-638] synthesizing module 'DDR_FDD_OUT' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/DDR_FDD_OUT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DDR_FDD_OUT' (33#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/DDR_FDD_OUT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'AD80305_DATA_INTF_TX' (34#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_DATA_INTF_TX.v:16]
INFO: [Synth 8-638] synthesizing module 'vio_0' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/vio_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (35#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/realtime/vio_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'BARKER_GEN' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/BARKER_GEN.v:23]
INFO: [Synth 8-256] done synthesizing module 'BARKER_GEN' (36#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/BARKER_GEN.v:23]
INFO: [Synth 8-638] synthesizing module 'QPSK_I_Q_MAPPER' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/QPSK_I_Q_MAPPER.v:23]
INFO: [Synth 8-256] done synthesizing module 'QPSK_I_Q_MAPPER' (37#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/QPSK_I_Q_MAPPER.v:23]
WARNING: [Synth 8-3848] Net Ad80305_ctrl_in in module/entity PICO_ICS_FDD does not have driver. [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PICO_ICS_FDD.v:64]
INFO: [Synth 8-256] done synthesizing module 'PICO_ICS_FDD' (38#1) [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/PICO_ICS_FDD.v:16]
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_fb_clk_n driven by constant 0
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_tx_frame_n driven by constant 0
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[3]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[2]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[1]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[0]
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_sync_in driven by constant 0
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_out[4]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_out[3]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_out[2]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_out[1]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 332.270 ; gain = 118.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_AD80305_CONFIG_PART6_AUXDAC_AUXADC:GPO[3] to constant 0 [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:837]
WARNING: [Synth 8-3295] tying undriven pin U_AD80305_CONFIG_PART6_AUXDAC_AUXADC:GPO[2] to constant 0 [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:837]
WARNING: [Synth 8-3295] tying undriven pin U_AD80305_CONFIG_PART6_AUXDAC_AUXADC:GPO[1] to constant 0 [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:837]
WARNING: [Synth 8-3295] tying undriven pin U_AD80305_CONFIG_PART6_AUXDAC_AUXADC:GPO[0] to constant 0 [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:837]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 332.270 ; gain = 118.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp/clk_wiz_0_in_context.xdc] for cell 'U_PLL'
Finished Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp/clk_wiz_0_in_context.xdc] for cell 'U_PLL'
Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc] for cell 'U_AD80305_DATA_INTF_RX/U_DDR_FDD_IN'
Finished Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc] for cell 'U_AD80305_DATA_INTF_RX/U_DDR_FDD_IN'
Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc] for cell 'U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT'
Finished Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc] for cell 'U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT'
Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc]
Finished Parsing XDC File [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 685.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Fpga_clk1. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_data_clk_p. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[0]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[10]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[11]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_rx_frame_p. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[1]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[2]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[3]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[4]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[5]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[6]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[7]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[8]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p0_d[9]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_3/DDR_FDD_IN_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[0]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[10]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[11]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_tx_frame_p. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[1]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[2]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[3]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[4]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[5]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[6]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[7]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[8]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for Ad80305_p1_d[9]. (constraint file  D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.runs/synth_1/.Xil/Vivado-14068-DESKTOP-4TNH1AT/dcp_4/DDR_FDD_OUT_in_context.xdc, line 15).
incorrect argument "-dict" for "set_property" at line 8 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 8 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 22 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 23 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 24 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 25 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 25 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 26 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 26 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 227 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 227 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 228 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 228 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 229 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 229 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 238 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 238 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 240 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 240 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 241 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 241 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 242 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 242 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 243 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 243 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 244 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 244 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 245 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 245 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 246 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 246 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 247 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 247 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 248 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 248 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 249 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 249 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 250 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 250 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 251 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 251 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 252 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 252 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 253 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 253 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 254 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 254 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 255 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 255 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 256 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 256 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 257 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 257 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 258 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 258 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 259 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 259 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 260 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 260 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 261 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 261 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 262 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 262 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 263 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 263 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 264 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 264 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 265 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 265 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 266 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 266 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 267 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 267 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 268 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 268 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 269 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 269 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 270 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 270 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 275 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 275 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 276 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 276 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 277 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 277 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 278 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 278 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 279 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 279 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 280 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 280 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 281 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 281 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 282 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 282 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 283 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 283 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 284 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 284 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 285 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 285 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 286 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 286 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 287 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 287 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 288 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 288 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 289 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 289 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 290 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 290 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 291 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 291 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 292 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 292 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 294 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 294 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Frac_ind" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Frac_ind" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Config_addr_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Config_gain" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Config_gm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Word_3" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Config_addr_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_addr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Spi_clk_tmp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Enable_ad80305_reg' into 'Config_initial_done_reg' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:1350]
INFO: [Synth 8-4471] merging register 'Txnrx_ad80305_reg' into 'Config_initial_done_reg' [D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/imports/SRC/AD80305_SPI_INTF.v:1362]
INFO: [Synth 8-802] inferred FSM for state register 'Current_state_reg' in module 'AD80305_SPI_INTF'
INFO: [Synth 8-5546] ROM "Config_initial_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |         000000000000000000000001 |                           000000
            CONFIG_PART1 |         000000000000000000000010 |                           000001
      CONFIG_PART2_BBPLL |         000000000000000000100000 |                           000010
  CONFIG_PART3_TX_FILTER |         000000000000000001000000 |                           000011
  CONFIG_PART4_RX_FILTER |         000000000000000010000000 |                           000100
CONFIG_PART5_PARALLEL_PORT |         000000000000000100000000 |                           000101
CONFIG_PART6_AUXDAC_AUXADC |         000000000000001000000000 |                           000110
CONFIG_PART7_CONTROL_OUT |         000000000000010000000000 |                           000111
        CONFIG_PART8_GPO |         000000000000100000000000 |                           001000
       CONFIG_PART9_ENSM |         000000000001000000000000 |                           001001
     CONFIG_PART10_RFVCO |         000000000000000000000100 |                           001010
CONFIG_PART11_MIXER_SUBTABLE |         000000000010000000000000 |                           001011
CONFIG_PART12_RX_GAIN_TABLE |         000000000100000000000000 |                           001100
CONFIG_PART13_RX_MANUAL_GAIN |         000000000000000000001000 |                           001101
CONFIG_PART14_RX_BB_FILTER_TUNE |         000000001000000000000000 |                           001110
CONFIG_PART15_TX_BB_FILTER_TUNE |         000000010000000000000000 |                           001111
    CONFIG_PART16_RX_TIA |         000000100000000000000000 |                           010000
CONFIG_PART17_TX_2ND_FILTER |         000001000000000000000000 |                           010001
  CONFIG_PART18_ADC_TUNE |         000010000000000000000000 |                           010010
CONFIG_PART19_TX_QUAD_CAL |         000100000000000000000000 |                           010011
    CONFIG_PART20_TX_ATT |         000000000000000000010000 |                           010100
CONFIG_PART21_RSSI_POWER_MEASURE |         001000000000000000000000 |                           010101
CONFIG_PART22_END_ENABLE_RX_TX |         010000000000000000000000 |                           010110
              CONFIG_END |         100000000000000000000000 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_state_reg' using encoding 'one-hot' in module 'AD80305_SPI_INTF'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U_I_MAPPER' (QPSK_I_Q_MAPPER) to 'U_Q_MAPPER'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 6     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 27    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               33 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 42    
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 158   
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 2     
	  54 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 11    
	  12 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   4 Input     10 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	  28 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  24 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 2     
	  21 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 11    
	   5 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 1     
	  15 Input      9 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 38    
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 4     
	  29 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 35    
	  15 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 28    
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   5 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
	   5 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PICO_ICS_FDD 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
Module RESET 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VADJ_SET 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PLL_LD_DEJITTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
Module FREQ_SET_40M 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module AD80305_CONFIG_PART1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART2_BBPLL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	  15 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module AD80305_CONFIG_PART3_TX_FILTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART4_RX_FILTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART5_PARALLEL_PORT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART6_AUXDAC_AUXADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART7_CONTROL_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART8_GPO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART9_ENSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART10_RFVCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  28 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART11_MIXER_SUBTABLE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AD80305_CONFIG_PART12_RX_GAIN_TABLE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AD80305_CONFIG_PART13_RX_MANUAL_GAIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART16_RX_TIA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART17_TX_2ND_FILTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART18_ADC_TUNE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module AD80305_CONFIG_PART19_TX_QUAD_CAL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   8 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	  15 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module AD80305_CONFIG_PART20_TX_ATT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART21_RSSI_POWER_MEASURE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      9 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_CONFIG_PART22_END_ENABLE_RX_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AD80305_SPI_READ_WRITE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
Module AD80305_SPI_INTF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  54 Input     24 Bit        Muxes := 1     
	  24 Input     10 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module AD80305_DATA_INTF_RX 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AD80305_DATA_INTF_TX 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module BARKER_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QPSK_I_Q_MAPPER 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Frac_ind" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Done_2us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Config_addr_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Config_addr_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Config_data_wr_1byte" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_fb_clk_n driven by constant 0
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_tx_frame_n driven by constant 0
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[3]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[2]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[1]
WARNING: [Synth 8-3331] design PICO_ICS_FDD has unconnected port Ad80305_ctrl_in[0]
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port Ad80305_sync_in driven by constant 0
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port set_vadj[1] driven by constant 1
WARNING: [Synth 8-3917] design PICO_ICS_FDD has port set_vadj[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 685.340 ; gain = 471.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------+------------+---------------+----------------+
|Module Name                         | RTL Object | Depth x Width | Implemented As | 
+------------------------------------+------------+---------------+----------------+
|AD80305_CONFIG_PART3_TX_FILTER      | rom        | 128x16        | LUT            | 
|AD80305_CONFIG_PART4_RX_FILTER      | rom__1     | 128x16        | LUT            | 
|AD80305_CONFIG_PART12_RX_GAIN_TABLE | rom__2     | 128x7         | LUT            | 
|AD80305_CONFIG_PART12_RX_GAIN_TABLE | rom__3     | 128x6         | LUT            | 
|AD80305_CONFIG_PART18_ADC_TUNE      | rom__4     | 1024x10       | LUT            | 
|AD80305_CONFIG_PART18_ADC_TUNE      | rom__5     | 1024x8        | LUT            | 
|AD80305_CONFIG_PART3_TX_FILTER      | rom        | 128x16        | LUT            | 
|AD80305_CONFIG_PART4_RX_FILTER      | rom__6     | 128x16        | LUT            | 
|AD80305_CONFIG_PART12_RX_GAIN_TABLE | rom__7     | 128x7         | LUT            | 
|AD80305_CONFIG_PART12_RX_GAIN_TABLE | rom__8     | 128x6         | LUT            | 
|AD80305_CONFIG_PART18_ADC_TUNE      | rom__9     | 1024x10       | LUT            | 
|AD80305_CONFIG_PART18_ADC_TUNE      | rom__10    | 1024x8        | LUT            | 
+------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Tx_freq_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tx_freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rx_freq_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rx_freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART11_MIXER_SUBTABLE/\Config_gain_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART12_RX_GAIN_TABLE/\Word_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ad80305_txgain_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ad80305_txgain_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ad80305_txgain_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART5_PARALLEL_PORT/\Config_data_wr_1byte_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART9_ENSM/\Config_data_wr_1byte_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE/\Config_data_wr_1byte_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART22_END_ENABLE_RX_TX/\Config_data_wr_1byte_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART8_GPO/\Config_data_wr_1byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_data_1byte_ad80305_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE/\Config_data_wr_1byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART17_TX_2ND_FILTER/\Config_data_wr_1byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART16_RX_TIA/\Config_data_wr_1byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rd_addr_1byte_ad80305_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART9_ENSM/\Config_addr_1byte_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART10_RFVCO/\Config_addr_1byte_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rd_addr_1byte_ad80305_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rd_addr_1byte_ad80305_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rd_addr_1byte_ad80305_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rd_addr_1byte_ad80305_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Wr_addr_1byte_ad80305_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[32] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[31] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[27] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[26] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[25] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[23] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[22] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[14] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[11] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[10] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[32] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[31] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[29] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[28] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[27] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[26] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[25] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[24] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[23] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[22] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[21] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[20] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[19] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[18] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[17] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[16] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[15] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[14] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[13] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[12] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[11] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[10] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[9] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[8] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend2_sub_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[1] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[2] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[3] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[4] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[5] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[6] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_dividend2_sub_reg[7] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_freq_reg_reg[30] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[8] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[9] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[12] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[13] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[15] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[16] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[17] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[18] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[19] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[20] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[21] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[24] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[28] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_freq_reg_reg[29] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Rx_VcoDivider_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_VcoDivider_reg[0] ) is unused and will be removed from module PICO_ICS_FDD.
WARNING: [Synth 8-3332] Sequential element (\U_FREQ_SET_40M/Tx_dividend1_reg[31] ) is unused and will be removed from module PICO_ICS_FDD.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 685.340 ; gain = 471.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 8 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 8 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 22 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 23 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 24 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 25 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 25 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 26 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 26 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 227 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 227 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 228 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 228 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 229 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 229 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 238 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 238 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 240 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 240 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 241 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 241 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 242 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 242 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 243 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 243 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 244 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 244 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 245 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 245 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 246 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 246 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 247 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 247 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 248 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 248 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 249 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 249 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 250 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 250 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 251 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 251 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 252 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 252 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 253 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 253 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 254 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 254 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 255 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 255 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 256 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 256 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 257 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 257 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 258 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 258 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 259 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 259 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 260 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 260 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 261 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 261 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 262 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 262 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 263 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 263 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 264 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 264 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 265 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 265 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 266 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 266 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 267 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 267 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 268 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 268 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 269 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 269 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 270 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 270 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 275 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 275 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 276 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 276 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 277 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 277 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 278 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 278 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 279 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 279 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 280 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 280 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 281 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 281 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 282 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 282 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 283 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 283 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 284 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 284 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 285 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 285 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 286 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 286 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 287 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 287 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 288 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 288 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 289 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 289 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 290 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 290 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 291 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 291 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 292 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 292 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 294 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
incorrect set of required parameters for "set_property" at line 294 of file D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/constrs_1/imports/SRC/NexysVideo_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
INFO: Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 685.340 ; gain = 471.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PICO_ICS_FDD | U_AD80305_SPI_INTF/U1_AD80305_SPI_READ_WRITE/Config_done_reg | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|PICO_ICS_FDD | U_BARKER_GEN/shf_reg_reg[15]                                 | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|PICO_ICS_FDD | U_BARKER_GEN/shf_reg_reg[3]                                  | 4      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|PICO_ICS_FDD | U_BARKER_GEN/shf_reg_reg[27]                                 | 12     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |DDR_FDD_IN    |         1|
|3     |ila_0         |         1|
|4     |vio_0         |         1|
|5     |DDR_FDD_OUT   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |DDR_FDD_IN  |     1|
|2     |DDR_FDD_OUT |     1|
|3     |clk_wiz_0   |     1|
|4     |ila_0       |     1|
|5     |vio_0       |     1|
|6     |BUFG        |     1|
|7     |CARRY4      |   192|
|8     |LUT1        |   518|
|9     |LUT2        |   232|
|10    |LUT3        |   386|
|11    |LUT4        |   432|
|12    |LUT5        |   524|
|13    |LUT6        |   973|
|14    |MUXCY_L     |    26|
|15    |MUXF7       |    47|
|16    |SRL16E      |     5|
|17    |XORCY       |    27|
|18    |FDCE        |  1219|
|19    |FDPE        |    20|
|20    |FDRE        |   627|
|21    |FDSE        |     7|
|22    |IBUF        |     4|
|23    |OBUF        |    22|
|24    |OBUFT       |     4|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+-----------------------------------------+------+
|      |Instance                                       |Module                                   |Cells |
+------+-----------------------------------------------+-----------------------------------------+------+
|1     |top                                            |                                         |  5315|
|2     |  U_AD80305_DATA_INTF_RX                       |AD80305_DATA_INTF_RX                     |   125|
|3     |  U_AD80305_DATA_INTF_TX                       |AD80305_DATA_INTF_TX                     |    38|
|4     |  U_AD80305_SPI_INTF                           |AD80305_SPI_INTF                         |  3598|
|5     |    U1_AD80305_SPI_READ_WRITE                  |AD80305_SPI_READ_WRITE                   |    95|
|6     |    U_AD80305_CONFIG_PART1                     |AD80305_CONFIG_PART1                     |   163|
|7     |    U_AD80305_CONFIG_PART10_RFVCO              |AD80305_CONFIG_PART10_RFVCO              |   194|
|8     |    U_AD80305_CONFIG_PART11_MIXER_SUBTABLE     |AD80305_CONFIG_PART11_MIXER_SUBTABLE     |   146|
|9     |    U_AD80305_CONFIG_PART12_RX_GAIN_TABLE      |AD80305_CONFIG_PART12_RX_GAIN_TABLE      |   183|
|10    |    U_AD80305_CONFIG_PART13_RX_MANUAL_GAIN     |AD80305_CONFIG_PART13_RX_MANUAL_GAIN     |   113|
|11    |    U_AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE  |AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE  |   191|
|12    |    U_AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE  |AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE  |   162|
|13    |    U_AD80305_CONFIG_PART16_RX_TIA             |AD80305_CONFIG_PART16_RX_TIA             |    71|
|14    |    U_AD80305_CONFIG_PART17_TX_2ND_FILTER      |AD80305_CONFIG_PART17_TX_2ND_FILTER      |    53|
|15    |    U_AD80305_CONFIG_PART18_ADC_TUNE           |AD80305_CONFIG_PART18_ADC_TUNE           |   128|
|16    |    U_AD80305_CONFIG_PART19_TX_QUAD_CAL        |AD80305_CONFIG_PART19_TX_QUAD_CAL        |   485|
|17    |    U_AD80305_CONFIG_PART20_TX_ATT             |AD80305_CONFIG_PART20_TX_ATT             |    61|
|18    |    U_AD80305_CONFIG_PART21_RSSI_POWER_MEASURE |AD80305_CONFIG_PART21_RSSI_POWER_MEASURE |    66|
|19    |    U_AD80305_CONFIG_PART22_END_ENABLE_RX_TX   |AD80305_CONFIG_PART22_END_ENABLE_RX_TX   |    44|
|20    |    U_AD80305_CONFIG_PART2_BBPLL               |AD80305_CONFIG_PART2_BBPLL               |   222|
|21    |    U_AD80305_CONFIG_PART3_TX_FILTER           |AD80305_CONFIG_PART3_TX_FILTER           |   239|
|22    |    U_AD80305_CONFIG_PART4_RX_FILTER           |AD80305_CONFIG_PART4_RX_FILTER           |   251|
|23    |    U_AD80305_CONFIG_PART5_PARALLEL_PORT       |AD80305_CONFIG_PART5_PARALLEL_PORT       |    56|
|24    |    U_AD80305_CONFIG_PART6_AUXDAC_AUXADC       |AD80305_CONFIG_PART6_AUXDAC_AUXADC       |    77|
|25    |    U_AD80305_CONFIG_PART7_CONTROL_OUT         |AD80305_CONFIG_PART7_CONTROL_OUT         |    46|
|26    |    U_AD80305_CONFIG_PART8_GPO                 |AD80305_CONFIG_PART8_GPO                 |    63|
|27    |    U_AD80305_CONFIG_PART9_ENSM                |AD80305_CONFIG_PART9_ENSM                |   347|
|28    |  U_BARKER_GEN                                 |BARKER_GEN                               |    29|
|29    |  U_FREQ_SET_40M                               |FREQ_SET_40M                             |  1005|
|30    |  U_I_MAPPER                                   |QPSK_I_Q_MAPPER                          |    14|
|31    |  U_PLL_LD_DEJITTER                            |PLL_LD_DEJITTER                          |    70|
|32    |  U_RESET                                      |RESET                                    |    79|
|33    |  U_VADJ_SET                                   |VADJ_SET                                 |     1|
+------+-----------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 709.938 ; gain = 496.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 548 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 709.938 ; gain = 104.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 709.938 ; gain = 496.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
335 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 709.938 ; gain = 480.488
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 709.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 11:48:07 2016...
