Search.setIndex({"alltitles":{"AC Timing Characteristics":[[6,"ac-timing-characteristics"]],"ALU Operation Codes":[[3,"id16"]],"ASIC Implementation":[[6,"asic-implementation"]],"ASIC Implementation (Example Template)":[[6,"asic-implementation-example-template"]],"AXI4 Data Bus (Master)":[[1,"axi4-data-bus-master"]],"AXI4 Instruction Bus (Master)":[[1,"axi4-instruction-bus-master"]],"AXI4 Interface Timing":[[6,"axi4-interface-timing"]],"AXI4 Response Handling":[[2,"id5"]],"Abbreviations":[[0,"abbreviations"]],"Absolute Maximum Ratings":[[6,"absolute-maximum-ratings"]],"Academic References":[[8,"academic-references"]],"Acknowledgments":[[8,"acknowledgments"]],"Additional Reading":[[8,"additional-reading"]],"Address Decoding":[[2,"address-decoding"]],"Application System Description and Use Cases":[[1,"application-system-description-and-use-cases"]],"Architecture Concepts Overview":[[1,"architecture-concepts-overview"]],"Bibliography":[[8,"bibliography"]],"Block Diagram":[[3,"block-diagram"],[3,"id2"],[3,"id6"],[3,"id10"]],"Boot Memory":[[5,"boot-memory"]],"Branch Conditions":[[3,"id19"]],"Breakpoints and Watchpoints":[[4,"breakpoints-and-watchpoints"]],"Bus Arbitration":[[2,"bus-arbitration"]],"Bus Architecture":[[2,"bus-architecture"]],"Bus Concept":[[2,"bus-concept"]],"Bus Error Handling":[[2,"bus-error-handling"]],"Bus Interface Units":[[3,"bus-interface-units"]],"Bus Protocol Specifications":[[8,"bus-protocol-specifications"]],"CSR Architecture":[[2,"csr-architecture"]],"Chapter 1: Document Overview":[[0,null]],"Chapter 2 Revision History":[[1,"id1"]],"Chapter 2: Product Overview":[[1,null]],"Chapter 3 Revision History":[[2,"id1"]],"Chapter 3: Architecture Concepts":[[2,null]],"Chapter 4 Revision History":[[3,"id11"]],"Chapter 4: Description of Design Elements":[[3,null]],"Chapter 5 Revision History":[[4,"id3"]],"Chapter 5: Test and Debug":[[4,null]],"Chapter 6 Revision History":[[5,"id1"]],"Chapter 6: Memory Maps and Register Lists":[[5,null]],"Chapter 7 Revision History":[[6,"id1"]],"Chapter 7: Electrical Characteristics":[[6,null]],"Clock Architecture":[[2,"clock-architecture"]],"Clock Domains":[[2,"clock-domains"],[2,"id11"]],"Clock Gating":[[2,"clock-gating"]],"Clock Specifications":[[6,"clock-specifications"]],"Clock System":[[2,"clock-system"]],"Clock and Reset":[[1,"clock-and-reset"],[3,"clock-and-reset"]],"Compliances":[[1,"compliances"]],"Computer Architecture":[[8,"computer-architecture"]],"Contents:":[[7,null]],"Control and Status Register (CSR) Unit":[[3,"control-and-status-register-csr-unit"]],"Control and Status Registers (CSRs)":[[5,"control-and-status-registers-csrs"]],"Counter/Timers":[[5,"counter-timers"]],"Coverage Metrics":[[4,"coverage-metrics"]],"Critical CSRs":[[2,"id8"]],"DC Characteristics":[[6,"dc-characteristics"]],"DMA Concept":[[2,"dma-concept"]],"Data Memory":[[5,"data-memory"]],"Debug Architecture":[[2,"debug-architecture"]],"Debug Capabilities":[[2,"id13"]],"Debug Concept":[[2,"debug-concept"]],"Debug Features":[[2,"debug-features"],[4,"debug-features"]],"Debug Interface (JTAG)":[[1,"debug-interface-jtag"]],"Debug Module":[[3,"debug-module"]],"Debug Module Architecture":[[4,"debug-module-architecture"]],"Debug Operations":[[4,"debug-operations"]],"Debug Registers":[[4,"debug-registers"],[4,"id2"],[5,"debug-registers"]],"Debug Support":[[4,"debug-support"]],"Debug Transport Module (DTM)":[[4,"debug-transport-module-dtm"],[4,"id1"]],"Debug/Trace Registers":[[5,"debug-trace-registers"]],"Detailed CSR Descriptions":[[5,"detailed-csr-descriptions"]],"Detailed Operation":[[3,"detailed-operation"],[3,"id4"],[3,"id8"]],"Digital Input/Output Levels":[[6,"digital-input-output-levels"]],"Divide Operations":[[3,"id18"]],"Document List":[[0,"document-list"]],"Document Purpose":[[0,"document-purpose"]],"Document Revision":[[8,"document-revision"]],"Document Revision History":[[0,"id1"]],"Embedded Systems and SoC Design":[[8,"embedded-systems-and-soc-design"]],"Environmental Requirements":[[6,"environmental-requirements"]],"Exception Handling":[[2,"exception-handling"]],"Exception Types":[[2,"id9"]],"Execution Unit (EXU)":[[3,"execution-unit-exu"]],"External Bus Concept":[[2,"external-bus-concept"]],"External Memory Interface":[[2,"external-memory-interface"]],"FPGA Implementation":[[6,"fpga-implementation"]],"FPGA Implementation (Example Template)":[[6,"fpga-implementation-example-template"]],"Figures in this Document":[[0,"id4"]],"Functional Block Diagram":[[1,"functional-block-diagram"]],"Functional Block Overview":[[1,"functional-block-overview"]],"Functional Overview":[[3,"functional-overview"],[3,"id1"],[3,"id5"],[3,"id9"]],"Future Revisions":[[0,"future-revisions"]],"Glossary":[[0,"glossary"]],"HW Interfaces":[[3,"hw-interfaces"],[3,"id3"],[3,"id7"]],"Hardware Description and Verification":[[8,"hardware-description-and-verification"]],"Hardware Implementation":[[4,"hardware-implementation"]],"History / Revision / Change Management":[[0,"history-revision-change-management"],[1,"history-revision-change-management"],[2,"history-revision-change-management"],[3,"history-revision-change-management"],[4,"history-revision-change-management"],[5,"history-revision-change-management"],[6,"history-revision-change-management"]],"Indices and tables":[[7,"indices-and-tables"]],"Input/Output Capacitance":[[6,"input-output-capacitance"]],"Instruction Decode Unit (IDU)":[[3,"instruction-decode-unit-idu"]],"Instruction Fetch Unit (IFU)":[[3,"instruction-fetch-unit-ifu"]],"Instruction Memory":[[5,"instruction-memory"]],"Internal Documents":[[0,"internal-documents"]],"Internal Project Documents":[[0,"id3"]],"Interprocessor Communication Concept":[[1,"interprocessor-communication-concept"]],"Interrupt Architecture":[[2,"interrupt-architecture"]],"Interrupt Handling Flow":[[2,"interrupt-handling-flow"]],"Interrupt Interface":[[1,"interrupt-interface"]],"Interrupt Latency":[[2,"interrupt-latency"]],"Interrupt Sources":[[2,"interrupt-sources"],[2,"id7"]],"Interrupt Timing":[[6,"interrupt-timing"]],"Interrupt Vector Table":[[2,"interrupt-vector-table"]],"Interrupt and DMA Concept":[[2,"interrupt-and-dma-concept"]],"Introduction":[[1,"introduction"]],"JTAG Interface":[[4,"jtag-interface"]],"JTAG Interface Timing":[[6,"jtag-interface-timing"]],"Key Control Registers":[[2,"key-control-registers"]],"Key Control Signals":[[3,"id14"]],"Key Features":[[1,"key-features"]],"Key Features Summary":[[1,"id2"]],"List of Figures":[[0,"list-of-figures"]],"List of Tables":[[0,"list-of-tables"]],"Load/Store Unit (LSU)":[[3,"load-store-unit-lsu"]],"Low-Power States":[[2,"low-power-states"]],"Machine Information Registers":[[5,"machine-information-registers"],[5,"id3"]],"Machine Trap Handling":[[5,"machine-trap-handling"]],"Machine Trap Handling Registers":[[5,"id5"]],"Machine Trap Setup":[[5,"machine-trap-setup"]],"Machine Trap Setup Registers":[[5,"id4"]],"Machine-Mode CSRs":[[5,"machine-mode-csrs"]],"Memory Access Performance":[[6,"memory-access-performance"]],"Memory Map Overview":[[5,"memory-map-overview"]],"Memory Map and Address Decoding":[[2,"id4"]],"Methodology and Documentation":[[8,"methodology-and-documentation"]],"Multiply Operations":[[3,"id17"]],"Naming Conventions":[[0,"naming-conventions"]],"Note on RTL Core":[[6,"note-on-rtl-core"]],"Online Resources":[[8,"online-resources"]],"Operating Points":[[2,"id12"]],"Overview":[[2,"overview"],[3,"overview"],[4,"overview"]],"PMP Configuration Example":[[2,"pmp-configuration-example"]],"PMP Configuration Registers":[[5,"pmp-configuration-registers"]],"Package":[[1,"package"]],"Packaging Information":[[6,"packaging-information"]],"Performance Characteristics":[[6,"performance-characteristics"]],"Performance Counters":[[5,"performance-counters"]],"Performance vs. Power Trade-offs":[[2,"performance-vs-power-trade-offs"]],"Peripheral Address Space":[[5,"peripheral-address-space"]],"Physical Memory Protection":[[5,"physical-memory-protection"]],"Physical Memory Protection (PMP)":[[2,"physical-memory-protection-pmp"]],"Pin List":[[1,"pin-list"]],"Pipeline Control Unit":[[3,"pipeline-control-unit"]],"Pipeline Performance":[[6,"pipeline-performance"]],"Power Consumption":[[6,"power-consumption"]],"Power Domains":[[2,"power-domains"]],"Power Management Concept":[[2,"power-management-concept"]],"Power Optimization Techniques":[[2,"power-optimization-techniques"]],"Power by Functional Unit":[[6,"power-by-functional-unit"]],"Privilege Mode Abbreviations":[[0,"privilege-mode-abbreviations"]],"Processor Design":[[8,"processor-design"]],"Protection and Security Concept":[[2,"protection-and-security-concept"]],"RISC-V 64-bit Processor Core Implementation Specification":[[7,null]],"RISC-V Compliance Tests":[[4,"risc-v-compliance-tests"]],"RISC-V Debug Specification Compliance":[[4,"risc-v-debug-specification-compliance"]],"RISC-V Specifications":[[8,"risc-v-specifications"]],"Recommended Operating Conditions":[[6,"recommended-operating-conditions"]],"Referenced Documents":[[0,"id2"]],"References":[[8,null]],"Register File":[[3,"register-file"]],"Register Naming":[[0,"register-naming"]],"Register Reset Values":[[5,"register-reset-values"]],"Register and Memory Access":[[4,"register-and-memory-access"]],"Related Standards":[[8,"related-standards"]],"Reliability and Quality":[[6,"reliability-and-quality"]],"Remaining Sections (Titles)":[[3,"remaining-sections-titles"]],"Reset Strategy":[[2,"reset-strategy"]],"Reset Timing":[[6,"reset-timing"]],"Scope of this Specification":[[0,"scope-of-this-specification"]],"Security Considerations":[[2,"security-considerations"]],"Security and Verification":[[8,"security-and-verification"]],"Signal Naming":[[0,"signal-naming"]],"Single-Step Execution":[[4,"single-step-execution"]],"Software Architecture":[[1,"software-architecture"]],"Standards Compliance":[[1,"id6"]],"Standards and Specifications":[[8,"standards-and-specifications"]],"State Machine":[[3,"state-machine"]],"Summary":[[2,"summary"],[3,"summary"],[4,"summary"],[5,"summary"],[6,"summary"]],"System Control Concept":[[2,"system-control-concept"]],"System Description":[[1,"system-description"]],"System Integration and Application Circuit":[[1,"system-integration-and-application-circuit"]],"System Memory Concept":[[1,"system-memory-concept"]],"System Memory Map":[[5,"system-memory-map"]],"System Memory Map (Example Structure)":[[5,"id2"]],"System View":[[1,"system-view"]],"SystemC and High-Level Modeling":[[8,"systemc-and-high-level-modeling"]],"Table of Contents Overview":[[0,"table-of-contents-overview"]],"Tables in this Document":[[0,"id5"]],"Technology":[[1,"technology"]],"Test Access Port (TAP) Controller":[[4,"test-access-port-tap-controller"]],"Test Plan":[[4,"test-plan"]],"Test Strategy":[[4,"test-strategy"]],"Textbooks and Educational Resources":[[8,"textbooks-and-educational-resources"]],"Thermal Characteristics":[[6,"thermal-characteristics"]],"Timing Diagrams":[[6,"timing-diagrams"]],"Tools and Development":[[8,"tools-and-development"]],"Top Level View":[[1,"top-level-view"]],"Transaction Ordering":[[2,"transaction-ordering"]],"University Course Materials":[[8,"university-course-materials"]],"Verification Environment":[[4,"verification-environment"]],"Voltage Class":[[3,"voltage-class"]],"Wishbone Protocol Features":[[2,"wishbone-protocol-features"]],"Wishbone Protocol Support":[[2,"id2"]],"mcause - Machine Cause Register":[[5,"mcause-machine-cause-register"]],"mepc - Machine Exception PC":[[5,"mepc-machine-exception-pc"]],"mie - Machine Interrupt Enable":[[5,"mie-machine-interrupt-enable"]],"mstatus - Machine Status Register":[[5,"mstatus-machine-status-register"]],"mtvec - Machine Trap Vector":[[5,"mtvec-machine-trap-vector"]]},"docnames":["chapter1_document_overview","chapter2_product_overview","chapter3_architecture_concepts","chapter4_design_elements","chapter5_test_debug","chapter6_memory_maps","chapter7_electrical_characteristics","index","references"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.todo":2},"filenames":["chapter1_document_overview.rst","chapter2_product_overview.rst","chapter3_architecture_concepts.rst","chapter4_design_elements.rst","chapter5_test_debug.rst","chapter6_memory_maps.rst","chapter7_electrical_characteristics.rst","index.rst","references.rst"],"indexentries":{"abi":[[0,"term-ABI",true]],"alu":[[0,"term-ALU",true]],"cfsm":[[0,"term-CFSM",true]],"cpi":[[0,"term-CPI",true]],"cps":[[0,"term-CPS",true]],"csr":[[0,"term-CSR",true]],"debug module":[[0,"term-Debug-Module",true]],"dma":[[0,"term-DMA",true]],"dmi":[[0,"term-DMI",true]],"dram":[[0,"term-DRAM",true]],"dtm":[[0,"term-DTM",true]],"ecc":[[0,"term-ECC",true]],"es":[[0,"term-ES",true]],"exception":[[0,"term-Exception",true]],"fsm":[[0,"term-FSM",true]],"gpio":[[0,"term-GPIO",true]],"hart":[[0,"term-Hart",true]],"ieee":[[0,"term-IEEE",true]],"interrupt":[[0,"term-Interrupt",true]],"iot":[[0,"term-IoT",true]],"isa":[[0,"term-ISA",true]],"jtag":[[0,"term-JTAG",true]],"mmu":[[0,"term-MMU",true]],"moc":[[0,"term-MoC",true]],"plic":[[0,"term-PLIC",true]],"pmp":[[0,"term-PMP",true]],"privilege levels":[[0,"term-Privilege-Levels",true]],"risc":[[0,"term-RISC",true]],"rv32":[[0,"term-RV32",true]],"rv64":[[0,"term-RV64",true]],"soc":[[0,"term-SoC",true]],"sram":[[0,"term-SRAM",true]],"tlb":[[0,"term-TLB",true]],"uart":[[0,"term-UART",true]],"vhdl":[[0,"term-VHDL",true]],"wishbone":[[0,"term-Wishbone",true]]},"objects":{},"objnames":{},"objtypes":{},"terms":{"":[0,1,2,3,8],"0":[0,1,2,3,4,5,6,7,8],"00":2,"000":[2,3],"00000":3,"00001":3,"00010":3,"00011":3,"001":3,"00100":3,"00101":3,"00110":3,"00111":3,"0022e":1,"01":[2,3],"01000":3,"01001":3,"01010":3,"01011":3,"01100":3,"01101":3,"01110":3,"05":[0,1,2,3,4,5,6],"0x00000000":2,"0x0000_0000":[1,2,3,5],"0x0000_ffff":[1,2,5],"0x0000ffff":2,"0x00010000":2,"0x0001_0000":[1,2,5],"0x0001_ffff":[1,2,5],"0x0001ffff":2,"0x10000000":2,"0x1000_0000":[1,2,5],"0x1000_0fff":2,"0x1000_1000":2,"0x1000_1fff":2,"0x1000ffff":2,"0x1fff_ffff":[1,5],"0x300":[2,5],"0x301":[2,5],"0x302":5,"0x303":5,"0x304":[2,5],"0x305":[2,5],"0x340":[2,5],"0x341":[2,5],"0x342":[2,5],"0x343":[2,5],"0x344":[2,5],"0x3a0":2,"0x3a3":2,"0x3b0":2,"0x3bf":2,"0x8000_0000":[1,2,5],"0xf11":5,"0xf12":5,"0xf13":5,"0xf14":5,"0xffff_ffff":[1,2,5],"1":[1,2,3,4,5,6,7,8],"10":[0,1,2,8],"100":[2,3],"100mhz":1,"101":3,"1012":8,"1076":[0,8],"11":[0,1,2,3,4,5,6,8],"110":3,"111":3,"1149":8,"12":[2,3,8],"127":3,"13":[0,1,8],"14":[3,8],"15":[0,2,3,8],"1500":1,"15k":1,"16":[1,3,8],"1666":8,"167":8,"17":8,"18":8,"1800":[0,8],"19":[3,8],"1997":8,"1998":8,"1st":[0,8],"2":[0,2,3,7,8],"20":[3,8],"2002":8,"2004":8,"2005":8,"2007":8,"2009":8,"2010":8,"2011":8,"2012":8,"2013":8,"2014":8,"2015":8,"2016":8,"2017":[0,8],"2018":8,"2019":[0,8],"20191213":8,"2021":8,"20211203":8,"2022":8,"2025":[0,1,2,3,4,5,6,7,8],"20th":8,"21":[3,8],"22":8,"23":8,"24":[3,8],"25":[3,8],"250mhz":1,"256":1,"25k":1,"26":8,"27":8,"28":[0,1,8],"28nm":1,"29":8,"2ghz":1,"2nd":8,"2v":[1,2,3],"3":[0,1,3,7,8],"30":[2,3,8],"31":[3,8],"319":8,"32":[0,1,2,3,8],"33":8,"34":8,"35":8,"350":1,"36":[3,8],"37":8,"38":8,"39":8,"3rd":8,"4":[0,1,2,7,8],"40":[2,8],"4096":2,"41":8,"42":8,"43":8,"44":8,"45":8,"47":1,"5":[0,1,2,3,7,8],"50":2,"500":2,"50055":8,"500mhz":1,"50k":1,"52":3,"6":[0,1,2,3,7,8],"63":[0,3],"64":[0,1,2,3],"64kb":2,"6th":8,"7":[0,1,2,3,7,8],"70k":1,"72":8,"8":[1,2,3,8],"830":8,"9":[0,1,2,3,8],"90":2,"978":8,"9v":[1,2,3],"A":[0,1,2,3,7,8],"AND":3,"As":0,"For":[1,2,3],"If":3,"In":[0,1],"It":[0,3],"No":0,"Not":[1,2],"OR":3,"On":[2,8],"One":3,"The":[0,1,2,3,6,8],"These":2,"To":[0,4,5,6,8],"_addr":0,"_data":0,"_n":0,"_re":0,"_readi":0,"_strb":0,"_valid":0,"_we":0,"a0":1,"abbrevi":7,"abi":[0,1],"absolut":[0,7],"ac":[0,7],"academ":7,"acceler":[1,2],"accellera":8,"access":[0,1,2,3,5,7,8],"accord":[0,3],"achiev":[1,2],"acknowledg":7,"acquir":[1,2,3],"across":1,"action":0,"activ":[0,1,2,3],"actual":3,"actuat":1,"ad":[1,2,3],"add":[2,3],"addi":3,"addison":8,"addit":[0,2,3,7],"address":[0,1,3,7],"addw":3,"adher":[0,1],"adjust":2,"advanc":2,"after":[2,3],"aggreg":1,"agil":8,"ahb":2,"al":8,"algorithm":[1,3],"align":[1,2,3],"all":[0,1,2,3,4,5,6,8],"alloc":5,"allow":[0,1,2,3],"alongsid":0,"alreadi":[1,2],"also":3,"alu":[0,1],"alu_op":3,"alwai":3,"amba":1,"amo":[1,2,3],"amoswap":1,"an":[0,1,2,8],"analysi":[1,4],"ani":2,"apb":2,"appli":2,"applic":[0,3,6,7,8],"approach":[4,8],"appropri":2,"approxim":1,"april":8,"aq":[1,2],"ar":[0,1,2,3,6],"arbitr":[1,7],"architectur":[0,3,5,7],"architekturen":8,"area":[0,1],"arithmet":[0,1,3],"arm":1,"arrai":1,"arria":1,"arst_n":0,"artix":1,"asanovi\u0107":8,"asic":[1,7],"assert":[1,2,3,6],"assign":5,"associ":8,"asynchron":[0,1,2,3],"atom":[0,1,2,3],"attack":2,"attent":0,"atzori":8,"author":[0,1,2,3,4,5,6,7],"avail":8,"averag":0,"avoid":3,"axi":[2,3],"axi4":[3,7],"b":[0,1,2,3,8],"b0":3,"b00":3,"b11":3,"backend":1,"background":2,"bad":[2,5],"balanc":[1,2],"ball":1,"barrier":2,"base":[0,1,2,3,5,6,8],"basic":2,"been":8,"befor":[1,2],"begin":[0,2],"behavior":[1,2,3,5],"being":2,"below":1,"beq":3,"berkelei":8,"berlin":8,"best":[2,8],"betrieb":8,"better":1,"between":[0,1,2],"beyond":[0,1],"bga":1,"bge":3,"bgeu":3,"bhunia":8,"bias":2,"bibliographi":[0,7],"binari":[0,1],"bit":[0,1,2,3,5],"black":8,"block":[0,7],"blt":3,"bltu":3,"bne":3,"bnez":1,"boom":8,"boot":[1,2,7,8],"booth":3,"bootload":1,"boston":8,"both":[1,2],"boundari":[2,3,8],"branch":[1,6],"branch_taken":3,"branch_target":3,"breakdown":6,"breakpoint":[0,1,2,3,7],"bridg":2,"bu":[0,7],"buffer":[0,3],"build":[1,8],"bunton":8,"burst":[1,2],"buse":[1,2],"byte":[0,2,3],"c":[0,1,3,8],"cach":[0,1,2,6],"calcul":[1,3],"california":8,"call":[1,2],"can":[1,2],"cannot":1,"capabl":[0,1,3,4],"capacit":7,"case":[2,3,4,7],"caus":[0,2,3,7],"cdc":1,"celio":8,"cell":2,"central":1,"cfsm":0,"cham":8,"chang":[7,8],"channel":[1,2,3],"chapter":7,"characterist":[0,1,3,5,7],"check":[1,2,3],"chip":[0,7,8],"circuit":[0,7,8],"citat":8,"cite":0,"clang":1,"class":7,"classic":2,"clausthal":8,"clean":1,"clear":[1,2,3],"clk":[0,1,3],"clock":[0,7],"closur":2,"cloud":1,"co":2,"code":[0,1,2,5,6],"coher":[0,1],"com":8,"combin":1,"combination":1,"command":2,"common":1,"commun":[0,2,7,8],"comparison":[1,3],"compat":1,"competit":8,"compil":8,"complet":[0,1,2,3,4],"complex":1,"compli":1,"complianc":[3,7,8],"compliant":[1,2],"compon":[0,1,2,6],"comprehens":[0,2],"compress":[0,1,3],"comput":[0,1,2,7],"concept":[0,7],"concurr":8,"condit":[0,1,7],"configur":[0,1,7],"connect":[0,1,2],"consider":[1,4,7],"consist":[1,3],"constraint":[1,3],"construct":1,"consult":0,"consumpt":[1,7],"content":8,"context":[0,1],"continu":3,"control":[0,1,7],"convent":[1,7],"convert":2,"coordin":1,"core":[0,1,2,3,8],"corner":4,"correct":[0,3],"corrupt":2,"count":1,"counter":[0,1,2,3,7],"countermeasur":2,"cours":7,"cover":4,"coverag":[0,7],"cp":[0,1],"cpi":[0,1,6],"cpu":[0,2],"creat":0,"critic":1,"cross":[1,2],"cryptograph":2,"csr":[0,1,7],"csrr":2,"csrrc":2,"csrrci":2,"csrrsi":2,"csrrw":2,"csrrwi":2,"cti_o":2,"current":[2,3],"current_instr":3,"custom":1,"cyber":[0,1,8],"cycl":[0,1,2,3,6],"cyclon":1,"d":[0,2,3,8],"d_axi_araddr":1,"d_axi_arburst":1,"d_axi_arid":1,"d_axi_arlen":1,"d_axi_arreadi":1,"d_axi_ars":1,"d_axi_arvalid":1,"d_axi_awaddr":1,"d_axi_awburst":1,"d_axi_awid":1,"d_axi_awlen":1,"d_axi_awreadi":1,"d_axi_aws":1,"d_axi_awvalid":1,"d_axi_bid":1,"d_axi_breadi":1,"d_axi_bresp":1,"d_axi_bvalid":1,"d_axi_rdata":1,"d_axi_rid":1,"d_axi_rlast":1,"d_axi_rreadi":1,"d_axi_rresp":1,"d_axi_rvalid":1,"d_axi_wdata":1,"d_axi_wlast":1,"d_axi_wreadi":1,"d_axi_wstrb":1,"d_axi_wvalid":1,"data":[0,2,3,7],"datas":2,"date":[0,1,2,3,4,5,6,7,8],"dc":[0,7],"ddr":2,"ddr3":2,"ddr4":[0,2,8],"de":[1,2,3],"deassert":6,"debug":[0,7,8],"debugg":[1,8],"decemb":8,"decerr":2,"decod":[0,1,7],"dedic":[1,2],"defin":[0,1,2,4,5,6],"definit":[3,5],"deleg":5,"deliv":[1,6],"deliver":1,"densiti":1,"depart":8,"depend":[1,2,3],"describ":[2,3],"descript":[0,2,4,6,7],"design":[0,1,2,6,7],"despit":1,"destin":3,"detail":[0,1,2,4,7],"detect":[1,2,3],"determin":2,"determinist":1,"develop":[0,7],"devic":[1,2,6],"diagram":[0,7],"differ":2,"digit":[0,7,8],"dimens":6,"direct":[0,1,2,5],"directli":1,"disabl":2,"div":[1,3],"divid":[1,2],"divis":[0,1,3],"divu":[1,3],"divuw":3,"divw":3,"dm":2,"dma":[0,7],"dmi":0,"document":[1,2,7],"doe":2,"domain":[0,1,3,7],"donovan":8,"doubleword":3,"dr":[7,8],"draft":[0,4,5],"dram":[0,2],"driven":1,"dtm":[0,1,2,7],"dual":[1,3],"due":[3,8],"dure":2,"duti":6,"dynam":[0,2,6,8],"e":[0,2,3,8],"each":[1,2,3],"earlier":3,"easi":1,"ebreak":[2,3],"ecal":[2,3],"ecc":0,"ecosystem":1,"ed":8,"edg":[1,2,3],"edit":[0,8],"educ":[1,7],"eec":8,"effect":3,"effici":1,"electr":[0,7],"electron":0,"eleg":1,"element":[0,2,7],"embed":[0,1,7],"emphas":1,"emul":4,"enabl":[0,1,2,3,7],"encod":[2,3,5],"encrypt":2,"end":[0,3],"endian":2,"enforc":2,"engin":[0,8],"enhanc":0,"ensur":1,"enter":2,"entri":3,"environ":[0,1,2,7],"environment":7,"equal":2,"err_i":2,"error":[0,3,7],"estim":[1,6],"et":8,"etc":[0,1,2,3,5],"evalu":3,"event":[0,2],"ex":3,"ex_rd_addr":3,"ex_rd_valid":3,"exampl":[0,1,3,7],"except":[0,1,3,7],"exception_caus":3,"exclus":2,"execut":[0,1,2,7],"exist":[2,8],"exit":2,"exokai":2,"expand":[1,3],"expans":[1,3],"extend":3,"extens":[0,1,2,3,5],"extern":[0,1,5,7,8],"extract":3,"exu":[1,6,7],"f":[0,3],"fabric":1,"facilit":[1,3],"fair":2,"famili":[1,6],"fault":[0,2],"featur":[0,3,7],"fenc":2,"fetch":[0,1,2,7],"fetch_except":3,"field":[3,5],"fifo":3,"figur":[1,2,3,7],"file":[1,2,7],"final":[1,2,3],"finit":0,"firmwar":[0,1,2],"first":[2,3],"flash":2,"flat":1,"flexibl":[1,2],"flip":2,"float":0,"flop":2,"flow":[1,3,7],"flush":[1,2,3],"follow":[0,1,2,3,8],"form":2,"format":[1,3,5],"forward":[1,3],"foundat":[1,2,8],"fpga":[1,7],"francisco":8,"free":1,"frequenc":[1,2,6],"from":[1,2,3,8],"fsm":0,"full":[1,2,3],"fulli":[1,3],"funct3":3,"funct7":3,"function":[0,2,4,5,7],"fundament":8,"futur":7,"g":[0,2,3,8],"gate":[1,7],"gatewai":1,"gb":2,"gcc":1,"gdb":[1,8],"gener":[0,1,2,3,8],"ghz":2,"github":8,"giusto":8,"glibc":1,"global":2,"glossari":7,"gnu":[1,8],"goal":[4,6],"gpio":[0,1,2],"gpr":[0,2],"granular":2,"grid":1,"ground":8,"group":[0,1],"grundlagen":8,"guid":[0,8],"guidelin":6,"ha":1,"halfword":3,"hall":8,"halt":2,"handl":[0,1,3,7],"handler":[2,3,5],"handshak":[0,2],"hardwar":[0,1,2,5,7],"hardwir":[1,3],"harri":[0,8],"hart":0,"harvard":[1,2],"have":[2,8],"hazard":[1,3,6],"hennessi":8,"herveil":8,"heterogen":1,"high":[0,1,2,7],"higher":[1,2],"highest":[0,1,2,3],"highli":1,"histori":7,"hit":6,"hochschul":[7,8],"hold":[2,6],"how":8,"howev":2,"howto":8,"http":8,"hw":7,"i":[0,1,2,3,6,8],"i_axi_araddr":1,"i_axi_arburst":1,"i_axi_arid":1,"i_axi_arlen":1,"i_axi_arreadi":1,"i_axi_ars":1,"i_axi_arvalid":1,"i_axi_rdata":1,"i_axi_rid":1,"i_axi_rlast":1,"i_axi_rreadi":1,"i_axi_rresp":1,"i_axi_rvalid":1,"id":[1,5],"ideal":1,"idl":3,"idu":[1,6,7],"ieee":[0,1,8],"iera":8,"ifu":[1,6,7],"ihi":1,"ihr":8,"ii":[0,8],"illeg":[0,1,2,3],"illegal_instr":3,"illustr":1,"imm":3,"immedi":[2,3],"implement":[0,1,2,3,5,8],"implicit":2,"improv":[1,2,3],"includ":[0,1,2,3,4],"incorpor":[1,8],"increment":[2,3],"independ":[0,1,2],"index":7,"indic":8,"industri":[0,1,8],"inform":7,"ing":[7,8],"initi":[0,2,3,4,5,6,8],"input":[0,1,3,7],"instead":3,"institut":0,"instr":3,"instr_in":3,"instr_out":3,"instr_valid":3,"instruct":[0,2,7,8],"instruction_s":3,"integ":[0,1,3],"integr":[0,2,6,7,8],"intel":[1,8],"intend":0,"intens":2,"inter":[1,2],"interconnect":[0,1,2,8],"interfac":[0,5,7,8],"intern":[3,7,8],"internet":[0,8],"interprocessor":7,"interrupt":[0,3,7],"introduct":[7,8],"invalid":[2,3],"iot":[0,1],"ip":[0,2,8],"is_branch":3,"is_jump":3,"is_load":3,"is_stor":3,"is_system":3,"isa":[0,1,2,5,8],"isbn":8,"isol":2,"iter":[1,3],"its":[1,3],"j":[3,8],"jal":3,"jalr":3,"jantsch":8,"jedec":[0,8],"jesd79":[0,8],"jitter":6,"joint":0,"jtag":[0,2,3,7],"jtag_tck":1,"jtag_tdi":1,"jtag_tdo":1,"jtag_tm":1,"jtag_trst_n":1,"jump":[1,2,3],"junction":6,"k":8,"kaufmann":8,"kb":[1,2],"kei":[0,5,6,7],"keist":8,"kernel":[1,8],"kintex":1,"knowledg":8,"l":8,"land":1,"languag":[0,8],"larger":[0,1],"last":1,"latenc":[1,3,6,7],"later":3,"ld":3,"lee":8,"length":[1,3],"level":[0,2,3,5,7],"lga":1,"li":1,"librari":1,"like":2,"lint":1,"list":[3,4,7,8],"literatur":0,"littl":2,"llvm":1,"load":[0,1,2,7],"loader":8,"local":1,"lock":1,"logic":[0,1,2,3],"long":1,"longer":2,"lookasid":0,"low":[0,1,3,7],"lower":[1,2,3],"lowest":[0,1,2,3],"lowrisc":8,"lp64":1,"lr":[1,2,3],"lsb":[0,3],"lsu":[1,6,7],"lut":1,"lw":3,"m":[0,1,2,3,8],"m_external_int":[1,2],"m_software_int":[1,2],"m_timer_int":1,"machin":[0,1,2,7,8],"mai":[0,1,2,8],"mailbox":1,"maintain":[1,3,8],"major":[1,3],"make":1,"manag":7,"manual":[0,8],"map":[0,1,4,7],"march":8,"marchid":5,"mark":6,"marwedel":8,"mask":3,"master":[2,3,7],"match":2,"materi":7,"maximum":[0,7],"mb":1,"mcaus":[2,7],"mcycl":5,"mechan":[0,1,4],"medeleg":5,"mei":2,"mem":3,"mem_rd_addr":3,"mem_rd_valid":3,"mem_writ":3,"memori":[0,3,7],"meng":8,"mepc":[0,2,7],"method":5,"methodologi":[1,4,7],"metric":7,"mhartid":5,"mhz":2,"micro":8,"microarchitectur":0,"microcontrol":8,"microprocessor":8,"mideleg":5,"mie":[2,7],"mikrocontrollern":8,"mikroprozessoren":8,"mikroprozessortechnik":8,"mimpid":5,"min_int":3,"minimum":2,"minstret":5,"mip":[2,5],"misa":[2,5],"misalign":[1,2,3],"mispredict":3,"miss":6,"mmu":[0,6],"moc":0,"mode":[1,2,7],"model":[0,1,2,7],"modern":[1,8],"modif":3,"modifi":[1,2],"modul":[0,1,2,5,7],"modular":[1,3],"moham":[0,1,2,3,4,5,6,7],"monitor":[2,5],"morabito":8,"morgan":8,"most":2,"mpie":[2,5],"mpp":5,"mret":2,"msb":0,"mscratch":[2,5],"msi":2,"mstatu":[0,2,7],"mtbf":6,"mtval":[2,5],"mtvec":[0,2,7],"mul":[1,3],"mulh":[1,3],"mulhsu":[1,3],"mulhu":[1,3],"multi":[0,2,3],"multipl":[0,1,2,3],"multipli":[1,2],"mulw":3,"must":[1,3],"mvendorid":5,"n":2,"na4":2,"name":[1,2,3,5,7],"napot":2,"natur":[1,2,8],"necessari":0,"need":[1,2],"new":8,"newer":8,"newlib":1,"newsom":8,"nj":8,"nmi":2,"node":1,"non":[2,3,8],"normal":[2,3],"notat":0,"note":[2,7],"notif":1,"novemb":[7,8],"number":0,"o":[1,2,6],"occur":3,"off":[1,7],"offici":1,"okai":2,"one":[1,2],"onli":[0,2,3],"onlin":7,"op":3,"opcod":3,"open":[0,1,2,8],"opencor":8,"openocd":[1,8],"oper":[0,1,7],"operand":[1,2,3],"operand_a":3,"operand_b":3,"optim":[0,1,6,7],"option":[1,2],"order":[1,7,8],"org":8,"organ":[0,1,5,8],"other":[1,2,6],"out":[0,8],"outlin":0,"output":[0,1,3,7],"over":8,"overal":[2,3,4],"overflow":3,"overview":7,"own":1,"oxford":8,"p":8,"pack":1,"packag":7,"page":[0,7],"paragraph":[0,1,2,3,4,5,6],"paramet":6,"parameter":8,"parhami":8,"partial":[2,3],"partit":2,"pass":1,"path":[1,2],"pattern":[5,6],"patterson":8,"pc":[0,1,2,3,7],"pc_in":3,"pc_out":3,"penalti":[3,6],"pend":[2,5],"per":[0,1,2,3,5],"perform":[0,1,3,4,7],"period":2,"peripher":[1,2,7],"permiss":[1,2],"philosophi":1,"physic":[0,1,6,7,8],"pin":[0,3,7],"pinout":6,"pipelin":[0,1,2,7],"pipeline_flush":3,"pipeline_stal":3,"pk":8,"place":3,"plan":[0,7],"platform":[0,1,8],"plic":0,"pmp":[0,1,7],"pmpaddr":2,"pmpaddr0":2,"pmpcfg":2,"pmpcfg0":2,"point":0,"pointer":1,"popul":6,"por":2,"port":[1,3,7,8],"portabl":[1,8],"posit":[1,3],"potenti":2,"power":[0,1,7],"pp":8,"practic":[0,8],"predict":[1,3],"prefix":0,"preliminari":8,"prentic":8,"present":[3,6],"preserv":2,"press":8,"prevent":2,"previou":[0,1,2,3,4,5,6],"previous_instr":3,"prime":8,"primit":1,"principl":1,"prinzipien":8,"priorit":[1,2],"prioriti":[2,3],"privileg":[1,2,5,7,8],"proce":3,"procedur":4,"process":[1,2,6],"processor":[0,1,2],"product":[0,3,7],"prof":[7,8],"profit":8,"program":[0,1,2,3,5,7],"programm":2,"progress":[1,2],"project":8,"proper":2,"protect":[0,1,7],"protocol":[0,1,3,7],"provid":[0,1,2,3],"proxi":8,"prozessorarchitekturen":8,"public":8,"publish":8,"pulp":8,"pulpino":8,"purpos":[1,2,3,7],"qfp":1,"qo":2,"quad":1,"qualif":6,"qualiti":[2,7],"quantit":8,"quartu":8,"r":[1,2,3,8],"rai":8,"rais":[2,3],"ram":[1,2],"random":0,"rang":[2,5,6],"rate":[0,7],"ravensburg":[7,8],"raw":3,"rd":3,"rd_addr":3,"read":[0,1,2,3,7],"readi":[0,1],"real":1,"realisierungen":8,"reason":1,"receiv":0,"recognit":6,"recommend":[1,2,7,8],"redirect":2,"reduc":[0,2],"reduct":[2,3],"refer":[0,7],"refresh":2,"reg_writ":3,"region":[1,2],"regist":[1,7],"relat":7,"releas":[1,2,3],"reliabl":[1,7],"rem":[1,3],"remain":7,"remaind":3,"remu":[1,3],"remuw":3,"remw":3,"reorder":2,"rep":8,"report":[0,2,8],"request":[2,3],"requir":[0,1,2,4,7,8],"research":[1,8],"reserv":[1,3],"reset":[0,7],"reset_vector":3,"resist":6,"resolut":3,"resourc":[1,4,6,7],"respond":3,"respons":[1,3,6],"restart":2,"restor":[2,3],"restrict":1,"result":[0,3,4,6],"result_out":3,"result_valid":3,"resum":2,"ret":1,"retri":[1,2],"return":[2,3],"return_addr":3,"reus":[1,3],"rev":[0,8],"review":0,"revis":7,"rf":[1,3],"risc":[0,1,2,3,5],"riscv":8,"river":8,"rl":[1,2],"ro":5,"robin":2,"robust":1,"rocket":8,"round":2,"rout":[1,2],"routin":2,"rs1":3,"rs1_addr":3,"rs1_data":3,"rs2":3,"rs2_addr":3,"rs2_data":3,"rst_n":[0,1,2,3],"rtl":[1,7],"rty_i":2,"rule":2,"run":2,"rv32":0,"rv64":[0,1,2,3,6,7],"rv64_":0,"rv64gc":0,"rv64i":[0,1,3],"rv64im":0,"rv64ima":0,"rv64imac":[0,1,3],"rv64imafdc":0,"rw":[2,5],"rwx":2,"saddl":8,"same":[2,3],"san":8,"save":2,"sc":[1,2,3],"scalabl":1,"scale":2,"scan":8,"scenario":1,"schaltungstechnik":8,"scheme":2,"scope":7,"scratch":[2,5],"script":1,"sdram":[0,2,8],"seamlessli":1,"search":7,"second":3,"section":7,"secur":[1,7],"see":[1,3],"sel_o":2,"select":[1,2,3],"semant":[1,2,3],"semaphor":1,"sensit":2,"sensor":1,"separ":[1,2],"septemb":8,"sequenc":[2,3,4],"sequenti":[2,3],"seri":1,"serial":[1,2],"serv":0,"servic":2,"set":[0,1,2,6,8],"setup":[3,4,6],"share":[1,2],"shift":3,"shifter":2,"should":[0,8],"show":[1,2],"shown":1,"shut":2,"side":2,"siemer":8,"siggelkow":[7,8],"sign":3,"sign_extend":3,"signal":[1,2,6,7],"silicon":4,"sim":8,"simpl":[2,3],"simplic":[1,2],"simul":[4,8],"simultan":[1,2],"singl":[0,1,2,7],"size":[1,2,3,5],"slave":[2,3],"sleep":2,"sll":3,"sllw":3,"slt":3,"sltu":3,"slverr":2,"small":3,"smith":8,"smooth":3,"soc":[0,1,2,6,7],"softwar":[0,2,4,5,7,8],"solid":8,"solut":[1,3],"some":8,"sourc":[0,1,3,7,8],"space":[1,2,3,4,7],"spec":[1,2],"special":[0,3],"specif":[1,2,3,5],"specifi":[2,3],"spezifik":8,"spike":8,"springer":8,"sra":3,"sram":[0,2],"sraw":3,"srl":3,"srlw":3,"srst":0,"sta":1,"stack":1,"stage":[2,3],"stall":[1,2,3],"standard":[0,2,3,5,6,7],"state":[0,1,7,8],"static":[0,1,2,3,6],"statu":[0,1,2,7],"std":8,"step":[0,1,2,7],"stop":2,"storag":[5,6],"store":[0,1,2,7],"strategi":[0,1,5,7],"stratix":1,"stream":2,"stress":6,"strobe":[0,1],"structur":[0,1,3,6],"student":1,"studi":7,"style":8,"sub":[1,3],"subset":1,"substrat":2,"subsystem":[0,1],"subtract":3,"subw":3,"success":2,"suffici":1,"suffix":0,"suit":[1,4,8],"summari":[0,7],"supercomput":8,"supervisor":[0,2,7],"suppli":2,"support":[0,1,3,7,8],"sw":3,"swap":1,"switch":[1,2],"switzerland":8,"synchron":[0,1,2,3],"synthesi":[0,1,2,6],"synthesiz":[1,6,8],"system":[0,3,7],"systemc":7,"systemverilog":[0,1,8],"t":8,"t0":1,"t1":1,"tabl":3,"taken":[2,3],"tap":7,"target":[1,3,6],"task":2,"tbd":5,"tck":6,"tdata1":2,"tdi":6,"tdo":6,"teach":1,"tech":8,"technic":8,"techniqu":7,"technologi":[2,3,6,7,8],"tehranipoor":8,"temperatur":6,"templat":7,"term":0,"test":[0,1,6,7,8],"testbench":1,"teubner":8,"textbook":7,"than":2,"them":3,"thermal":[1,7],"thi":[1,2,3,6,7,8],"thing":[0,8],"thread":[0,5],"threshold":2,"through":[1,2],"throughout":0,"throughput":3,"time":[0,1,2,3,4,5,7,8],"timer":1,"titl":[0,7],"tlb":0,"tm":6,"togeth":1,"tool":[1,4,7],"toolchain":[1,8],"top":[2,7],"tor":2,"total":[1,3],"trace":4,"trade":[1,7],"transact":[3,7],"transfer":[1,2],"transit":1,"translat":0,"transmit":1,"transmitt":0,"transport":[0,2,7],"trap":[2,3,7],"trap_taken":3,"trap_vector":3,"tree":[0,3],"trigger":[1,2],"true":3,"trust":8,"trustzon":2,"tselect":2,"tu":8,"two":[1,2,3],"type":[1,3],"typic":[1,2,3],"tyrrhenian":8,"u":[0,1,2,3],"uart":[0,1,2],"ucb":8,"ug893":8,"unchang":3,"uncondit":3,"und":8,"undefin":2,"understand":[0,1],"unifi":[1,8],"unit":[0,1,2,7],"univers":[0,1,7],"unnecessari":2,"unprivileg":[0,8],"unsign":3,"unsupport":[2,3],"until":3,"unus":2,"up":[1,3,8],"updat":[0,2,3],"upper":[2,8],"url":8,"us":[0,2,3,7],"usag":[4,5],"use_imm":3,"user":[0,1,2,8],"util":[2,6],"uvm":[1,8],"v":[0,1,3,5],"v0":[0,1],"v20191213":[0,1],"v20211203":[0,1],"valid":[0,1,3,4,8],"valu":[2,3,6,7],"vari":1,"variant":[2,3],"variat":3,"variou":1,"vector":[3,7],"vendor":5,"verif":[0,1,3,7],"verifi":8,"version":[0,1,2,3,4,5,6,8],"vhdl":[0,1,8],"vhsic":0,"via":[1,2,3],"view":7,"vieweg":8,"vih":6,"vil":6,"violat":2,"virtex":1,"virtual":0,"vivado":8,"vlsi":8,"voh":6,"vol":[6,8],"voltag":[1,2,6,7],"volum":[0,8],"von":8,"vt":2,"w":[1,2,3,8],"wa":3,"wait":[2,3],"wallac":3,"wang":8,"watchpoint":[2,3,7],"waterman":8,"wb":[2,3],"wb_rd_addr":3,"wb_rd_data":3,"wb_rd_valid":3,"weak":[1,2],"web":8,"weingarten":[7,8],"well":[1,2],"were":8,"weslei":8,"wfi":2,"when":[1,2,3],"where":[1,3],"which":1,"while":[0,1,2,3],"wide":2,"width":[0,1,2,3],"wiesbaden":8,"wireless":1,"wishbon":[0,1,7,8],"within":[1,3],"without":1,"wolf":8,"word":3,"work":1,"workshop":8,"worst":2,"would":[1,3],"write":[0,1,2,3,8],"writeback":3,"written":2,"www":8,"w\u00fcst":8,"x":[1,2],"x0":[1,2,3],"x1":3,"x2":3,"x3":3,"x31":1,"x4":3,"xilinx":[1,8],"xlen":[0,2],"xor":3,"y":8,"york":8,"zero":[1,3]},"titles":["Chapter 1: Document Overview","Chapter 2: Product Overview","Chapter 3: Architecture Concepts","Chapter 4: Description of Design Elements","Chapter 5: Test and Debug","Chapter 6: Memory Maps and Register Lists","Chapter 7: Electrical Characteristics","RISC-V 64-bit Processor Core Implementation Specification","References"],"titleterms":{"1":0,"2":1,"3":2,"4":3,"5":4,"6":5,"64":7,"7":6,"abbrevi":0,"absolut":6,"ac":6,"academ":8,"access":[4,6],"acknowledg":8,"addit":8,"address":[2,5],"alu":3,"applic":1,"arbitr":2,"architectur":[1,2,4,8],"asic":6,"axi4":[1,2,6],"bibliographi":8,"bit":7,"block":[1,3],"boot":5,"branch":3,"breakpoint":4,"bu":[1,2,3,8],"capabl":2,"capacit":6,"case":1,"caus":5,"chang":[0,1,2,3,4,5,6],"chapter":[0,1,2,3,4,5,6],"characterist":6,"circuit":1,"class":3,"clock":[1,2,3,6],"code":3,"commun":1,"complianc":[1,4],"comput":8,"concept":[1,2],"condit":[3,6],"configur":[2,5],"consider":2,"consumpt":6,"content":[0,7],"control":[2,3,4,5],"convent":0,"core":[6,7],"counter":5,"cours":8,"coverag":4,"critic":2,"csr":[2,3,5],"data":[1,5],"dc":6,"debug":[1,2,3,4,5],"decod":[2,3],"descript":[1,3,5,8],"design":[3,8],"detail":[3,5],"develop":8,"diagram":[1,3,6],"digit":6,"divid":3,"dma":2,"document":[0,8],"domain":2,"dtm":4,"educ":8,"electr":6,"element":3,"embed":8,"enabl":5,"environ":4,"environment":6,"error":2,"exampl":[2,5,6],"except":[2,5],"execut":[3,4],"extern":2,"exu":3,"featur":[1,2,4],"fetch":3,"figur":0,"file":3,"flow":2,"fpga":6,"function":[1,3,6],"futur":0,"gate":2,"glossari":0,"handl":[2,5],"hardwar":[4,8],"high":8,"histori":[0,1,2,3,4,5,6],"hw":3,"idu":3,"ifu":3,"implement":[4,6,7],"indic":7,"inform":[5,6],"input":6,"instruct":[1,3,5],"integr":1,"interfac":[1,2,3,4,6],"intern":0,"interprocessor":1,"interrupt":[1,2,5,6],"introduct":1,"jtag":[1,4,6],"kei":[1,2,3],"latenc":2,"level":[1,6,8],"list":[0,1,5],"load":3,"low":2,"lsu":3,"machin":[3,5],"manag":[0,1,2,3,4,5,6],"map":[2,5],"master":1,"materi":8,"maximum":6,"mcaus":5,"memori":[1,2,4,5,6],"mepc":5,"methodologi":8,"metric":4,"mie":5,"mode":[0,5],"model":8,"modul":[3,4],"mstatu":5,"mtvec":5,"multipli":3,"name":0,"note":6,"off":2,"onlin":8,"oper":[2,3,4,6],"optim":2,"order":2,"output":6,"overview":[0,1,2,3,4,5],"packag":[1,6],"pc":5,"perform":[2,5,6],"peripher":5,"physic":[2,5],"pin":1,"pipelin":[3,6],"plan":4,"pmp":[2,5],"point":2,"port":4,"power":[2,6],"privileg":0,"processor":[7,8],"product":1,"project":0,"protect":[2,5],"protocol":[2,8],"purpos":0,"qualiti":6,"rate":6,"read":8,"recommend":6,"refer":8,"referenc":0,"regist":[0,2,3,4,5],"relat":8,"reliabl":6,"remain":3,"requir":6,"reset":[1,2,3,5,6],"resourc":8,"respons":2,"revis":[0,1,2,3,4,5,6,8],"risc":[4,7,8],"rtl":6,"scope":0,"section":3,"secur":[2,8],"setup":5,"signal":[0,3],"singl":4,"soc":8,"softwar":1,"sourc":2,"space":5,"specif":[0,4,6,7,8],"standard":[1,8],"state":[2,3],"statu":[3,5],"step":4,"store":3,"strategi":[2,4],"structur":5,"summari":[1,2,3,4,5,6],"support":[2,4],"system":[1,2,5,8],"systemc":8,"tabl":[0,2,7],"tap":4,"techniqu":2,"technologi":1,"templat":6,"test":4,"textbook":8,"thermal":6,"thi":0,"time":6,"timer":5,"titl":3,"tool":8,"top":1,"trace":5,"trade":2,"transact":2,"transport":4,"trap":5,"type":2,"unit":[3,6],"univers":8,"us":1,"v":[2,4,7,8],"valu":5,"vector":[2,5],"verif":[4,8],"view":1,"voltag":3,"watchpoint":4,"wishbon":2}})