// Seed: 701725027
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5
);
  logic id_6;
  type_0 id_7 (
      .id_0((1) * 1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1 == 1),
      .id_4(1),
      .id_5((1'b0))
  );
  assign id_4 = id_6;
  logic
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28 = 1,
      id_29,
      id_30,
      id_31,
      id_32;
  type_1 id_33 (
      .id_0(1 << 1'b0),
      .id_1(id_32),
      .id_2(id_18 | id_16)
  );
  assign id_10 = id_15;
  initial id_5 = id_27;
  logic id_34;
endmodule
