
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Sep 25 15:07:23 2023
| Design       : top_rtc_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared       1310           1  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        377           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    103.9609 MHz        20.0000         9.6190         10.381
 DebugCore_JCLK             20.0000 MHz    115.8346 MHz        50.0000         8.6330         41.367
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.381       0.000              0           2239
 DebugCore_JCLK         DebugCore_JCLK              23.526       0.000              0           1177
 DebugCore_CAPTURE      DebugCore_JCLK              21.790       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           46.050       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.254       0.000              0           2239
 DebugCore_JCLK         DebugCore_JCLK               0.268       0.000              0           1177
 DebugCore_CAPTURE      DebugCore_JCLK              22.796       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            1.851       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.471       0.000              0            926
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.439       0.000              0            926
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1310
 DebugCore_JCLK                                     24.102       0.000              0            377
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.457       0.000              0           2239
 DebugCore_JCLK         DebugCore_JCLK              24.074       0.000              0           1177
 DebugCore_CAPTURE      DebugCore_JCLK              22.564       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           47.564       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0           2239
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           1177
 DebugCore_CAPTURE      DebugCore_JCLK              24.005       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            1.235       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.775       0.000              0            926
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.445       0.000              0            926
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0           1310
 DebugCore_JCLK                                     24.282       0.000              0            377
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.791         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.304       4.095 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       1.166       5.261         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.289       5.550 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.406       5.956         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.210       6.166 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.442       6.608         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y1                    td                    0.288       6.896 r       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1
                                   net (fanout=184)      0.627       7.523         u_lcd_rgb_char/u_lcd_display/N54 [4]
 CLMS_50_105/Y2                    td                    0.210       7.733 r       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.961       8.694         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.210       8.904 r       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.562       9.466         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.212       9.678 r       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.759      10.437         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.210      10.647 r       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.564      11.211         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.270      11.481 r       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.448      11.929         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.452      12.381 r       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.715      13.096         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.257      13.353 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.794      14.147         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_140/M3                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D

 Data arrival time                                                  14.147         Logic Levels: 9  
                                                                                   Logic: 2.608ns(29.350%), Route: 6.278ns(70.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.042      23.081         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.219      23.300 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.571      23.871         nt_lcd_clk       
 CLMA_62_140/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK
 clock pessimism                                         0.795      24.666                          
 clock uncertainty                                      -0.050      24.616                          

 Setup time                                             -0.088      24.528                          

 Data required time                                                 24.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.528                          
 Data arrival time                                                  14.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.791         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.304       4.095 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       1.166       5.261         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.289       5.550 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.406       5.956         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.210       6.166 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.442       6.608         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y1                    td                    0.288       6.896 r       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1
                                   net (fanout=184)      0.627       7.523         u_lcd_rgb_char/u_lcd_display/N54 [4]
 CLMS_50_105/Y2                    td                    0.210       7.733 r       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.961       8.694         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.210       8.904 r       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.562       9.466         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.212       9.678 r       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.759      10.437         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.210      10.647 r       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.564      11.211         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.270      11.481 r       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.448      11.929         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.452      12.381 r       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.715      13.096         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.257      13.353 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.794      14.147         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_141/M3                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D

 Data arrival time                                                  14.147         Logic Levels: 9  
                                                                                   Logic: 2.608ns(29.350%), Route: 6.278ns(70.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.042      23.081         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.219      23.300 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.571      23.871         nt_lcd_clk       
 CLMA_62_141/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK
 clock pessimism                                         0.795      24.666                          
 clock uncertainty                                      -0.050      24.616                          

 Setup time                                             -0.088      24.528                          

 Data required time                                                 24.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.528                          
 Data arrival time                                                  14.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.791         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.304       4.095 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       1.166       5.261         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.289       5.550 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.406       5.956         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.210       6.166 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.442       6.608         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y1                    td                    0.288       6.896 r       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y1
                                   net (fanout=184)      0.627       7.523         u_lcd_rgb_char/u_lcd_display/N54 [4]
 CLMS_50_105/Y2                    td                    0.210       7.733 r       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.961       8.694         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.210       8.904 r       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.562       9.466         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.212       9.678 r       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.759      10.437         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.210      10.647 r       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.564      11.211         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.270      11.481 r       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.448      11.929         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.452      12.381 r       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.715      13.096         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.259      13.355 r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.691      14.046         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_141/M1                                                            r       u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/D

 Data arrival time                                                  14.046         Logic Levels: 9  
                                                                                   Logic: 2.610ns(29.710%), Route: 6.175ns(70.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.042      23.081         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.219      23.300 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.571      23.871         nt_lcd_clk       
 CLMA_62_141/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[12]/opit_0_inv/CLK
 clock pessimism                                         0.795      24.666                          
 clock uncertainty                                      -0.050      24.616                          

 Setup time                                             -0.079      24.537                          

 Data required time                                                 24.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.537                          
 Data arrival time                                                  14.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.528
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.790       3.673         ntclkbufg_0      
 CLMA_90_125/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_125/Q1                    tco                   0.224       3.897 f       u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.328       4.225         u_CORES/u_debug_core_0/data_pipe[2] [75]
 CLMA_94_128/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.580%), Route: 0.328ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.122       4.528         ntclkbufg_0      
 CLMA_94_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       4.005                          
 clock uncertainty                                       0.000       4.005                          

 Hold time                                              -0.034       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/DA0[13]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.521
  Launch Clock Delay      :  3.677
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.794       3.677         ntclkbufg_0      
 CLMS_94_125/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/CLK

 CLMS_94_125/Q2                    tco                   0.224       3.901 f       u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0/Q
                                   net (fanout=1)        0.509       4.410         u_CORES/u_debug_core_0/DATA_ff[0] [75]
 DRM_106_128/DA0[13]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/DA0[13]

 Data arrival time                                                   4.410         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.559%), Route: 0.509ns(69.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.115       4.521         ntclkbufg_0      
 DRM_106_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       3.998                          
 clock uncertainty                                       0.000       3.998                          

 Hold time                                               0.156       4.154                          

 Data required time                                                  4.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.154                          
 Data arrival time                                                   4.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/ADA0[12]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.493
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.759       3.642         ntclkbufg_0      
 CLMA_130_152/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_152/Q0                   tco                   0.226       3.868 r       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.529       4.397         u_CORES/u_debug_core_0/ram_wadr [8]
 DRM_106_148/ADA0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/ADA0[12]

 Data arrival time                                                   4.397         Logic Levels: 0  
                                                                                   Logic: 0.226ns(29.934%), Route: 0.529ns(70.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.087       4.493         ntclkbufg_0      
 DRM_106_148/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       3.970                          
 clock uncertainty                                       0.000       3.970                          

 Hold time                                               0.165       4.135                          

 Data required time                                                  4.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.135                          
 Data arrival time                                                   4.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.750
  Clock Pessimism Removal :  0.329

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.127       4.750         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.289       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.638       5.677         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_132/B1                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.677         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.176%), Route: 0.638ns(68.824%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803      29.097         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.329      29.426                          
 clock uncertainty                                      -0.050      29.376                          

 Setup time                                             -0.173      29.203                          

 Data required time                                                 29.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.203                          
 Data arrival time                                                   5.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.750
  Clock Pessimism Removal :  0.329

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.127       4.750         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.289       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.638       5.677         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_133/D0                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.677         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.176%), Route: 0.638ns(68.824%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803      29.097         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.329      29.426                          
 clock uncertainty                                      -0.050      29.376                          

 Setup time                                             -0.157      29.219                          

 Data required time                                                 29.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.219                          
 Data arrival time                                                   5.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.750
  Clock Pessimism Removal :  0.329

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.127       4.750         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.289       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.622       5.661         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_133/B1                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.723%), Route: 0.622ns(68.277%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803      29.097         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.329      29.426                          
 clock uncertainty                                      -0.050      29.376                          

 Setup time                                             -0.173      29.203                          

 Data required time                                                 29.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.203                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.976
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.790       3.976         ntclkbufg_1      
 CLMA_126_132/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_126_132/Q3                   tco                   0.221       4.197 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.357       4.554         u_CORES/u_jtag_hub/shift_data [5]
 CLMS_122_137/A4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.554         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.235%), Route: 0.357ns(61.765%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.135       4.758         ntclkbufg_1      
 CLMS_122_137/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.321                          
 clock uncertainty                                       0.000       4.321                          

 Hold time                                              -0.035       4.286                          

 Data required time                                                  4.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.286                          
 Data arrival time                                                   4.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.752
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.776       3.962         ntclkbufg_1      
 CLMA_130_141/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_141/Q2                   tco                   0.224       4.186 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.365       4.551         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]
 CLMS_122_141/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.551         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.031%), Route: 0.365ns(61.969%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.129       4.752         ntclkbufg_1      
 CLMS_122_141/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.315                          
 clock uncertainty                                       0.000       4.315                          

 Hold time                                              -0.035       4.280                          

 Data required time                                                  4.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.280                          
 Data arrival time                                                   4.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  3.975
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.789       3.975         ntclkbufg_1      
 CLMS_122_141/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK

 CLMS_122_141/Q2                   tco                   0.224       4.199 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.253       4.452         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]
 CLMA_130_141/C1                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.452         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.960%), Route: 0.253ns(53.040%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.115       4.738         ntclkbufg_1      
 CLMA_130_141/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.301                          
 clock uncertainty                                       0.000       4.301                          

 Hold time                                              -0.121       4.180                          

 Data required time                                                  4.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.180                          
 Data arrival time                                                   4.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.657      27.657         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.288      27.945 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.594      28.539         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.478      29.017 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.414      29.431         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.341      29.772 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.272      30.044         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.303      30.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.406      30.753         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.210      30.963 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.421      31.384         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_114_144/Y0                   td                    0.210      31.594 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.406      32.000         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1124
 CLMA_110_144/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.000         Logic Levels: 5  
                                                                                   Logic: 1.830ns(42.137%), Route: 2.513ns(57.863%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.774      53.960         ntclkbufg_1      
 CLMA_110_144/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.960                          
 clock uncertainty                                      -0.050      53.910                          

 Setup time                                             -0.120      53.790                          

 Data required time                                                 53.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.790                          
 Data arrival time                                                  32.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.657      27.657         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.288      27.945 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.594      28.539         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.478      29.017 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.414      29.431         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.341      29.772 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.272      30.044         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.303      30.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.406      30.753         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.210      30.963 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.421      31.384         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_114_144/Y1                   td                    0.212      31.596 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.269      31.865         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1126
 CLMS_110_145/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.865         Logic Levels: 5  
                                                                                   Logic: 1.832ns(43.536%), Route: 2.376ns(56.464%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.774      53.960         ntclkbufg_1      
 CLMS_110_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.960                          
 clock uncertainty                                      -0.050      53.910                          

 Setup time                                             -0.120      53.790                          

 Data required time                                                 53.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.790                          
 Data arrival time                                                  31.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.657      27.657         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.288      27.945 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.594      28.539         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.478      29.017 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.414      29.431         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.341      29.772 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.272      30.044         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.303      30.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.406      30.753         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.210      30.963 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.552      31.515         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_110_136/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.515         Logic Levels: 4  
                                                                                   Logic: 1.620ns(41.991%), Route: 2.238ns(58.009%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.785      53.971         ntclkbufg_1      
 CLMA_110_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.971                          
 clock uncertainty                                      -0.050      53.921                          

 Setup time                                             -0.123      53.798                          

 Data required time                                                 53.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.798                          
 Data arrival time                                                  31.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.520  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.754
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234      27.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_137/Q0                   tco                   0.222      27.456 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.197      27.653         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_118_136/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.653         Logic Levels: 0  
                                                                                   Logic: 0.222ns(52.983%), Route: 0.197ns(47.017%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.131       4.754         ntclkbufg_1      
 CLMA_118_136/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.754                          
 clock uncertainty                                       0.050       4.804                          

 Hold time                                               0.053       4.857                          

 Data required time                                                  4.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.857                          
 Data arrival time                                                  27.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.747
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234      27.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.226      27.460 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.259      27.719         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_110_137/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.719         Logic Levels: 0  
                                                                                   Logic: 0.226ns(46.598%), Route: 0.259ns(53.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.124       4.747         ntclkbufg_1      
 CLMS_110_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.747                          
 clock uncertainty                                       0.050       4.797                          

 Hold time                                              -0.014       4.783                          

 Data required time                                                  4.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.783                          
 Data arrival time                                                  27.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.747
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234      27.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_118_137/Q2                   tco                   0.224      27.458 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.344      27.802         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_110_137/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.802         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.437%), Route: 0.344ns(60.563%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.124       4.747         ntclkbufg_1      
 CLMS_110_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.747                          
 clock uncertainty                                       0.050       4.797                          

 Hold time                                               0.053       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                  27.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.147      79.838         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.286      80.124 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.393      80.517         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.517         Logic Levels: 0  
                                                                                   Logic: 0.286ns(42.121%), Route: 0.393ns(57.879%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234     127.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.234                          
 clock uncertainty                                      -0.050     127.184                          

 Setup time                                             -0.617     126.567                          

 Data required time                                                126.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.567                          
 Data arrival time                                                  80.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.147      79.838         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.286      80.124 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.393      80.517         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.517         Logic Levels: 0  
                                                                                   Logic: 0.286ns(42.121%), Route: 0.393ns(57.879%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234     127.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.234                          
 clock uncertainty                                      -0.050     127.184                          

 Setup time                                             -0.617     126.567                          

 Data required time                                                126.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.567                          
 Data arrival time                                                  80.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      2.147      79.838         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.286      80.124 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.393      80.517         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.517         Logic Levels: 0  
                                                                                   Logic: 0.286ns(42.121%), Route: 0.393ns(57.879%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.234     127.234         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.234                          
 clock uncertainty                                      -0.050     127.184                          

 Setup time                                             -0.617     126.567                          

 Data required time                                                126.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.567                          
 Data arrival time                                                  80.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.669
  Launch Clock Delay      :  4.097
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803     129.097         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_132/Q0                   tco                   0.222     129.319 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     129.546         u_CORES/id_o [4] 
 CLMS_114_133/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.546         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.669     127.669         u_CORES/capt_o   
 CLMS_114_133/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.669                          
 clock uncertainty                                       0.050     127.719                          

 Hold time                                              -0.024     127.695                          

 Data required time                                                127.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.695                          
 Data arrival time                                                 129.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.657
  Launch Clock Delay      :  4.097
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803     129.097         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_132/Q0                   tco                   0.222     129.319 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     129.546         u_CORES/id_o [4] 
 CLMA_118_137/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.546         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.657     127.657         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.657                          
 clock uncertainty                                       0.050     127.707                          

 Hold time                                              -0.024     127.683                          

 Data required time                                                127.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.683                          
 Data arrival time                                                 129.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.669
  Launch Clock Delay      :  4.097
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.803     129.097         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q1                   tco                   0.224     129.321 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.337     129.658         u_CORES/id_o [2] 
 CLMS_114_133/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.658         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.929%), Route: 0.337ns(60.071%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.669     127.669         u_CORES/capt_o   
 CLMS_114_133/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.669                          
 clock uncertainty                                       0.050     127.719                          

 Hold time                                              -0.024     127.695                          

 Data required time                                                127.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.695                          
 Data arrival time                                                 129.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.626
  Launch Clock Delay      :  4.504
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.098       4.504         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.289       4.793 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      1.416       6.209         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.147       6.356 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.356         ntR82            
 CLMA_94_88/RSCO                   td                    0.147       6.503 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.503         ntR81            
 CLMA_94_92/RSCO                   td                    0.147       6.650 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.650         ntR80            
 CLMA_94_96/RSCO                   td                    0.147       6.797 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.797         ntR79            
 CLMA_94_100/RSCO                  td                    0.147       6.944 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.944         ntR78            
 CLMA_94_104/RSCO                  td                    0.147       7.091 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR77            
 CLMA_94_108/RSCO                  td                    0.147       7.238 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.238         ntR76            
 CLMA_94_112/RSCO                  td                    0.147       7.385 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.385         ntR75            
 CLMA_94_116/RSCO                  td                    0.147       7.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.532         ntR74            
 CLMA_94_120/RSCO                  td                    0.147       7.679 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR73            
 CLMA_94_124/RSCO                  td                    0.147       7.826 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.826         ntR72            
 CLMA_94_128/RSCO                  td                    0.147       7.973 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR71            
 CLMA_94_132/RSCO                  td                    0.147       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.120         ntR70            
 CLMA_94_136/RSCO                  td                    0.147       8.267 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.267         ntR69            
 CLMA_94_140/RSCO                  td                    0.147       8.414 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.414         ntR68            
 CLMA_94_144/RSCO                  td                    0.147       8.561 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.561         ntR67            
 CLMA_94_148/RSCO                  td                    0.147       8.708 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.708         ntR66            
 CLMA_94_152/RSCO                  td                    0.147       8.855 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.855         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.855         Logic Levels: 18 
                                                                                   Logic: 2.935ns(67.456%), Route: 1.416ns(32.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.743      23.626         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.376                          
 clock uncertainty                                      -0.050      24.326                          

 Recovery time                                           0.000      24.326                          

 Data required time                                                 24.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.326                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.626
  Launch Clock Delay      :  4.504
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.098       4.504         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.289       4.793 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      1.416       6.209         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.147       6.356 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.356         ntR82            
 CLMA_94_88/RSCO                   td                    0.147       6.503 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.503         ntR81            
 CLMA_94_92/RSCO                   td                    0.147       6.650 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.650         ntR80            
 CLMA_94_96/RSCO                   td                    0.147       6.797 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.797         ntR79            
 CLMA_94_100/RSCO                  td                    0.147       6.944 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.944         ntR78            
 CLMA_94_104/RSCO                  td                    0.147       7.091 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR77            
 CLMA_94_108/RSCO                  td                    0.147       7.238 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.238         ntR76            
 CLMA_94_112/RSCO                  td                    0.147       7.385 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.385         ntR75            
 CLMA_94_116/RSCO                  td                    0.147       7.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.532         ntR74            
 CLMA_94_120/RSCO                  td                    0.147       7.679 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR73            
 CLMA_94_124/RSCO                  td                    0.147       7.826 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.826         ntR72            
 CLMA_94_128/RSCO                  td                    0.147       7.973 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR71            
 CLMA_94_132/RSCO                  td                    0.147       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.120         ntR70            
 CLMA_94_136/RSCO                  td                    0.147       8.267 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.267         ntR69            
 CLMA_94_140/RSCO                  td                    0.147       8.414 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.414         ntR68            
 CLMA_94_144/RSCO                  td                    0.147       8.561 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.561         ntR67            
 CLMA_94_148/RSCO                  td                    0.147       8.708 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.708         ntR66            
 CLMA_94_152/RSCO                  td                    0.147       8.855 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.855         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.855         Logic Levels: 18 
                                                                                   Logic: 2.935ns(67.456%), Route: 1.416ns(32.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.743      23.626         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.376                          
 clock uncertainty                                      -0.050      24.326                          

 Recovery time                                           0.000      24.326                          

 Data required time                                                 24.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.326                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.626
  Launch Clock Delay      :  4.504
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.098       4.504         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.289       4.793 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      1.416       6.209         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.147       6.356 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.356         ntR82            
 CLMA_94_88/RSCO                   td                    0.147       6.503 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.503         ntR81            
 CLMA_94_92/RSCO                   td                    0.147       6.650 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.650         ntR80            
 CLMA_94_96/RSCO                   td                    0.147       6.797 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.797         ntR79            
 CLMA_94_100/RSCO                  td                    0.147       6.944 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.944         ntR78            
 CLMA_94_104/RSCO                  td                    0.147       7.091 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.091         ntR77            
 CLMA_94_108/RSCO                  td                    0.147       7.238 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.238         ntR76            
 CLMA_94_112/RSCO                  td                    0.147       7.385 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.385         ntR75            
 CLMA_94_116/RSCO                  td                    0.147       7.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.532         ntR74            
 CLMA_94_120/RSCO                  td                    0.147       7.679 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR73            
 CLMA_94_124/RSCO                  td                    0.147       7.826 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.826         ntR72            
 CLMA_94_128/RSCO                  td                    0.147       7.973 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR71            
 CLMA_94_132/RSCO                  td                    0.147       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.120         ntR70            
 CLMA_94_136/RSCO                  td                    0.147       8.267 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.267         ntR69            
 CLMA_94_140/RSCO                  td                    0.147       8.414 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.414         ntR68            
 CLMA_94_144/RSCO                  td                    0.147       8.561 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.561         ntR67            
 CLMA_94_148/RSCO                  td                    0.147       8.708 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.708         ntR66            
 CLMA_94_152/RSCO                  td                    0.147       8.855 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.855         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.855         Logic Levels: 18 
                                                                                   Logic: 2.935ns(67.456%), Route: 1.416ns(32.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.743      23.626         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.376                          
 clock uncertainty                                      -0.050      24.326                          

 Recovery time                                           0.000      24.326                          

 Data required time                                                 24.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.326                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.759       3.642         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.222       3.864 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.466       4.330         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.105       4.435 r       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.435         ntR120           
 CLMS_70_125/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS

 Data arrival time                                                   4.435         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.236%), Route: 0.466ns(58.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.113       4.519         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK
 clock pessimism                                        -0.523       3.996                          
 clock uncertainty                                       0.000       3.996                          

 Removal time                                            0.000       3.996                          

 Data required time                                                  3.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.996                          
 Data arrival time                                                   4.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.759       3.642         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.222       3.864 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.466       4.330         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.105       4.435 r       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.435         ntR120           
 CLMS_70_125/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS

 Data arrival time                                                   4.435         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.236%), Route: 0.466ns(58.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.113       4.519         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK
 clock pessimism                                        -0.523       3.996                          
 clock uncertainty                                       0.000       3.996                          

 Removal time                                            0.000       3.996                          

 Data required time                                                  3.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.996                          
 Data arrival time                                                   4.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.759       3.642         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.222       3.864 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.466       4.330         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.105       4.435 r       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.435         ntR120           
 CLMS_70_125/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS

 Data arrival time                                                   4.435         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.236%), Route: 0.466ns(58.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.113       4.519         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK
 clock pessimism                                        -0.523       3.996                          
 clock uncertainty                                       0.000       3.996                          

 Removal time                                            0.000       3.996                          

 Data required time                                                  3.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.996                          
 Data arrival time                                                   4.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     2.114       4.520         ntclkbufg_0      
 CLMA_26_137/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_137/Q1                    tco                   0.291       4.811 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.267       5.078         u_lcd_rgb_char/lcd_id [4]
 CLMA_30_136/Y2                    td                    0.341       5.419 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.235       5.654         u_lcd_rgb_char/u_clk_div/_N4720
 CLMA_30_136/Y1                    td                    0.197       5.851 f       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.381       6.232         u_lcd_rgb_char/u_clk_div/_N6027
 CLMS_30_141/Y0                    td                    0.490       6.722 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.670       7.392         u_lcd_rgb_char/u_clk_div/_N4094
 CLMS_30_141/Y1                    td                    0.468       7.860 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.664       8.524         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.139       8.663 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.663         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    3.056      11.719 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      11.765         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                  11.765         Logic Levels: 6  
                                                                                   Logic: 4.982ns(68.765%), Route: 2.263ns(31.235%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.791         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.304       4.095 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.738       4.833         nt_lcd_clk       
 CLMA_42_156/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_156/Q3                    tco                   0.288       5.121 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=26)       1.026       6.147         nt_lcd_de        
 CLMA_62_117/Y0                    td                    0.294       6.441 f       u_lcd_rgb_char/u_lcd_driver/N0[5]/gateop_perm/Z
                                   net (fanout=1)        1.192       7.633         u_lcd_rgb_char/lcd_rgb_o [5]
 IOL_7_93/DO                       td                    0.139       7.772 f       u_lcd_rgb_char.lcd_rgb_tri[5]/opit_1/O
                                   net (fanout=1)        0.000       7.772         u_lcd_rgb_char.lcd_rgb_tri[5]/ntO
 IOBS_0_92/PAD                     td                    3.056      10.828 f       u_lcd_rgb_char.lcd_rgb_tri[5]/opit_0/O
                                   net (fanout=1)        0.056      10.884         nt_lcd_rgb[5]    
 K2                                                                        f       lcd_rgb[5] (port)

 Data arrival time                                                  10.884         Logic Levels: 3  
                                                                                   Logic: 3.777ns(62.419%), Route: 2.274ns(37.581%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.791         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.304       4.095 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.738       4.833         nt_lcd_clk       
 CLMA_42_156/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_156/Q3                    tco                   0.286       5.119 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=26)       0.792       5.911         nt_lcd_de        
 CLMA_50_120/Y0                    td                    0.493       6.404 f       u_lcd_rgb_char/u_lcd_driver/N0[4]/gateop_perm/Z
                                   net (fanout=1)        1.194       7.598         u_lcd_rgb_char/lcd_rgb_o [4]
 IOL_7_94/DO                       td                    0.139       7.737 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/O
                                   net (fanout=1)        0.000       7.737         u_lcd_rgb_char.lcd_rgb_tri[4]/ntO
 IOBS_0_93/PAD                     td                    3.056      10.793 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.060      10.853         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                  10.853         Logic Levels: 3  
                                                                                   Logic: 3.974ns(66.013%), Route: 2.046ns(33.987%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.555       1.597         _N1              
 CLMA_26_137/C0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.597         Logic Levels: 2  
                                                                                   Logic: 0.995ns(62.304%), Route: 0.602ns(37.696%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.565       1.607         _N1              
 CLMA_26_137/D4                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.607         Logic Levels: 2  
                                                                                   Logic: 0.995ns(61.917%), Route: 0.612ns(38.083%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.571       1.613         _N1              
 CLMA_26_137/A1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.613         Logic Levels: 2  
                                                                                   Logic: 0.995ns(61.686%), Route: 0.618ns(38.314%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_106_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_106_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_106_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_106_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_106_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  3.526
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.471       2.579         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.234       2.813 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.713       3.526         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.221       3.747 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.258       4.005         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.162       4.167 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.265       4.432         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y0                    td                    0.226       4.658 f       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0
                                   net (fanout=336)      0.324       4.982         u_lcd_rgb_char/u_lcd_display/N54 [3]
 CLMS_50_105/Y2                    td                    0.227       5.209 f       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.670       5.879         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.150       6.029 f       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.372       6.401         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.151       6.552 f       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.487       7.039         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.150       7.189 f       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.371       7.560         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.214       7.774 f       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.273       8.047         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.347       8.394 f       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.473       8.867         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.198       9.065 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.541       9.606         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_140/M3                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/D

 Data arrival time                                                   9.606         Logic Levels: 9  
                                                                                   Logic: 2.046ns(33.651%), Route: 4.034ns(66.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.332      22.176         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.177      22.353 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.368      22.721         nt_lcd_clk       
 CLMA_62_140/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[3]/opit_0_inv/CLK
 clock pessimism                                         0.460      23.181                          
 clock uncertainty                                      -0.050      23.131                          

 Setup time                                             -0.068      23.063                          

 Data required time                                                 23.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.063                          
 Data arrival time                                                   9.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  3.526
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.471       2.579         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.234       2.813 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.713       3.526         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.221       3.747 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.258       4.005         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.162       4.167 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.265       4.432         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y0                    td                    0.226       4.658 f       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0
                                   net (fanout=336)      0.324       4.982         u_lcd_rgb_char/u_lcd_display/N54 [3]
 CLMS_50_105/Y2                    td                    0.227       5.209 f       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.670       5.879         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.150       6.029 f       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.372       6.401         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.151       6.552 f       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.487       7.039         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.150       7.189 f       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.371       7.560         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.214       7.774 f       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.273       8.047         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.347       8.394 f       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.473       8.867         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.198       9.065 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.541       9.606         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_141/M3                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/D

 Data arrival time                                                   9.606         Logic Levels: 9  
                                                                                   Logic: 2.046ns(33.651%), Route: 4.034ns(66.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.332      22.176         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.177      22.353 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.368      22.721         nt_lcd_clk       
 CLMA_62_141/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[16]/opit_0_inv/CLK
 clock pessimism                                         0.460      23.181                          
 clock uncertainty                                      -0.050      23.131                          

 Setup time                                             -0.068      23.063                          

 Data required time                                                 23.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.063                          
 Data arrival time                                                   9.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  3.526
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.471       2.579         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.234       2.813 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.713       3.526         nt_lcd_clk       
 CLMA_62_104/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_104/Q0                    tco                   0.221       3.747 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.258       4.005         u_lcd_rgb_char/pixel_ypos [0]
 CLMA_62_100/Y2                    td                    0.162       4.167 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/gateop_perm/Z
                                   net (fanout=2)        0.265       4.432         u_lcd_rgb_char/pixel_ypos[0]_inv
 CLMA_62_108/Y0                    td                    0.226       4.658 f       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_1/gateop_A2/Y0
                                   net (fanout=336)      0.324       4.982         u_lcd_rgb_char/u_lcd_display/N54 [3]
 CLMS_50_105/Y2                    td                    0.227       5.209 f       u_lcd_rgb_char/u_lcd_display/N410_65[0]_1/gateop_perm/Z
                                   net (fanout=31)       0.670       5.879         u_lcd_rgb_char/u_lcd_display/_N4678
 CLMS_66_141/Y2                    td                    0.150       6.029 f       u_lcd_rgb_char/u_lcd_display/N410_39[1]/gateop_perm/Z
                                   net (fanout=2)        0.372       6.401         u_lcd_rgb_char/u_lcd_display/_N2492
 CLMA_70_140/Y1                    td                    0.151       6.552 f       u_lcd_rgb_char/u_lcd_display/N410_50[1]/gateop_perm/Z
                                   net (fanout=1)        0.487       7.039         u_lcd_rgb_char/u_lcd_display/_N2558
 CLMA_50_128/Y2                    td                    0.150       7.189 f       u_lcd_rgb_char/u_lcd_display/N410_52[1]/gateop_perm/Z
                                   net (fanout=1)        0.371       7.560         u_lcd_rgb_char/u_lcd_display/_N2570
 CLMA_50_132/Y6CD                  td                    0.214       7.774 f       u_lcd_rgb_char/u_lcd_display/N4880_15_muxf6/F
                                   net (fanout=1)        0.273       8.047         u_lcd_rgb_char/u_lcd_display/_N5972
 CLMA_50_124/Y6CD                  td                    0.347       8.394 f       u_lcd_rgb_char/u_lcd_display/N4880_13_muxf6/F
                                   net (fanout=1)        0.473       8.867         u_lcd_rgb_char/u_lcd_display/N4880 [0]
 CLMS_50_129/Y6AB                  td                    0.198       9.065 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX8TO1Q/F
                                   net (fanout=23)       0.441       9.506         u_lcd_rgb_char/u_lcd_display/N4872 [0]
 CLMA_62_140/M0                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/D

 Data arrival time                                                   9.506         Logic Levels: 9  
                                                                                   Logic: 2.046ns(34.214%), Route: 3.934ns(65.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.332      22.176         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.177      22.353 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.368      22.721         nt_lcd_clk       
 CLMA_62_140/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[2]/opit_0_inv/CLK
 clock pessimism                                         0.460      23.181                          
 clock uncertainty                                      -0.050      23.131                          

 Setup time                                             -0.068      23.063                          

 Data required time                                                 23.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.063                          
 Data arrival time                                                   9.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.277
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.991       2.277         ntclkbufg_0      
 CLMA_102_161/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK

 CLMA_102_161/Q2                   tco                   0.180       2.457 f       u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/Q
                                   net (fanout=1)        0.058       2.515         u_CORES/u_debug_core_0/trig0_d2 [11]
 CLMA_102_160/A4                                                           f       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.515         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.111       2.691         ntclkbufg_0      
 CLMA_102_160/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.293                          
 clock uncertainty                                       0.000       2.293                          

 Hold time                                              -0.029       2.264                          

 Data required time                                                  2.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.264                          
 Data arrival time                                                   2.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.666
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.967       2.253         ntclkbufg_0      
 CLMA_62_93/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/CLK

 CLMA_62_93/Q1                     tco                   0.180       2.433 f       u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/Q
                                   net (fanout=1)        0.058       2.491         u_CORES/u_debug_core_0/trig0_d2 [46]
 CLMA_62_92/C4                                                             f       u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.491         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.086       2.666         ntclkbufg_0      
 CLMA_62_92/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.268                          
 clock uncertainty                                       0.000       2.268                          

 Hold time                                              -0.028       2.240                          

 Data required time                                                  2.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.240                          
 Data arrival time                                                   2.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.669
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.969       2.255         ntclkbufg_0      
 CLMA_70_156/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/CLK

 CLMA_70_156/Q2                    tco                   0.180       2.435 f       u_CORES/u_debug_core_0/trig0_d2[88]/opit_0/Q
                                   net (fanout=1)        0.058       2.493         u_CORES/u_debug_core_0/trig0_d2 [88]
 CLMS_70_157/A4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.089       2.669         ntclkbufg_0      
 CLMS_70_157/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.271                          
 clock uncertainty                                       0.000       2.271                          

 Hold time                                              -0.029       2.242                          

 Data required time                                                  2.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.242                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  2.671
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.145       2.671         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.221       2.892 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.391       3.283         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_132/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.283         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.111%), Route: 0.391ns(63.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030      27.586         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.030      27.556                          
 clock uncertainty                                      -0.050      27.506                          

 Setup time                                             -0.149      27.357                          

 Data required time                                                 27.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.357                          
 Data arrival time                                                   3.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  2.671
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.145       2.671         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.221       2.892 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.381       3.273         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_133/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.273         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.711%), Route: 0.381ns(63.289%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030      27.586         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.030      27.556                          
 clock uncertainty                                      -0.050      27.506                          

 Setup time                                             -0.149      27.357                          

 Data required time                                                 27.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.357                          
 Data arrival time                                                   3.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  2.671
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.145       2.671         ntclkbufg_1      
 CLMA_130_132/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_132/Q0                   tco                   0.221       2.892 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.391       3.283         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_133/D0                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.283         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.111%), Route: 0.391ns(63.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030      27.586         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.030      27.556                          
 clock uncertainty                                      -0.050      27.506                          

 Setup time                                             -0.127      27.379                          

 Data required time                                                 27.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.379                          
 Data arrival time                                                   3.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      0.994       2.339         ntclkbufg_1      
 CLMA_90_97/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_97/Q0                     tco                   0.179       2.518 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.577         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147]
 CLMA_90_96/B4                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.577         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.114       2.640         ntclkbufg_1      
 CLMA_90_96/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.355                          
 clock uncertainty                                       0.000       2.355                          

 Hold time                                              -0.029       2.326                          

 Data required time                                                  2.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.326                          
 Data arrival time                                                   2.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      0.995       2.340         ntclkbufg_1      
 CLMA_102_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_102_156/Q2                   tco                   0.180       2.520 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.059       2.579         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7]
 CLMA_102_157/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   2.579         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.115       2.641         ntclkbufg_1      
 CLMA_102_157/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.285       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Hold time                                              -0.029       2.327                          

 Data required time                                                  2.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.327                          
 Data arrival time                                                   2.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.653
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.007       2.352         ntclkbufg_1      
 CLMA_90_108/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_108/Q2                    tco                   0.180       2.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.591         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126]
 CLMA_90_109/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.591         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.127       2.653         ntclkbufg_1      
 CLMA_90_109/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.367                          
 clock uncertainty                                       0.000       2.367                          

 Hold time                                              -0.029       2.338                          

 Data required time                                                  2.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.338                          
 Data arrival time                                                   2.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.360
  Launch Clock Delay      :  1.645
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.645      26.645         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.220      26.865 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.372      27.237         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.378      27.615 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.267      27.882         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.264      28.146 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.183      28.329         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.243      28.572 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.258      28.830         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.150      28.980 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.269      29.249         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_114_144/Y0                   td                    0.162      29.411 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.243      29.654         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1124
 CLMA_110_144/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.654         Logic Levels: 5  
                                                                                   Logic: 1.417ns(47.092%), Route: 1.592ns(52.908%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.015      52.360         ntclkbufg_1      
 CLMA_110_144/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.360                          
 clock uncertainty                                      -0.050      52.310                          

 Setup time                                             -0.092      52.218                          

 Data required time                                                 52.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.218                          
 Data arrival time                                                  29.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.360
  Launch Clock Delay      :  1.645
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.645      26.645         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.220      26.865 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.372      27.237         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.378      27.615 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.267      27.882         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.264      28.146 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.183      28.329         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.243      28.572 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.258      28.830         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.150      28.980 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.273      29.253         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_114_144/Y1                   td                    0.162      29.415 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.162      29.577         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1126
 CLMS_110_145/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.577         Logic Levels: 5  
                                                                                   Logic: 1.417ns(48.329%), Route: 1.515ns(51.671%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.015      52.360         ntclkbufg_1      
 CLMS_110_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.360                          
 clock uncertainty                                      -0.050      52.310                          

 Setup time                                             -0.092      52.218                          

 Data required time                                                 52.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.218                          
 Data arrival time                                                  29.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.368
  Launch Clock Delay      :  1.645
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.645      26.645         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.220      26.865 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.372      27.237         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_114_145/Y0                   td                    0.378      27.615 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.267      27.882         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_114_140/Y2                   td                    0.264      28.146 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N527/gateop_perm/Z
                                   net (fanout=14)       0.183      28.329         u_CORES/u_debug_core_0/u_rd_addr_gen/N527
 CLMA_114_144/Y3                   td                    0.243      28.572 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_5/gateop_perm/Z
                                   net (fanout=1)        0.258      28.830         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_114_140/Y0                   td                    0.162      28.992 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N513_14_3/gateop_perm/Z
                                   net (fanout=8)        0.331      29.323         u_CORES/u_debug_core_0/u_rd_addr_gen/_N101
 CLMA_110_136/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.323         Logic Levels: 4  
                                                                                   Logic: 1.267ns(47.311%), Route: 1.411ns(52.689%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.023      52.368         ntclkbufg_1      
 CLMA_110_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.368                          
 clock uncertainty                                      -0.050      52.318                          

 Setup time                                             -0.094      52.224                          

 Data required time                                                 52.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.224                          
 Data arrival time                                                  29.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  1.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453      26.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_137/Q0                   tco                   0.179      26.632 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.139      26.771         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_118_136/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.771         Logic Levels: 0  
                                                                                   Logic: 0.179ns(56.289%), Route: 0.139ns(43.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.150       2.676         ntclkbufg_1      
 CLMA_118_136/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.676                          
 clock uncertainty                                       0.050       2.726                          

 Hold time                                               0.040       2.766                          

 Data required time                                                  2.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.766                          
 Data arrival time                                                  26.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.670
  Launch Clock Delay      :  1.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453      26.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_118_137/Q3                   tco                   0.182      26.635 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.166      26.801         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_110_137/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.801         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.299%), Route: 0.166ns(47.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.144       2.670         ntclkbufg_1      
 CLMS_110_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.670                          
 clock uncertainty                                       0.050       2.720                          

 Hold time                                              -0.011       2.709                          

 Data required time                                                  2.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.709                          
 Data arrival time                                                  26.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.670
  Launch Clock Delay      :  1.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453      26.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_118_137/Q2                   tco                   0.183      26.636 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.219      26.855         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_110_137/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.855         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.522%), Route: 0.219ns(54.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.144       2.670         ntclkbufg_1      
 CLMS_110_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.670                          
 clock uncertainty                                       0.050       2.720                          

 Hold time                                               0.034       2.754                          

 Data required time                                                  2.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.754                          
 Data arrival time                                                  26.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.453
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.155      77.882         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.220      78.102 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      78.363         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.363         Logic Levels: 0  
                                                                                   Logic: 0.220ns(45.738%), Route: 0.261ns(54.262%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453     126.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.453                          
 clock uncertainty                                      -0.050     126.403                          

 Setup time                                             -0.476     125.927                          

 Data required time                                                125.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.927                          
 Data arrival time                                                  78.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.453
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.155      77.882         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.220      78.102 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      78.363         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.363         Logic Levels: 0  
                                                                                   Logic: 0.220ns(45.738%), Route: 0.261ns(54.262%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453     126.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.453                          
 clock uncertainty                                      -0.050     126.403                          

 Setup time                                             -0.476     125.927                          

 Data required time                                                125.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.927                          
 Data arrival time                                                  78.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.453
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.155      77.882         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q3                   tco                   0.220      78.102 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      78.363         u_CORES/conf_sel [0]
 CLMA_118_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.363         Logic Levels: 0  
                                                                                   Logic: 0.220ns(45.738%), Route: 0.261ns(54.262%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453     126.453         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.453                          
 clock uncertainty                                      -0.050     126.403                          

 Setup time                                             -0.476     125.927                          

 Data required time                                                125.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.927                          
 Data arrival time                                                  78.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.653
  Launch Clock Delay      :  2.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030     127.586         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_132/Q0                   tco                   0.200     127.786 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141     127.927         u_CORES/id_o [4] 
 CLMS_114_133/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.927         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.651%), Route: 0.141ns(41.349%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.653     126.653         u_CORES/capt_o   
 CLMS_114_133/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.653                          
 clock uncertainty                                       0.050     126.703                          

 Hold time                                              -0.011     126.692                          

 Data required time                                                126.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.692                          
 Data arrival time                                                 127.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.941  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.645
  Launch Clock Delay      :  2.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030     127.586         ntclkbufg_1      
 CLMA_118_132/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_132/Q0                   tco                   0.200     127.786 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141     127.927         u_CORES/id_o [4] 
 CLMA_118_137/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.927         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.651%), Route: 0.141ns(41.349%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.645     126.645         u_CORES/capt_o   
 CLMA_118_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.645                          
 clock uncertainty                                       0.050     126.695                          

 Hold time                                              -0.011     126.684                          

 Data required time                                                126.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.684                          
 Data arrival time                                                 127.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.653
  Launch Clock Delay      :  2.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=377)      1.030     127.586         ntclkbufg_1      
 CLMA_118_133/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q1                   tco                   0.201     127.787 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.210     127.997         u_CORES/id_o [2] 
 CLMS_114_133/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 127.997         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.905%), Route: 0.210ns(51.095%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.653     126.653         u_CORES/capt_o   
 CLMS_114_133/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.653                          
 clock uncertainty                                       0.050     126.703                          

 Hold time                                              -0.011     126.692                          

 Data required time                                                126.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.692                          
 Data arrival time                                                 127.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.116       2.696         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.223       2.919 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.855       3.774         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.113       3.887 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.887         ntR82            
 CLMA_94_88/RSCO                   td                    0.113       4.000 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.000         ntR81            
 CLMA_94_92/RSCO                   td                    0.113       4.113 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.113         ntR80            
 CLMA_94_96/RSCO                   td                    0.113       4.226 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.226         ntR79            
 CLMA_94_100/RSCO                  td                    0.113       4.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.339         ntR78            
 CLMA_94_104/RSCO                  td                    0.113       4.452 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.452         ntR77            
 CLMA_94_108/RSCO                  td                    0.113       4.565 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.565         ntR76            
 CLMA_94_112/RSCO                  td                    0.113       4.678 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.678         ntR75            
 CLMA_94_116/RSCO                  td                    0.113       4.791 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.791         ntR74            
 CLMA_94_120/RSCO                  td                    0.113       4.904 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.904         ntR73            
 CLMA_94_124/RSCO                  td                    0.113       5.017 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.017         ntR72            
 CLMA_94_128/RSCO                  td                    0.113       5.130 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.130         ntR71            
 CLMA_94_132/RSCO                  td                    0.113       5.243 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.243         ntR70            
 CLMA_94_136/RSCO                  td                    0.113       5.356 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.356         ntR69            
 CLMA_94_140/RSCO                  td                    0.113       5.469 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.469         ntR68            
 CLMA_94_144/RSCO                  td                    0.113       5.582 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.582         ntR67            
 CLMA_94_148/RSCO                  td                    0.113       5.695 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.695         ntR66            
 CLMA_94_152/RSCO                  td                    0.113       5.808 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.808         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.808         Logic Levels: 18 
                                                                                   Logic: 2.257ns(72.526%), Route: 0.855ns(27.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.989      22.275         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.633                          
 clock uncertainty                                      -0.050      22.583                          

 Recovery time                                           0.000      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                   5.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.116       2.696         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.223       2.919 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.855       3.774         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.113       3.887 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.887         ntR82            
 CLMA_94_88/RSCO                   td                    0.113       4.000 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.000         ntR81            
 CLMA_94_92/RSCO                   td                    0.113       4.113 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.113         ntR80            
 CLMA_94_96/RSCO                   td                    0.113       4.226 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.226         ntR79            
 CLMA_94_100/RSCO                  td                    0.113       4.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.339         ntR78            
 CLMA_94_104/RSCO                  td                    0.113       4.452 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.452         ntR77            
 CLMA_94_108/RSCO                  td                    0.113       4.565 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.565         ntR76            
 CLMA_94_112/RSCO                  td                    0.113       4.678 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.678         ntR75            
 CLMA_94_116/RSCO                  td                    0.113       4.791 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.791         ntR74            
 CLMA_94_120/RSCO                  td                    0.113       4.904 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.904         ntR73            
 CLMA_94_124/RSCO                  td                    0.113       5.017 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.017         ntR72            
 CLMA_94_128/RSCO                  td                    0.113       5.130 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.130         ntR71            
 CLMA_94_132/RSCO                  td                    0.113       5.243 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.243         ntR70            
 CLMA_94_136/RSCO                  td                    0.113       5.356 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.356         ntR69            
 CLMA_94_140/RSCO                  td                    0.113       5.469 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.469         ntR68            
 CLMA_94_144/RSCO                  td                    0.113       5.582 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.582         ntR67            
 CLMA_94_148/RSCO                  td                    0.113       5.695 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.695         ntR66            
 CLMA_94_152/RSCO                  td                    0.113       5.808 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.808         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.808         Logic Levels: 18 
                                                                                   Logic: 2.257ns(72.526%), Route: 0.855ns(27.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.989      22.275         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.633                          
 clock uncertainty                                      -0.050      22.583                          

 Recovery time                                           0.000      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                   5.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.116       2.696         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.223       2.919 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.855       3.774         u_CORES/u_debug_core_0/resetn
 CLMA_94_84/RSCO                   td                    0.113       3.887 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.887         ntR82            
 CLMA_94_88/RSCO                   td                    0.113       4.000 f       u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.000         ntR81            
 CLMA_94_92/RSCO                   td                    0.113       4.113 f       u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.113         ntR80            
 CLMA_94_96/RSCO                   td                    0.113       4.226 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.226         ntR79            
 CLMA_94_100/RSCO                  td                    0.113       4.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.339         ntR78            
 CLMA_94_104/RSCO                  td                    0.113       4.452 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.452         ntR77            
 CLMA_94_108/RSCO                  td                    0.113       4.565 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.565         ntR76            
 CLMA_94_112/RSCO                  td                    0.113       4.678 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.678         ntR75            
 CLMA_94_116/RSCO                  td                    0.113       4.791 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.791         ntR74            
 CLMA_94_120/RSCO                  td                    0.113       4.904 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.904         ntR73            
 CLMA_94_124/RSCO                  td                    0.113       5.017 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.017         ntR72            
 CLMA_94_128/RSCO                  td                    0.113       5.130 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.130         ntR71            
 CLMA_94_132/RSCO                  td                    0.113       5.243 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.243         ntR70            
 CLMA_94_136/RSCO                  td                    0.113       5.356 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.356         ntR69            
 CLMA_94_140/RSCO                  td                    0.113       5.469 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.469         ntR68            
 CLMA_94_144/RSCO                  td                    0.113       5.582 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.582         ntR67            
 CLMA_94_148/RSCO                  td                    0.113       5.695 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.695         ntR66            
 CLMA_94_152/RSCO                  td                    0.113       5.808 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.808         ntR65            
 CLMA_94_156/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.808         Logic Levels: 18 
                                                                                   Logic: 2.257ns(72.526%), Route: 0.855ns(27.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.989      22.275         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.633                          
 clock uncertainty                                      -0.050      22.583                          

 Recovery time                                           0.000      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                   5.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.996       2.282         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.182       2.464 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.303       2.767         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.092       2.859 f       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.859         ntR120           
 CLMS_70_125/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/RS

 Data arrival time                                                   2.859         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.128       2.708         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/CLK
 clock pessimism                                        -0.294       2.414                          
 clock uncertainty                                       0.000       2.414                          

 Removal time                                            0.000       2.414                          

 Data required time                                                  2.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.414                          
 Data arrival time                                                   2.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.996       2.282         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.182       2.464 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.303       2.767         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.092       2.859 f       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.859         ntR120           
 CLMS_70_125/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/RS

 Data arrival time                                                   2.859         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.128       2.708         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv/CLK
 clock pessimism                                        -0.294       2.414                          
 clock uncertainty                                       0.000       2.414                          

 Removal time                                            0.000       2.414                          

 Data required time                                                  2.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.414                          
 Data arrival time                                                   2.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     0.996       2.282         ntclkbufg_0      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_66_128/Q0                    tco                   0.182       2.464 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=352)      0.303       2.767         u_CORES/u_debug_core_0/resetn
 CLMS_70_121/RSCO                  td                    0.092       2.859 f       u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.859         ntR120           
 CLMS_70_125/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RS

 Data arrival time                                                   2.859         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.128       2.708         ntclkbufg_0      
 CLMS_70_125/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/CLK
 clock pessimism                                        -0.294       2.414                          
 clock uncertainty                                       0.000       2.414                          

 Removal time                                            0.000       2.414                          

 Data required time                                                  2.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.414                          
 Data arrival time                                                   2.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1251)     1.134       2.714         ntclkbufg_0      
 CLMA_26_137/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_137/Q1                    tco                   0.224       2.938 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.161       3.099         u_lcd_rgb_char/lcd_id [4]
 CLMA_30_136/Y2                    td                    0.264       3.363 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.159       3.522         u_lcd_rgb_char/u_clk_div/_N4720
 CLMA_30_136/Y1                    td                    0.151       3.673 f       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.256       3.929         u_lcd_rgb_char/u_clk_div/_N6027
 CLMS_30_141/Y0                    td                    0.378       4.307 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.440       4.747         u_lcd_rgb_char/u_clk_div/_N4094
 CLMS_30_141/Y1                    td                    0.360       5.107 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.442       5.549         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.106       5.655 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.655         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.358       8.013 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       8.059         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                   8.059         Logic Levels: 6  
                                                                                   Logic: 3.841ns(71.862%), Route: 1.504ns(28.138%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.471       2.579         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.234       2.813 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.438       3.251         nt_lcd_clk       
 CLMA_42_156/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_156/Q3                    tco                   0.220       3.471 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=26)       0.548       4.019         nt_lcd_de        
 CLMA_50_120/Y0                    td                    0.380       4.399 f       u_lcd_rgb_char/u_lcd_driver/N0[4]/gateop_perm/Z
                                   net (fanout=1)        0.831       5.230         u_lcd_rgb_char/lcd_rgb_o [4]
 IOL_7_94/DO                       td                    0.106       5.336 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/O
                                   net (fanout=1)        0.000       5.336         u_lcd_rgb_char.lcd_rgb_tri[4]/ntO
 IOBS_0_93/PAD                     td                    2.358       7.694 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.060       7.754         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                   7.754         Logic Levels: 3  
                                                                                   Logic: 3.064ns(68.044%), Route: 1.439ns(31.956%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.471       2.579         nt_sys_clk       
 CLMS_30_141/Y1                    td                    0.234       2.813 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=60)       0.438       3.251         nt_lcd_clk       
 CLMA_42_156/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_156/Q3                    tco                   0.220       3.471 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=26)       0.686       4.157         nt_lcd_de        
 CLMA_62_117/Y0                    td                    0.226       4.383 f       u_lcd_rgb_char/u_lcd_driver/N0[5]/gateop_perm/Z
                                   net (fanout=1)        0.836       5.219         u_lcd_rgb_char/lcd_rgb_o [5]
 IOL_7_93/DO                       td                    0.106       5.325 f       u_lcd_rgb_char.lcd_rgb_tri[5]/opit_1/O
                                   net (fanout=1)        0.000       5.325         u_lcd_rgb_char.lcd_rgb_tri[5]/ntO
 IOBS_0_92/PAD                     td                    2.358       7.683 f       u_lcd_rgb_char.lcd_rgb_tri[5]/opit_0/O
                                   net (fanout=1)        0.056       7.739         nt_lcd_rgb[5]    
 K2                                                                        f       lcd_rgb[5] (port)

 Data arrival time                                                   7.739         Logic Levels: 3  
                                                                                   Logic: 2.910ns(64.840%), Route: 1.578ns(35.160%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.339       1.186         _N1              
 CLMA_26_137/C0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.186         Logic Levels: 2  
                                                                                   Logic: 0.800ns(67.454%), Route: 0.386ns(32.546%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.341       1.188         _N1              
 CLMA_26_137/D4                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.188         Logic Levels: 2  
                                                                                   Logic: 0.800ns(67.340%), Route: 0.388ns(32.660%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.344       1.191         _N1              
 CLMA_26_137/A1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.191         Logic Levels: 2  
                                                                                   Logic: 0.800ns(67.170%), Route: 0.391ns(32.830%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_106_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_106_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_106_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_106_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_106_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_114_133/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps2/rtc_lcd/prj/place_route/top_rtc_lcd_pnr.adf       
| Output     | D:/ywd/dmdps2/rtc_lcd/prj/report_timing/top_rtc_lcd_rtp.adf     
|            | D:/ywd/dmdps2/rtc_lcd/prj/report_timing/top_rtc_lcd.rtr         
|            | D:/ywd/dmdps2/rtc_lcd/prj/report_timing/rtr.db                  
+-------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 858 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:11s
