<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cpu_file.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_file_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="hex_to_7seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="processorTopLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processorTopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processorTopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processorTopLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processorTopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="processorTopLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processorTopLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="processorTopLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="processorTopLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="processorTopLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processorTopLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="processorTopLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processorTopLevel.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="processorTopLevel.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processorTopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="processorTopLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="processorTopLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="processorTopLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="processorTopLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="processorTopLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processorTopLevel.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="processorTopLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processorTopLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processorTopLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processorTopLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="processorTopLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processorTopLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processorTopLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="processorTopLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="processorTopLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processorTopLevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="processorTopLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="processorTopLevel_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processorTopLevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processorTopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="processortoplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="processortoplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="processortoplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_IF_ID.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491603299" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491603299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492547888" xil_pn:in_ck="-4909717938423840802" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492547888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="source/RAM_VHDL.vhd"/>
      <outfile xil_pn:name="source/ROM_VHDL.vhd"/>
      <outfile xil_pn:name="source/alu_file.vhd"/>
      <outfile xil_pn:name="source/controlUnit_file.vhd"/>
      <outfile xil_pn:name="source/cpu_file.vhd"/>
      <outfile xil_pn:name="source/hex_to_7seg.vhd"/>
      <outfile xil_pn:name="source/mem_data_mux.vhd"/>
      <outfile xil_pn:name="source/op1_data_mux.vhd"/>
      <outfile xil_pn:name="source/op2_data_mux.vhd"/>
      <outfile xil_pn:name="source/pc_incrementor.vhd"/>
      <outfile xil_pn:name="source/processorTopLevel.vhd"/>
      <outfile xil_pn:name="source/processor_tb.vhd"/>
      <outfile xil_pn:name="source/program_counter.vhd"/>
      <outfile xil_pn:name="source/reg_EXE_MEM.vhd"/>
      <outfile xil_pn:name="source/reg_ID_EXE.vhd"/>
      <outfile xil_pn:name="source/reg_IF_ID.vhd"/>
      <outfile xil_pn:name="source/reg_MEM_WB.vhd"/>
      <outfile xil_pn:name="source/reg_output.vhd"/>
      <outfile xil_pn:name="source/reg_wrdata_mux.vhd"/>
      <outfile xil_pn:name="source/register_file.vhd"/>
      <outfile xil_pn:name="source/result_data_mux.vhd"/>
      <outfile xil_pn:name="source/wraddr_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491603628" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8774242310017619531" xil_pn:start_ts="1491603628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603628" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1670086498784786701" xil_pn:start_ts="1491603628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603628" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8501347581762187335" xil_pn:start_ts="1491603628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492547891" xil_pn:in_ck="-4909717938423840802" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492547891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="source/RAM_VHDL.vhd"/>
      <outfile xil_pn:name="source/ROM_VHDL.vhd"/>
      <outfile xil_pn:name="source/alu_file.vhd"/>
      <outfile xil_pn:name="source/controlUnit_file.vhd"/>
      <outfile xil_pn:name="source/cpu_file.vhd"/>
      <outfile xil_pn:name="source/hex_to_7seg.vhd"/>
      <outfile xil_pn:name="source/mem_data_mux.vhd"/>
      <outfile xil_pn:name="source/op1_data_mux.vhd"/>
      <outfile xil_pn:name="source/op2_data_mux.vhd"/>
      <outfile xil_pn:name="source/pc_incrementor.vhd"/>
      <outfile xil_pn:name="source/processorTopLevel.vhd"/>
      <outfile xil_pn:name="source/processor_tb.vhd"/>
      <outfile xil_pn:name="source/program_counter.vhd"/>
      <outfile xil_pn:name="source/reg_EXE_MEM.vhd"/>
      <outfile xil_pn:name="source/reg_ID_EXE.vhd"/>
      <outfile xil_pn:name="source/reg_IF_ID.vhd"/>
      <outfile xil_pn:name="source/reg_MEM_WB.vhd"/>
      <outfile xil_pn:name="source/reg_output.vhd"/>
      <outfile xil_pn:name="source/reg_wrdata_mux.vhd"/>
      <outfile xil_pn:name="source/register_file.vhd"/>
      <outfile xil_pn:name="source/result_data_mux.vhd"/>
      <outfile xil_pn:name="source/wraddr_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492547895" xil_pn:in_ck="-4909717938423840802" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8051040756352076968" xil_pn:start_ts="1492547891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="processor_tb_beh.prj"/>
      <outfile xil_pn:name="processor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492547895" xil_pn:in_ck="-6461492899125072220" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1944193143074195238" xil_pn:start_ts="1492547895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="processor_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2542582509718808836" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8501347581762187335" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2687012473510962242" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491603819" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6222715042128228739" xil_pn:start_ts="1491603819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492546827" xil_pn:in_ck="-4131041046633354119" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1473814169625986058" xil_pn:start_ts="1492546795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.lso"/>
      <outfile xil_pn:name="processorTopLevel.ngc"/>
      <outfile xil_pn:name="processorTopLevel.ngr"/>
      <outfile xil_pn:name="processorTopLevel.prj"/>
      <outfile xil_pn:name="processorTopLevel.stx"/>
      <outfile xil_pn:name="processorTopLevel.syr"/>
      <outfile xil_pn:name="processorTopLevel.xst"/>
      <outfile xil_pn:name="processorTopLevel_vhdl.prj"/>
      <outfile xil_pn:name="processorTopLevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491603914" xil_pn:in_ck="-7508112834504250198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4882257763655233079" xil_pn:start_ts="1491603914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492546833" xil_pn:in_ck="5407968728817268891" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7944867632553507962" xil_pn:start_ts="1492546827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.bld"/>
      <outfile xil_pn:name="processorTopLevel.ngd"/>
      <outfile xil_pn:name="processorTopLevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492546839" xil_pn:in_ck="1285115496875684636" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1492546833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.pcf"/>
      <outfile xil_pn:name="processorTopLevel_map.map"/>
      <outfile xil_pn:name="processorTopLevel_map.mrp"/>
      <outfile xil_pn:name="processorTopLevel_map.ncd"/>
      <outfile xil_pn:name="processorTopLevel_map.ngm"/>
      <outfile xil_pn:name="processorTopLevel_map.xrpt"/>
      <outfile xil_pn:name="processorTopLevel_summary.xml"/>
      <outfile xil_pn:name="processorTopLevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492546896" xil_pn:in_ck="972133472007659957" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-1607638419597400795" xil_pn:start_ts="1492546839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.ncd"/>
      <outfile xil_pn:name="processorTopLevel.pad"/>
      <outfile xil_pn:name="processorTopLevel.par"/>
      <outfile xil_pn:name="processorTopLevel.ptwx"/>
      <outfile xil_pn:name="processorTopLevel.unroutes"/>
      <outfile xil_pn:name="processorTopLevel.xpi"/>
      <outfile xil_pn:name="processorTopLevel_pad.csv"/>
      <outfile xil_pn:name="processorTopLevel_pad.txt"/>
      <outfile xil_pn:name="processorTopLevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492546912" xil_pn:in_ck="-8517268693963556626" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1492546896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.ut"/>
      <outfile xil_pn:name="processortoplevel.bgn"/>
      <outfile xil_pn:name="processortoplevel.bit"/>
      <outfile xil_pn:name="processortoplevel.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492546945" xil_pn:in_ck="-6899876280448527624" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1492546944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492546896" xil_pn:in_ck="-7900580098121742184" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1492546891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="processorTopLevel.twr"/>
      <outfile xil_pn:name="processorTopLevel.twx"/>
    </transform>
  </transforms>

</generated_project>
