vendor_name = ModelSim
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd
source_file = 1, /home/wackoz/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/wackoz/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/wackoz/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/wackoz/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/wackoz/github/SDI_20_21/labsRR/UART/rx/quartus/db/rx.cbx.xml
design_name = rx
instance = comp, \Pout[0]~output , Pout[0]~output, rx, 1
instance = comp, \Pout[1]~output , Pout[1]~output, rx, 1
instance = comp, \Pout[2]~output , Pout[2]~output, rx, 1
instance = comp, \Pout[3]~output , Pout[3]~output, rx, 1
instance = comp, \Pout[4]~output , Pout[4]~output, rx, 1
instance = comp, \Pout[5]~output , Pout[5]~output, rx, 1
instance = comp, \Pout[6]~output , Pout[6]~output, rx, 1
instance = comp, \Pout[7]~output , Pout[7]~output, rx, 1
instance = comp, \clock~input , clock~input, rx, 1
instance = comp, \reset~input , reset~input, rx, 1
instance = comp, \rxd~input , rxd~input, rx, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, rx, 1
