Slow 900mV 85C Model report for DP11
Sun Feb 15 01:47:16 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Slow 900mV 85C Model Fmax Summary
  3. Timing Closure Recommendations
  4. Slow 900mV 85C Model Setup Summary
  5. Slow 900mV 85C Model Hold Summary
  6. Slow 900mV 85C Model Recovery Summary
  7. Slow 900mV 85C Model Removal Summary
  8. Slow 900mV 85C Model Minimum Pulse Width Summary
  9. Slow 900mV 85C Model Metastability Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.15 MHz ; 54.15 MHz       ; vclk       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------+
; Slow 900mV 85C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; vclk  ; 11.533 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 900mV 85C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; vclk  ; 8.470 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 900mV 85C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 900mV 85C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Slow 900mV 85C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Slow 900mV 85C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


