

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Thu Jun 13 17:31:32 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.474 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      260|  8305460|  0.881 us|  28.156 ms|  260|  8305460|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_315_1  |      258|      258|  0.875 us|   0.875 us|  257|   257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_327_4  |        2|     3843|  6.780 ns|  13.028 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_325_3  |        0|  8305200|  4 ~ 3845|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      38|     167|    -|
|Memory           |        3|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     182|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|      82|     389|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_315_1  |        0|   0|  21|  71|    0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_327_4  |        0|   0|  17|  96|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |Total                                       |                                 |        0|   0|  38| 167|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_0_U  |Gamma_lut_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |lut_1_0_U  |Gamma_lut_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |lut_2_0_U  |Gamma_lut_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                             |        3|  0|   0|    0|   768|   24|     3|         6144|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_2_fu_139_p2         |         +|   0|  0|  19|          12|           1|
    |icmp_ln325_fu_134_p2  |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          25|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |imgGamma_write    |   9|          2|    1|          2|
    |imgRgb_read       |   9|          2|    1|          2|
    |lut_0_0_address0  |  14|          3|    8|         24|
    |lut_0_0_ce0       |  14|          3|    1|          3|
    |lut_0_0_we0       |   9|          2|    1|          2|
    |lut_1_0_address0  |  14|          3|    8|         24|
    |lut_1_0_ce0       |  14|          3|    1|          3|
    |lut_1_0_we0       |   9|          2|    1|          2|
    |lut_2_0_address0  |  14|          3|    8|         24|
    |lut_2_0_ce0       |  14|          3|    1|          3|
    |lut_2_0_we0       |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    |y_fu_62           |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             | 182|         39|   47|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90_ap_start_reg   |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                           |   1|   0|    1|          0|
    |trunc_ln311_reg_157                                      |  12|   0|   12|          0|
    |trunc_ln312_reg_162                                      |  12|   0|   12|          0|
    |y_fu_62                                                  |  12|   0|   12|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  44|   0|   44|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|imgRgb_dout              |   in|   24|     ap_fifo|        imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|        imgRgb|       pointer|
|imgGamma_din             |  out|   24|     ap_fifo|      imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|      imgGamma|       pointer|
|width                    |   in|   16|     ap_none|         width|       pointer|
|height                   |   in|   16|     ap_none|        height|       pointer|
|gamma_lut_0_address0     |  out|    8|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_ce0          |  out|    1|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_q0           |   in|   16|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_1_address0     |  out|    8|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_ce0          |  out|    1|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_q0           |   in|   16|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_2_address0     |  out|    8|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_ce0          |  out|    1|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_q0           |   in|   16|   ap_memory|   gamma_lut_2|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

