Verilator Tree Dump (format 0x3900) from <e428> to <e433>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a6960 <e348> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0x5555561a6ba0 <e351> {c1ai}  LogicShifter_Right_4Bit -> MODULE 0x555556197b80 <e350> {c1ai}  LogicShifter_Right_4Bit  L0 [1ps]
    1:2:1: PIN 0x5555561a6f80 <e355> {c2al}  clk -> VAR 0x5555561992b0 <e228> {c2al} @dt=0x5555561a2920@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a6e60 <e356> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561a7320 <e362> {c2aq}  clr -> VAR 0x5555561995b0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a7200 <e361> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561a76c0 <e368> {c2av}  load -> VAR 0x5555561998b0 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a75a0 <e367> {c2av} @dt=0x5555561a2920@(G/w1)  load [RV] <- VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561aa6d0 <e374> {c3ar}  inp -> VAR 0x55555619a880 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561aa5b0 <e373> {c3ar} @dt=0x55555619a460@(G/w4)  inp [RV] <- VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561aaa70 <e380> {c4aw}  outp -> VAR 0x55555619b820 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561aa950 <e379> {c4aw} @dt=0x55555619a460@(G/w4)  outp [LV] => VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0x555556197b80 <e350> {c1ai}  LogicShifter_Right_4Bit  L0 [1ps]
    1:2: VAR 0x5555561992b0 <e228> {c2al} @dt=0x5555561a2920@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561995b0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561998b0 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619a880 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619b820 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0x5555561a5300 <e149> {c6af}
    1:2:1: SENTREE 0x55555619bd50 <e158> {c6am}
    1:2:1:1: SENITEM 0x55555619bc90 <e80> {c6ao} [POS]
    1:2:1:1:1: VARREF 0x5555561a0b00 <e261> {c6aw} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VAR 0x5555561992b0 <e228> {c2al} @dt=0x5555561a2920@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0x5555561a3110 <e431#> {c9as} @dt=0x55555619a460@(G/w4)
    1:2:2:1: COND 0x5555561aaed0 <e422> {c9av} @dt=0x55555619a460@(G/w4)
    1:2:2:1:1: VARREF 0x5555561a0c20 <e418> {c8am} @dt=0x5555561a2920@(G/w1)  load [RV] <- VAR 0x5555561998b0 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x5555561a0d40 <e419> {c9av} @dt=0x55555619a460@(G/w4)  inp [RV] <- VAR 0x55555619a880 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2:2:1:3: COND 0x5555561aae10 <e420> {c11av} @dt=0x55555619a460@(G/w4)
    1:2:2:1:3:1: VARREF 0x5555561a0f80 <e402> {c10as} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VAR 0x5555561995b0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2:2:1:3:2: CONST 0x5555561a3700 <e403> {c11av} @dt=0x55555619a460@(G/w4)  4'h0
    1:2:2:1:3:3: EXTEND 0x5555561aad50 <e404> {c13ba} @dt=0x55555619a460@(G/w4)
    1:2:2:1:3:3:1: SEL 0x5555561a27e0 <e384> {c13bg} @dt=0x5555561a5800@(G/w3) decl[3:0]]
    1:2:2:1:3:3:1:1: VARREF 0x5555561a1210 <e331> {c13bc} @dt=0x55555619a460@(G/w4)  outp [RV] <- VAR 0x55555619b820 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2:2:1:3:3:1:2: CONST 0x5555561a59c0 <e305> {c13bj} @dt=0x5555561a58e0@(G/sw2)  2'h1
    1:2:2:1:3:3:1:3: CONST 0x5555561a5fa0 <e340> {c13bh} @dt=0x5555561a60e0@(G/w32)  32'h3
    1:2:2:2: VARREF 0x5555561a0e60 <e325> {c9an} @dt=0x55555619a460@(G/w4)  outp [LV] => VAR 0x55555619b820 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556199c60 <e33> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556199f70 <e38> {c3ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a3840 <e95> {c11av} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a3ef0 <e104> {c13aw} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a4ce0 <e129> {c13av} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a4e10 <e136> {c13av} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561991d0 <e223> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561994d0 <e230> {c2aq} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561997d0 <e238> {c2av} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55555619b400 <e259> {c4am} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a2700 <e277> {c13bh} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a5b00 <e301> {c13bj} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
