# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_TX_rut_gon_2020_2.srcs/sources_1/new/FSM_TX.vhd" \
"../../../../UART_TX_rut_gon_2020_2.srcs/sources_1/new/counter.vhd" \
"../../../../UART_TX_rut_gon_2020_2.srcs/sources_1/new/freq_division.vhd" \
"../../../../UART_TX_rut_gon_2020_2.srcs/sources_1/new/connect_UART_TX.vhd" \

# Do not sort compile order
nosort
