// VerilogA for PipeLine_CNN1_448A_ReLU_AP_HW_MeM_VAModel, AND_GATE, veriloga

`include "constants.vams"
`include "disciplines.vams"

module AND_GATE;


endmodule
