{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 14:42:58 2023 " "Info: Processing started: Thu Jun 29 14:42:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(10) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(68) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(68): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 68 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(74) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(74): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 74 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(79) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(79): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 79 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(84) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(84): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 84 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(89) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(89): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 89 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(94) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(94): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 94 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(98) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(98): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 98 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(102) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(102): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 102 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(106) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(106): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 106 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(110) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(110): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 110 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(116) " "Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(116): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 116 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_seg_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bit_seg_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_seg_module " "Info: Found entity 1: bit_seg_module" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Info: Found entity 1: led_module" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_trans_model.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_trans_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_trans_model " "Info: Found entity 1: state_trans_model" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit test.v(20) " "Warning (10463): Verilog HDL Declaration warning at test.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit test.v(77) " "Warning (10463): Verilog HDL Declaration warning at test.v(77): \"bit\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 77 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit test.v(100) " "Warning (10463): Verilog HDL Declaration warning at test.v(100): \"bit\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 100 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "sys_clk_sig test.v(97) " "Warning (10236): Verilog HDL net warning at test.v(97): created undeclared net \"sys_clk_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 97 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "sys_rst_n_sig test.v(98) " "Warning (10236): Verilog HDL net warning at test.v(98): created undeclared net \"sys_rst_n_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 98 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "key_sig test.v(99) " "Warning (10236): Verilog HDL net warning at test.v(99): created undeclared net \"key_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 99 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "bit_sig test.v(100) " "Warning (10236): Verilog HDL net warning at test.v(100): created undeclared net \"bit_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 100 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "segment_sig test.v(101) " "Warning (10236): Verilog HDL net warning at test.v(101): created undeclared net \"segment_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 101 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "led_sig test.v(102) " "Warning (10236): Verilog HDL net warning at test.v(102): created undeclared net \"led_sig\"" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 102 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/test.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/×ÀÃæ/NEW PROJECT/traffic_led.v " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/×ÀÃæ/NEW PROJECT/traffic_led.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led_inst.v " "Warning: Can't analyze file -- file C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led_inst.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit traffic_led.v(6) " "Warning (10463): Verilog HDL Declaration warning at traffic_led.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "bit traffic_led.v(49) " "Warning (10463): Verilog HDL Declaration warning at traffic_led.v(49): \"bit\" is SystemVerilog-2005 keyword" {  } { { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 49 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "traffic_led.v 1 1 " "Warning: Using design file traffic_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_led " "Info: Found entity 1: traffic_led" {  } { { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_led " "Info: Elaborating entity \"traffic_led\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_trans_model state_trans_model:u0_state_trans_model " "Info: Elaborating entity \"state_trans_model\" for hierarchy \"state_trans_model:u0_state_trans_model\"" {  } { { "traffic_led.v" "u0_state_trans_model" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 38 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(59) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(59): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(65) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(65): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(67) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(67): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(68) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(68): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(69) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(69): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(70) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(70): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(71) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(71): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(77) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(77): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(81) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(81): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(82) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(82): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(83) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(83): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(84) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(84): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(85) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(85): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(86) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(86): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(87) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(87): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(88) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(88): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(93) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(93): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(95) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(95): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(97) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(97): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(99) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(99): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(105) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(105): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(107) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(107): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(108) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(108): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(109) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(109): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(110) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(110): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(111) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(111): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(112) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(112): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(113) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(113): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(114) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(114): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(118) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(118): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(119) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(119): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(120) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(120): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(121) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(121): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(123) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(123): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(125) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(125): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(131) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(131): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(133) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(133): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(134) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(134): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(135) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(135): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(136) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(136): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(137) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(137): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(138) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(138): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(139) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(139): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(140) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(140): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(145) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(145): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(147) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(147): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(148) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(148): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(150) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(150): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(157) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(157): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(159) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(159): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(160) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(160): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(161) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(161): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(162) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(162): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(163) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(163): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(164) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(164): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(165) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(165): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(166) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(166): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(171) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(171): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(173) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(173): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(174) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(174): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(175) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(175): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(176) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(176): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(177) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(177): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(183) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(183): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(185) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(185): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(186) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(186): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(187) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(187): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(188) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(188): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(189) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(189): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(190) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(190): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(191) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(191): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(192) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(192): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(197) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(197): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(199) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(199): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(201) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(201): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(203) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(203): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(209) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(209): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(211) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(211): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(212) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(212): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(213) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(213): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(214) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(214): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(215) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(215): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(216) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(216): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(217) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(217): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(218) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(218): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(223) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(223): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(225) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(225): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(227) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(227): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(229) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(229): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(235) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(235): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(238) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(238): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(239) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(239): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(240) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(240): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(241) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(241): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(242) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(242): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(243) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(243): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(244) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(244): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(245) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(245): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(249) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(249): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(251) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(251): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(254) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(254): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(256) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(256): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(262) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(262): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(264) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(264): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(265) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(265): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(266) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(266): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(267) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(267): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(268) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(268): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(269) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(269): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(270) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(270): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(271) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(271): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(276) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(276): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(277) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(277): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(278) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(278): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(279) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(279): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(280) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(280): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(281) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(281): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(282) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(282): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(283) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(283): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(284) " "Warning (10230): Verilog HDL assignment warning at state_trans_model.v(284): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_seg_module bit_seg_module:u1_bit_seg_module " "Info: Elaborating entity \"bit_seg_module\" for hierarchy \"bit_seg_module:u1_bit_seg_module\"" {  } { { "traffic_led.v" "u1_bit_seg_module" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 55 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(36) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(37) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(38) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(39) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(39): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(40) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(40): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(41) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(42) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(43) " "Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(43): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module led_module:u2_led_module " "Info: Elaborating entity \"led_module\" for hierarchy \"led_module:u2_led_module\"" {  } { { "traffic_led.v" "u2_led_module" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 64 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "state_trans_model:u0_state_trans_model\|state\[3\] data_in GND " "Warning: Reduced register \"state_trans_model:u0_state_trans_model\|state\[3\]\" with stuck data_in port to stuck value GND" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "bit_seg_module:u1_bit_seg_module\|count_s\[0\]~16 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"bit_seg_module:u1_bit_seg_module\|count_s\[0\]~16\"" {  } { { "bit_seg_module.v" "count_s\[0\]~16" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 47 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "state_trans_model:u0_state_trans_model\|t_count\[0\]~25 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: \"state_trans_model:u0_state_trans_model\|t_count\[0\]~25\"" {  } { { "state_trans_model.v" "t_count\[0\]~25" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 40 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 233 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0 " "Info: Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 250 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0\|alt_counter_f10ke:wysi_counter bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0 " "Info: Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 417 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0 " "Info: Instantiated megafunction \"bit_seg_module:u1_bit_seg_module\|lpm_counter:count_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1\|alt_counter_f10ke:wysi_counter state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 417 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_counter:t_count_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Info: Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_divide.tdf" 116 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\"" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_41m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_41m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_41m " "Info: Found entity 1: lpm_divide_41m" {  } { { "db/lpm_divide_41m.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/lpm_divide_41m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_glh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_glh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_glh " "Info: Found entity 1: sign_div_unsign_glh" {  } { { "db/sign_div_unsign_glh.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/sign_div_unsign_glh.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Info: Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_j7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_k7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n7c " "Info: Found entity 1: add_sub_n7c" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3c " "Info: Found entity 1: add_sub_l3c" {  } { { "db/add_sub_l3c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_l3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0\"" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 37 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7pl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7pl " "Info: Found entity 1: lpm_divide_7pl" {  } { { "db/lpm_divide_7pl.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/lpm_divide_7pl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:oflow_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:result_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus60/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|altshift:result_ext_latency_ffs state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|altshift:carry_ext_latency_ffs state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 121 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder\|a_csnbuffer:oflow_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder\|a_csnbuffer:result_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|altshift:result_ext_latency_ffs state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 173 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 173 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 173 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:oflow_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|altshift:result_ext_latency_ffs state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22 " "Info: Instantiated megafunction \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 225 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add1\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[6\] led_module:u2_led_module\|led\[0\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[6\]\" merged to single register \"led_module:u2_led_module\|led\[0\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[7\] led_module:u2_led_module\|led\[1\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[7\]\" merged to single register \"led_module:u2_led_module\|led\[1\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[8\] led_module:u2_led_module\|led\[2\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[8\]\" merged to single register \"led_module:u2_led_module\|led\[2\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[9\] led_module:u2_led_module\|led\[3\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[9\]\" merged to single register \"led_module:u2_led_module\|led\[3\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[10\] led_module:u2_led_module\|led\[4\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[10\]\" merged to single register \"led_module:u2_led_module\|led\[4\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[11\] led_module:u2_led_module\|led\[5\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[11\]\" merged to single register \"led_module:u2_led_module\|led\[5\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[18\] led_module:u2_led_module\|led\[12\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[18\]\" merged to single register \"led_module:u2_led_module\|led\[12\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[19\] led_module:u2_led_module\|led\[13\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[19\]\" merged to single register \"led_module:u2_led_module\|led\[13\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[20\] led_module:u2_led_module\|led\[14\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[20\]\" merged to single register \"led_module:u2_led_module\|led\[14\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[21\] led_module:u2_led_module\|led\[15\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[21\]\" merged to single register \"led_module:u2_led_module\|led\[15\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[22\] led_module:u2_led_module\|led\[16\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[22\]\" merged to single register \"led_module:u2_led_module\|led\[16\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_module:u2_led_module\|led\[23\] led_module:u2_led_module\|led\[17\] " "Info: Duplicate register \"led_module:u2_led_module\|led\[23\]\" merged to single register \"led_module:u2_led_module\|led\[17\]\"" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|n_time\[8\] state_trans_model:u0_state_trans_model\|n_time\[9\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|n_time\[8\]\" merged to single register \"state_trans_model:u0_state_trans_model\|n_time\[9\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|w_time\[8\] state_trans_model:u0_state_trans_model\|w_time\[9\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|w_time\[8\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[9\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[9\] state_trans_model:u0_state_trans_model\|w_time\[9\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[9\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[9\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[8\] state_trans_model:u0_state_trans_model\|w_time\[9\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[8\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[9\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[7\] state_trans_model:u0_state_trans_model\|w_time\[7\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[7\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[7\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[6\] state_trans_model:u0_state_trans_model\|w_time\[6\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[6\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[6\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[5\] state_trans_model:u0_state_trans_model\|w_time\[5\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[5\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[5\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[4\] state_trans_model:u0_state_trans_model\|w_time\[4\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[4\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[4\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[3\] state_trans_model:u0_state_trans_model\|w_time\[3\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[3\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[3\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[2\] state_trans_model:u0_state_trans_model\|w_time\[2\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[2\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[2\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[1\] state_trans_model:u0_state_trans_model\|w_time\[1\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[1\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[1\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|e_time\[0\] state_trans_model:u0_state_trans_model\|w_time\[0\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|e_time\[0\]\" merged to single register \"state_trans_model:u0_state_trans_model\|w_time\[0\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "state_trans_model:u0_state_trans_model\|s_time\[8\] state_trans_model:u0_state_trans_model\|s_time\[9\] " "Info: Duplicate register \"state_trans_model:u0_state_trans_model\|s_time\[8\]\" merged to single register \"state_trans_model:u0_state_trans_model\|s_time\[9\]\"" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "61 " "Warning: Ignored 61 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANIN_HDR" "6 " "Warning: Ignored 6 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANIN" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" of type CARRY_SUM" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANIN" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" of type CARRY_SUM" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANIN" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANIN" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANIN" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANIN" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" of type CARRY_SUM" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "55 " "Warning: Ignored 55 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~126 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~126\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~129 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~129\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~139 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~139\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~142 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~142\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~133 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~133\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~136 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~136\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~127 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~127\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~130 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~130\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~121 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~121\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~124 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~115 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~115\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~118 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~109 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~109\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~112 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~173 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~173\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~176 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~176\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~167 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~167\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~170 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~170\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~161 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~161\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~164 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~164\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~155 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~155\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~158 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~158\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~149 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~149\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~152 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~152\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~143 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~143\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~146 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~146\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~120 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~120\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~123 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~123\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~138 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~138\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~141 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~141\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~132 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~132\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~135 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~135\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~114 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~114\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~117 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~117\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~108 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~108\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~111 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~111\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~126 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~126\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~129 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~129\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~139 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~139\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~142 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~142\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~127 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~127\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~130 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~130\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~121 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~121\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~124 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~115 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~115\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~118 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~109 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~109\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~112 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~103 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~103\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~106 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~106\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~173 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~173\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~176 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~176\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~127 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~127\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~130 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~130\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~121 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~121\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~124 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~115 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~115\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~118 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~109 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~109\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~112 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~103 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~103\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~106 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~106\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~140 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~140\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~143 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~143\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~134 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~134\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~137 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~137\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~128 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~128\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~131 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~131\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~122 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~122\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~125 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~125\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~116 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~116\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~119 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~119\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~115 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~115\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~118 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~127 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~127\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~130 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~130\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~121 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~121\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~109 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~109\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~112 " "Warning: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~39 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~39\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~42 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~42\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~39 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~39\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~42 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~42\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52 " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~52\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~90\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~86\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~53\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~54\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~41 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~41\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~44 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~44\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~47\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50 " "Warning: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50\" of type LUT" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0}  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0}
{ "Info" "IFTM_WANNA_REM_USR_DUPE" "" "Info: Found the following redundant logic cells in design" { { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~113 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~113\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~104 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~104\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~140 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~140\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~138 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~138\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Node \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~111 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~111\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~105 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~105\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0} { "Info" "IFTM_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info: Node \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add22\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~105 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add23\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~105\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~44 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div0\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~44\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~104 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~104\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add25\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~106\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~138 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~138\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~140 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add19\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~140\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~44 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div3\|lpm_divide_41m:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~44\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~80\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~82\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~38 " "Info: Logic cell \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~38\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|n_time\[7\]~980 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|n_time\[7\]~980\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|w_time\[7\]~86 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|w_time\[7\]~86\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|s_time\[7\]~106 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|s_time\[7\]~106\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add24\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add18\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~111 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~111\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~113 " "Info: Logic cell \"state_trans_model:u0_state_trans_model\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~113\"" {  } {  } 0 0 "Logic cell \"%1!s!\"" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning: No output dependent on input pin \"key\[3\]\"" {  } { { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 4 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1099 " "Info: Implemented 1099 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "1037 " "Info: Implemented 1037 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 343 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 14:43:01 2023 " "Info: Processing ended: Thu Jun 29 14:43:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
