<stg><name>mmult_Pipeline_BREAK</name>


<trans_list>

<trans id="1144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kb = alloca i32 1

]]></Node>
<StgValue><ssdm name="kb"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %result_buf_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_buf_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %Bbuf_63_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_63_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_63_load_1_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %Bbuf_47_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_47_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_47_load_1_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %Bbuf_31_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_31_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_31_load_1_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %Bbuf_15_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_1_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %Abuf_63_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_63_load_1

]]></Node>
<StgValue><ssdm name="Abuf_63_load_1_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %Abuf_47_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_47_load_1

]]></Node>
<StgValue><ssdm name="Abuf_47_load_1_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %Abuf_31_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_31_load_1

]]></Node>
<StgValue><ssdm name="Abuf_31_load_1_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %Abuf_15_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_15_load_1

]]></Node>
<StgValue><ssdm name="Abuf_15_load_1_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %Bbuf_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_63_load

]]></Node>
<StgValue><ssdm name="Bbuf_63_load_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %Bbuf_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_47_load

]]></Node>
<StgValue><ssdm name="Bbuf_47_load_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %Bbuf_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_31_load

]]></Node>
<StgValue><ssdm name="Bbuf_31_load_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %Bbuf_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %Abuf_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_63_load

]]></Node>
<StgValue><ssdm name="Abuf_63_load_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %Abuf_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_47_load

]]></Node>
<StgValue><ssdm name="Abuf_47_load_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %Abuf_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_31_load

]]></Node>
<StgValue><ssdm name="Abuf_31_load_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %Abuf_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_15_load

]]></Node>
<StgValue><ssdm name="Abuf_15_load_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %Bbuf_62_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_62_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_62_load_1_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %Bbuf_46_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_46_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_46_load_1_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %Bbuf_30_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_30_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_30_load_1_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %Bbuf_14_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_1_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %Abuf_62_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_62_load_1

]]></Node>
<StgValue><ssdm name="Abuf_62_load_1_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %Abuf_46_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_46_load_1

]]></Node>
<StgValue><ssdm name="Abuf_46_load_1_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %Abuf_30_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_30_load_1

]]></Node>
<StgValue><ssdm name="Abuf_30_load_1_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %Abuf_14_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_14_load_1

]]></Node>
<StgValue><ssdm name="Abuf_14_load_1_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %Bbuf_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_62_load

]]></Node>
<StgValue><ssdm name="Bbuf_62_load_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %Bbuf_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_46_load

]]></Node>
<StgValue><ssdm name="Bbuf_46_load_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %Bbuf_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_30_load

]]></Node>
<StgValue><ssdm name="Bbuf_30_load_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %Bbuf_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %Abuf_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_62_load

]]></Node>
<StgValue><ssdm name="Abuf_62_load_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %Abuf_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_46_load

]]></Node>
<StgValue><ssdm name="Abuf_46_load_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %Abuf_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_30_load

]]></Node>
<StgValue><ssdm name="Abuf_30_load_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %Abuf_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_14_load

]]></Node>
<StgValue><ssdm name="Abuf_14_load_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %Bbuf_61_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_61_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_61_load_1_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %Bbuf_45_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_45_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_45_load_1_read"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %Bbuf_29_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_29_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_29_load_1_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %Bbuf_13_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_1_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %Abuf_61_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_61_load_1

]]></Node>
<StgValue><ssdm name="Abuf_61_load_1_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %Abuf_45_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_45_load_1

]]></Node>
<StgValue><ssdm name="Abuf_45_load_1_read"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %Abuf_29_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_29_load_1

]]></Node>
<StgValue><ssdm name="Abuf_29_load_1_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %Abuf_13_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_13_load_1

]]></Node>
<StgValue><ssdm name="Abuf_13_load_1_read"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %Bbuf_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_61_load

]]></Node>
<StgValue><ssdm name="Bbuf_61_load_read"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %Bbuf_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_45_load

]]></Node>
<StgValue><ssdm name="Bbuf_45_load_read"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %Bbuf_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_29_load

]]></Node>
<StgValue><ssdm name="Bbuf_29_load_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %Bbuf_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_read"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %Abuf_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_61_load

]]></Node>
<StgValue><ssdm name="Abuf_61_load_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %Abuf_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_45_load

]]></Node>
<StgValue><ssdm name="Abuf_45_load_read"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %Abuf_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_29_load

]]></Node>
<StgValue><ssdm name="Abuf_29_load_read"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %Abuf_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_13_load

]]></Node>
<StgValue><ssdm name="Abuf_13_load_read"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %Bbuf_60_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_60_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_60_load_1_read"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %Bbuf_44_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_44_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_44_load_1_read"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %Bbuf_28_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_28_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_28_load_1_read"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %Bbuf_12_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_1_read"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %Abuf_60_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_60_load_1

]]></Node>
<StgValue><ssdm name="Abuf_60_load_1_read"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %Abuf_44_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_44_load_1

]]></Node>
<StgValue><ssdm name="Abuf_44_load_1_read"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %Abuf_28_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_28_load_1

]]></Node>
<StgValue><ssdm name="Abuf_28_load_1_read"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %Abuf_12_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_12_load_1

]]></Node>
<StgValue><ssdm name="Abuf_12_load_1_read"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %Bbuf_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_60_load

]]></Node>
<StgValue><ssdm name="Bbuf_60_load_read"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %Bbuf_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_44_load

]]></Node>
<StgValue><ssdm name="Bbuf_44_load_read"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %Bbuf_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_28_load

]]></Node>
<StgValue><ssdm name="Bbuf_28_load_read"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %Bbuf_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_read"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %Abuf_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_60_load

]]></Node>
<StgValue><ssdm name="Abuf_60_load_read"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %Abuf_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_44_load

]]></Node>
<StgValue><ssdm name="Abuf_44_load_read"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %Abuf_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_28_load

]]></Node>
<StgValue><ssdm name="Abuf_28_load_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %Abuf_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_12_load

]]></Node>
<StgValue><ssdm name="Abuf_12_load_read"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %Bbuf_59_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_59_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_59_load_1_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %Bbuf_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_43_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_43_load_1_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %Bbuf_27_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_27_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_27_load_1_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %Bbuf_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_1_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %Abuf_59_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_59_load_1

]]></Node>
<StgValue><ssdm name="Abuf_59_load_1_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %Abuf_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_43_load_1

]]></Node>
<StgValue><ssdm name="Abuf_43_load_1_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %Abuf_27_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_27_load_1

]]></Node>
<StgValue><ssdm name="Abuf_27_load_1_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %Abuf_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_11_load_1

]]></Node>
<StgValue><ssdm name="Abuf_11_load_1_read"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %Bbuf_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_59_load

]]></Node>
<StgValue><ssdm name="Bbuf_59_load_read"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %Bbuf_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_43_load

]]></Node>
<StgValue><ssdm name="Bbuf_43_load_read"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %Bbuf_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_27_load

]]></Node>
<StgValue><ssdm name="Bbuf_27_load_read"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %Bbuf_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_read"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %Abuf_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_59_load

]]></Node>
<StgValue><ssdm name="Abuf_59_load_read"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %Abuf_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_43_load

]]></Node>
<StgValue><ssdm name="Abuf_43_load_read"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %Abuf_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_27_load

]]></Node>
<StgValue><ssdm name="Abuf_27_load_read"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %Abuf_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_11_load

]]></Node>
<StgValue><ssdm name="Abuf_11_load_read"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %Bbuf_58_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_58_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_58_load_1_read"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %Bbuf_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_42_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_42_load_1_read"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %Bbuf_26_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_26_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_26_load_1_read"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %Bbuf_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_1_read"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %Abuf_58_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_58_load_1

]]></Node>
<StgValue><ssdm name="Abuf_58_load_1_read"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %Abuf_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_42_load_1

]]></Node>
<StgValue><ssdm name="Abuf_42_load_1_read"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %Abuf_26_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_26_load_1

]]></Node>
<StgValue><ssdm name="Abuf_26_load_1_read"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %Abuf_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_10_load_1

]]></Node>
<StgValue><ssdm name="Abuf_10_load_1_read"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %Bbuf_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_58_load

]]></Node>
<StgValue><ssdm name="Bbuf_58_load_read"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %Bbuf_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_42_load

]]></Node>
<StgValue><ssdm name="Bbuf_42_load_read"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %Bbuf_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_26_load

]]></Node>
<StgValue><ssdm name="Bbuf_26_load_read"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %Bbuf_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_read"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %Abuf_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_58_load

]]></Node>
<StgValue><ssdm name="Abuf_58_load_read"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %Abuf_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_42_load

]]></Node>
<StgValue><ssdm name="Abuf_42_load_read"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %Abuf_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_26_load

]]></Node>
<StgValue><ssdm name="Abuf_26_load_read"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %Abuf_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_10_load

]]></Node>
<StgValue><ssdm name="Abuf_10_load_read"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %Bbuf_57_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_57_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_57_load_1_read"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %Bbuf_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_41_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_41_load_1_read"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %Bbuf_25_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_25_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_25_load_1_read"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %Bbuf_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_1_read"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %Abuf_57_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_57_load_1

]]></Node>
<StgValue><ssdm name="Abuf_57_load_1_read"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:103 %Abuf_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_41_load_1

]]></Node>
<StgValue><ssdm name="Abuf_41_load_1_read"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %Abuf_25_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_25_load_1

]]></Node>
<StgValue><ssdm name="Abuf_25_load_1_read"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %Abuf_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_9_load_1

]]></Node>
<StgValue><ssdm name="Abuf_9_load_1_read"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %Bbuf_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_57_load

]]></Node>
<StgValue><ssdm name="Bbuf_57_load_read"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %Bbuf_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_41_load

]]></Node>
<StgValue><ssdm name="Bbuf_41_load_read"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %Bbuf_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_25_load

]]></Node>
<StgValue><ssdm name="Bbuf_25_load_read"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %Bbuf_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_read"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %Abuf_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_57_load

]]></Node>
<StgValue><ssdm name="Abuf_57_load_read"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %Abuf_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_41_load

]]></Node>
<StgValue><ssdm name="Abuf_41_load_read"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %Abuf_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_25_load

]]></Node>
<StgValue><ssdm name="Abuf_25_load_read"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %Abuf_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_9_load

]]></Node>
<StgValue><ssdm name="Abuf_9_load_read"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %Bbuf_56_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_56_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_56_load_1_read"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %Bbuf_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_40_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_40_load_1_read"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %Bbuf_24_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_24_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_24_load_1_read"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %Bbuf_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_1_read"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %Abuf_56_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_56_load_1

]]></Node>
<StgValue><ssdm name="Abuf_56_load_1_read"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %Abuf_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_40_load_1

]]></Node>
<StgValue><ssdm name="Abuf_40_load_1_read"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %Abuf_24_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_24_load_1

]]></Node>
<StgValue><ssdm name="Abuf_24_load_1_read"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %Abuf_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_8_load_1

]]></Node>
<StgValue><ssdm name="Abuf_8_load_1_read"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %Bbuf_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_56_load

]]></Node>
<StgValue><ssdm name="Bbuf_56_load_read"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %Bbuf_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_40_load

]]></Node>
<StgValue><ssdm name="Bbuf_40_load_read"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %Bbuf_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_24_load

]]></Node>
<StgValue><ssdm name="Bbuf_24_load_read"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %Bbuf_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_read"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %Abuf_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_56_load

]]></Node>
<StgValue><ssdm name="Abuf_56_load_read"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %Abuf_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_40_load

]]></Node>
<StgValue><ssdm name="Abuf_40_load_read"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %Abuf_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_24_load

]]></Node>
<StgValue><ssdm name="Abuf_24_load_read"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %Abuf_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_8_load

]]></Node>
<StgValue><ssdm name="Abuf_8_load_read"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:130 %Bbuf_55_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_55_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_55_load_1_read"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:131 %Bbuf_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_39_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_39_load_1_read"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:132 %Bbuf_23_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_23_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_23_load_1_read"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:133 %Bbuf_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_1_read"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:134 %Abuf_55_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_55_load_1

]]></Node>
<StgValue><ssdm name="Abuf_55_load_1_read"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:135 %Abuf_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_39_load_1

]]></Node>
<StgValue><ssdm name="Abuf_39_load_1_read"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:136 %Abuf_23_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_23_load_1

]]></Node>
<StgValue><ssdm name="Abuf_23_load_1_read"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:137 %Abuf_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_7_load_1

]]></Node>
<StgValue><ssdm name="Abuf_7_load_1_read"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:138 %Bbuf_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_55_load

]]></Node>
<StgValue><ssdm name="Bbuf_55_load_read"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:139 %Bbuf_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_39_load

]]></Node>
<StgValue><ssdm name="Bbuf_39_load_read"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:140 %Bbuf_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_23_load

]]></Node>
<StgValue><ssdm name="Bbuf_23_load_read"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:141 %Bbuf_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_read"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %Abuf_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_55_load

]]></Node>
<StgValue><ssdm name="Abuf_55_load_read"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %Abuf_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_39_load

]]></Node>
<StgValue><ssdm name="Abuf_39_load_read"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:144 %Abuf_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_23_load

]]></Node>
<StgValue><ssdm name="Abuf_23_load_read"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %Abuf_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_7_load

]]></Node>
<StgValue><ssdm name="Abuf_7_load_read"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %Bbuf_54_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_54_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_54_load_1_read"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:147 %Bbuf_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_38_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_38_load_1_read"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %Bbuf_22_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_22_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_22_load_1_read"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %Bbuf_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_1_read"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:150 %Abuf_54_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_54_load_1

]]></Node>
<StgValue><ssdm name="Abuf_54_load_1_read"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %Abuf_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_38_load_1

]]></Node>
<StgValue><ssdm name="Abuf_38_load_1_read"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %Abuf_22_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_22_load_1

]]></Node>
<StgValue><ssdm name="Abuf_22_load_1_read"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:153 %Abuf_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_6_load_1

]]></Node>
<StgValue><ssdm name="Abuf_6_load_1_read"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %Bbuf_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_54_load

]]></Node>
<StgValue><ssdm name="Bbuf_54_load_read"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %Bbuf_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_38_load

]]></Node>
<StgValue><ssdm name="Bbuf_38_load_read"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:156 %Bbuf_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_22_load

]]></Node>
<StgValue><ssdm name="Bbuf_22_load_read"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %Bbuf_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_read"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %Abuf_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_54_load

]]></Node>
<StgValue><ssdm name="Abuf_54_load_read"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:159 %Abuf_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_38_load

]]></Node>
<StgValue><ssdm name="Abuf_38_load_read"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %Abuf_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_22_load

]]></Node>
<StgValue><ssdm name="Abuf_22_load_read"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %Abuf_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_6_load

]]></Node>
<StgValue><ssdm name="Abuf_6_load_read"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:162 %Bbuf_53_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_53_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_53_load_1_read"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %Bbuf_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_37_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_37_load_1_read"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %Bbuf_21_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_21_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_21_load_1_read"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:165 %Bbuf_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_1_read"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %Abuf_53_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_53_load_1

]]></Node>
<StgValue><ssdm name="Abuf_53_load_1_read"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %Abuf_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_37_load_1

]]></Node>
<StgValue><ssdm name="Abuf_37_load_1_read"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:168 %Abuf_21_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_21_load_1

]]></Node>
<StgValue><ssdm name="Abuf_21_load_1_read"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %Abuf_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_5_load_1

]]></Node>
<StgValue><ssdm name="Abuf_5_load_1_read"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %Bbuf_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_53_load

]]></Node>
<StgValue><ssdm name="Bbuf_53_load_read"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:171 %Bbuf_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_37_load

]]></Node>
<StgValue><ssdm name="Bbuf_37_load_read"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:172 %Bbuf_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_21_load

]]></Node>
<StgValue><ssdm name="Bbuf_21_load_read"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:173 %Bbuf_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_read"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:174 %Abuf_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_53_load

]]></Node>
<StgValue><ssdm name="Abuf_53_load_read"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:175 %Abuf_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_37_load

]]></Node>
<StgValue><ssdm name="Abuf_37_load_read"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:176 %Abuf_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_21_load

]]></Node>
<StgValue><ssdm name="Abuf_21_load_read"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:177 %Abuf_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_5_load

]]></Node>
<StgValue><ssdm name="Abuf_5_load_read"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:178 %Bbuf_52_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_52_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_52_load_1_read"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:179 %Bbuf_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_36_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_36_load_1_read"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:180 %Bbuf_20_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_20_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_20_load_1_read"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:181 %Bbuf_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_1_read"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:182 %Abuf_52_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_52_load_1

]]></Node>
<StgValue><ssdm name="Abuf_52_load_1_read"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:183 %Abuf_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_36_load_1

]]></Node>
<StgValue><ssdm name="Abuf_36_load_1_read"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:184 %Abuf_20_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_20_load_1

]]></Node>
<StgValue><ssdm name="Abuf_20_load_1_read"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:185 %Abuf_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_4_load_1

]]></Node>
<StgValue><ssdm name="Abuf_4_load_1_read"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:186 %Bbuf_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_52_load

]]></Node>
<StgValue><ssdm name="Bbuf_52_load_read"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:187 %Bbuf_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_36_load

]]></Node>
<StgValue><ssdm name="Bbuf_36_load_read"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:188 %Bbuf_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_20_load

]]></Node>
<StgValue><ssdm name="Bbuf_20_load_read"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:189 %Bbuf_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_read"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:190 %Abuf_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_52_load

]]></Node>
<StgValue><ssdm name="Abuf_52_load_read"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:191 %Abuf_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_36_load

]]></Node>
<StgValue><ssdm name="Abuf_36_load_read"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:192 %Abuf_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_20_load

]]></Node>
<StgValue><ssdm name="Abuf_20_load_read"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:193 %Abuf_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_4_load

]]></Node>
<StgValue><ssdm name="Abuf_4_load_read"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:194 %Bbuf_51_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_51_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_51_load_1_read"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:195 %Bbuf_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_35_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_35_load_1_read"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:196 %Bbuf_19_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_19_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_19_load_1_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:197 %Bbuf_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_1_read"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:198 %Abuf_51_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_51_load_1

]]></Node>
<StgValue><ssdm name="Abuf_51_load_1_read"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:199 %Abuf_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_35_load_1

]]></Node>
<StgValue><ssdm name="Abuf_35_load_1_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:200 %Abuf_19_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_19_load_1

]]></Node>
<StgValue><ssdm name="Abuf_19_load_1_read"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:201 %Abuf_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_3_load_1

]]></Node>
<StgValue><ssdm name="Abuf_3_load_1_read"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:202 %Bbuf_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_51_load

]]></Node>
<StgValue><ssdm name="Bbuf_51_load_read"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:203 %Bbuf_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_35_load

]]></Node>
<StgValue><ssdm name="Bbuf_35_load_read"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:204 %Bbuf_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_19_load

]]></Node>
<StgValue><ssdm name="Bbuf_19_load_read"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:205 %Bbuf_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_read"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:206 %Abuf_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_51_load

]]></Node>
<StgValue><ssdm name="Abuf_51_load_read"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:207 %Abuf_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_35_load

]]></Node>
<StgValue><ssdm name="Abuf_35_load_read"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:208 %Abuf_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_19_load

]]></Node>
<StgValue><ssdm name="Abuf_19_load_read"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:209 %Abuf_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_3_load

]]></Node>
<StgValue><ssdm name="Abuf_3_load_read"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:210 %Bbuf_50_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_50_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_50_load_1_read"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:211 %Bbuf_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_34_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_34_load_1_read"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:212 %Bbuf_18_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_18_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_18_load_1_read"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:213 %Bbuf_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_1_read"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:214 %Abuf_50_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_50_load_1

]]></Node>
<StgValue><ssdm name="Abuf_50_load_1_read"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:215 %Abuf_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_34_load_1

]]></Node>
<StgValue><ssdm name="Abuf_34_load_1_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:216 %Abuf_18_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_18_load_1

]]></Node>
<StgValue><ssdm name="Abuf_18_load_1_read"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:217 %Abuf_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_2_load_1

]]></Node>
<StgValue><ssdm name="Abuf_2_load_1_read"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:218 %Bbuf_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_50_load

]]></Node>
<StgValue><ssdm name="Bbuf_50_load_read"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:219 %Bbuf_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_34_load

]]></Node>
<StgValue><ssdm name="Bbuf_34_load_read"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:220 %Bbuf_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_18_load

]]></Node>
<StgValue><ssdm name="Bbuf_18_load_read"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:221 %Bbuf_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_read"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:222 %Abuf_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_50_load

]]></Node>
<StgValue><ssdm name="Abuf_50_load_read"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:223 %Abuf_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_34_load

]]></Node>
<StgValue><ssdm name="Abuf_34_load_read"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:224 %Abuf_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_18_load

]]></Node>
<StgValue><ssdm name="Abuf_18_load_read"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:225 %Abuf_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_2_load

]]></Node>
<StgValue><ssdm name="Abuf_2_load_read"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:226 %Bbuf_49_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_49_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_49_load_1_read"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:227 %Bbuf_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_33_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_33_load_1_read"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:228 %Bbuf_17_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_17_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_17_load_1_read"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:229 %Bbuf_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_1_read"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:230 %Abuf_49_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_49_load_1

]]></Node>
<StgValue><ssdm name="Abuf_49_load_1_read"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:231 %Abuf_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_33_load_1

]]></Node>
<StgValue><ssdm name="Abuf_33_load_1_read"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:232 %Abuf_17_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_17_load_1

]]></Node>
<StgValue><ssdm name="Abuf_17_load_1_read"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:233 %Abuf_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_1_load_1

]]></Node>
<StgValue><ssdm name="Abuf_1_load_1_read"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:234 %Bbuf_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_49_load

]]></Node>
<StgValue><ssdm name="Bbuf_49_load_read"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:235 %Bbuf_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_33_load

]]></Node>
<StgValue><ssdm name="Bbuf_33_load_read"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:236 %Bbuf_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_17_load

]]></Node>
<StgValue><ssdm name="Bbuf_17_load_read"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:237 %Bbuf_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_read"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:238 %Abuf_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_49_load

]]></Node>
<StgValue><ssdm name="Abuf_49_load_read"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:239 %Abuf_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_33_load

]]></Node>
<StgValue><ssdm name="Abuf_33_load_read"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:240 %Abuf_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_17_load

]]></Node>
<StgValue><ssdm name="Abuf_17_load_read"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:241 %Abuf_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_1_load

]]></Node>
<StgValue><ssdm name="Abuf_1_load_read"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:242 %Bbuf_48_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_48_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_48_load_1_read"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:243 %Bbuf_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_32_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_32_load_1_read"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:244 %Bbuf_16_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_16_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_16_load_1_read"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:245 %Bbuf_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_load_1

]]></Node>
<StgValue><ssdm name="Bbuf_load_1_read"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:246 %Abuf_48_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_48_load_1

]]></Node>
<StgValue><ssdm name="Abuf_48_load_1_read"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:247 %Abuf_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_32_load_1

]]></Node>
<StgValue><ssdm name="Abuf_32_load_1_read"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:248 %Abuf_16_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_16_load_1

]]></Node>
<StgValue><ssdm name="Abuf_16_load_1_read"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:249 %Abuf_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_load_1

]]></Node>
<StgValue><ssdm name="Abuf_load_1_read"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:250 %Bbuf_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_48_load

]]></Node>
<StgValue><ssdm name="Bbuf_48_load_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:251 %Bbuf_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_32_load

]]></Node>
<StgValue><ssdm name="Bbuf_32_load_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:252 %Bbuf_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_16_load

]]></Node>
<StgValue><ssdm name="Bbuf_16_load_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:253 %Bbuf_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_load

]]></Node>
<StgValue><ssdm name="Bbuf_load_read"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:254 %Abuf_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_48_load

]]></Node>
<StgValue><ssdm name="Abuf_48_load_read"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:255 %Abuf_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_32_load

]]></Node>
<StgValue><ssdm name="Abuf_32_load_read"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:256 %Abuf_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_16_load

]]></Node>
<StgValue><ssdm name="Abuf_16_load_read"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:257 %Abuf_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_load

]]></Node>
<StgValue><ssdm name="Abuf_load_read"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:258 %result_buf_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %result_buf

]]></Node>
<StgValue><ssdm name="result_buf_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:259 %store_ln32 = store i128 %result_buf_read, i128 %result_buf_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:260 %store_ln52 = store i3 0, i3 %kb

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:261 %br_ln0 = br void %PRODUCT

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
PRODUCT:0 %kb_1 = load i3 %kb

]]></Node>
<StgValue><ssdm name="kb_1"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
PRODUCT:1 %icmp_ln52 = icmp_eq  i3 %kb_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
PRODUCT:2 %add_ln52 = add i3 %kb_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
PRODUCT:3 %br_ln52 = br i1 %icmp_ln52, void %PRODUCT.split, void %for.inc70.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="3">
<![CDATA[
PRODUCT.split:4 %trunc_ln54 = trunc i3 %kb_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
PRODUCT.split:6 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln54, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:7 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_load_read, i6 16, i32 %Abuf_16_load_read, i6 32, i32 %Abuf_32_load_read, i6 48, i32 %Abuf_48_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:8 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_load_read, i6 16, i32 %Bbuf_16_load_read, i6 32, i32 %Bbuf_32_load_read, i6 48, i32 %Bbuf_48_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
PRODUCT.split:144 %store_ln52 = store i3 %add_ln52, i3 %kb

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="440" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:9 %term = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="441" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:9 %term = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="442" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:9 %term = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="443" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:9 %term = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="444" st_id="6" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:10 %add = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:11 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_load_1_read, i6 16, i32 %Abuf_16_load_1_read, i6 32, i32 %Abuf_32_load_1_read, i6 48, i32 %Abuf_48_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:12 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_load_1_read, i6 16, i32 %Bbuf_16_load_1_read, i6 32, i32 %Bbuf_32_load_1_read, i6 48, i32 %Bbuf_48_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="447" st_id="7" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:10 %add = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:13 %term_1 = fmul i32 %tmp_2, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="449" st_id="8" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:10 %add = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:13 %term_1 = fmul i32 %tmp_2, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="451" st_id="9" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:10 %add = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:13 %term_1 = fmul i32 %tmp_2, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="453" st_id="10" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:10 %add = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:13 %term_1 = fmul i32 %tmp_2, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="455" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:14 %add55_1 = fadd i32 %add, i32 %term_1

]]></Node>
<StgValue><ssdm name="add55_1"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:15 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_1_load_read, i6 16, i32 %Abuf_17_load_read, i6 32, i32 %Abuf_33_load_read, i6 48, i32 %Abuf_49_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:16 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_1_load_read, i6 16, i32 %Bbuf_17_load_read, i6 32, i32 %Bbuf_33_load_read, i6 48, i32 %Bbuf_49_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="458" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:14 %add55_1 = fadd i32 %add, i32 %term_1

]]></Node>
<StgValue><ssdm name="add55_1"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:17 %term_2 = fmul i32 %tmp_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="460" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:14 %add55_1 = fadd i32 %add, i32 %term_1

]]></Node>
<StgValue><ssdm name="add55_1"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:17 %term_2 = fmul i32 %tmp_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="462" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:14 %add55_1 = fadd i32 %add, i32 %term_1

]]></Node>
<StgValue><ssdm name="add55_1"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:17 %term_2 = fmul i32 %tmp_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="464" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:14 %add55_1 = fadd i32 %add, i32 %term_1

]]></Node>
<StgValue><ssdm name="add55_1"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:17 %term_2 = fmul i32 %tmp_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="466" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:18 %add55_2 = fadd i32 %add55_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="add55_2"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:19 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_1_load_1_read, i6 16, i32 %Abuf_17_load_1_read, i6 32, i32 %Abuf_33_load_1_read, i6 48, i32 %Abuf_49_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:20 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_1_load_1_read, i6 16, i32 %Bbuf_17_load_1_read, i6 32, i32 %Bbuf_33_load_1_read, i6 48, i32 %Bbuf_49_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="469" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:18 %add55_2 = fadd i32 %add55_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="add55_2"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:21 %term_3 = fmul i32 %tmp_6, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="471" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:18 %add55_2 = fadd i32 %add55_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="add55_2"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:21 %term_3 = fmul i32 %tmp_6, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="473" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:18 %add55_2 = fadd i32 %add55_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="add55_2"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:21 %term_3 = fmul i32 %tmp_6, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="475" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:18 %add55_2 = fadd i32 %add55_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="add55_2"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:21 %term_3 = fmul i32 %tmp_6, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="477" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:22 %add55_3 = fadd i32 %add55_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="add55_3"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:23 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_2_load_read, i6 16, i32 %Abuf_18_load_read, i6 32, i32 %Abuf_34_load_read, i6 48, i32 %Abuf_50_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:24 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_2_load_read, i6 16, i32 %Bbuf_18_load_read, i6 32, i32 %Bbuf_34_load_read, i6 48, i32 %Bbuf_50_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="480" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:22 %add55_3 = fadd i32 %add55_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="add55_3"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:25 %term_4 = fmul i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="482" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:22 %add55_3 = fadd i32 %add55_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="add55_3"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:25 %term_4 = fmul i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="484" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:22 %add55_3 = fadd i32 %add55_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="add55_3"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:25 %term_4 = fmul i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="486" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:22 %add55_3 = fadd i32 %add55_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="add55_3"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:25 %term_4 = fmul i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="488" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:26 %add55_4 = fadd i32 %add55_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="add55_4"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:27 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_2_load_1_read, i6 16, i32 %Abuf_18_load_1_read, i6 32, i32 %Abuf_34_load_1_read, i6 48, i32 %Abuf_50_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:28 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_2_load_1_read, i6 16, i32 %Bbuf_18_load_1_read, i6 32, i32 %Bbuf_34_load_1_read, i6 48, i32 %Bbuf_50_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="491" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:26 %add55_4 = fadd i32 %add55_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="add55_4"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:29 %term_5 = fmul i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="493" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:26 %add55_4 = fadd i32 %add55_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="add55_4"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:29 %term_5 = fmul i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="495" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:26 %add55_4 = fadd i32 %add55_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="add55_4"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:29 %term_5 = fmul i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="497" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:26 %add55_4 = fadd i32 %add55_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="add55_4"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:29 %term_5 = fmul i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="499" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:30 %add55_5 = fadd i32 %add55_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="add55_5"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:31 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_3_load_read, i6 16, i32 %Abuf_19_load_read, i6 32, i32 %Abuf_35_load_read, i6 48, i32 %Abuf_51_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:32 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_3_load_read, i6 16, i32 %Bbuf_19_load_read, i6 32, i32 %Bbuf_35_load_read, i6 48, i32 %Bbuf_51_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="502" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:30 %add55_5 = fadd i32 %add55_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="add55_5"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:33 %term_6 = fmul i32 %tmp_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="504" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:30 %add55_5 = fadd i32 %add55_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="add55_5"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:33 %term_6 = fmul i32 %tmp_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="506" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:30 %add55_5 = fadd i32 %add55_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="add55_5"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:33 %term_6 = fmul i32 %tmp_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="508" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:30 %add55_5 = fadd i32 %add55_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="add55_5"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:33 %term_6 = fmul i32 %tmp_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="510" st_id="36" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:34 %add55_6 = fadd i32 %add55_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="add55_6"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:35 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_3_load_1_read, i6 16, i32 %Abuf_19_load_1_read, i6 32, i32 %Abuf_35_load_1_read, i6 48, i32 %Abuf_51_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:36 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_3_load_1_read, i6 16, i32 %Bbuf_19_load_1_read, i6 32, i32 %Bbuf_35_load_1_read, i6 48, i32 %Bbuf_51_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="513" st_id="37" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:34 %add55_6 = fadd i32 %add55_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="add55_6"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:37 %term_7 = fmul i32 %tmp_13, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="515" st_id="38" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:34 %add55_6 = fadd i32 %add55_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="add55_6"/></StgValue>
</operation>

<operation id="516" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:37 %term_7 = fmul i32 %tmp_13, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="517" st_id="39" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:34 %add55_6 = fadd i32 %add55_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="add55_6"/></StgValue>
</operation>

<operation id="518" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:37 %term_7 = fmul i32 %tmp_13, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="519" st_id="40" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:34 %add55_6 = fadd i32 %add55_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="add55_6"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:37 %term_7 = fmul i32 %tmp_13, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="521" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:38 %add55_7 = fadd i32 %add55_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="add55_7"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:39 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_4_load_read, i6 16, i32 %Abuf_20_load_read, i6 32, i32 %Abuf_36_load_read, i6 48, i32 %Abuf_52_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:40 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_4_load_read, i6 16, i32 %Bbuf_20_load_read, i6 32, i32 %Bbuf_36_load_read, i6 48, i32 %Bbuf_52_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="524" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:38 %add55_7 = fadd i32 %add55_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="add55_7"/></StgValue>
</operation>

<operation id="525" st_id="42" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:41 %term_8 = fmul i32 %tmp_15, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="526" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:38 %add55_7 = fadd i32 %add55_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="add55_7"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:41 %term_8 = fmul i32 %tmp_15, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="528" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:38 %add55_7 = fadd i32 %add55_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="add55_7"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:41 %term_8 = fmul i32 %tmp_15, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="530" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:38 %add55_7 = fadd i32 %add55_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="add55_7"/></StgValue>
</operation>

<operation id="531" st_id="45" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:41 %term_8 = fmul i32 %tmp_15, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="532" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:42 %add55_8 = fadd i32 %add55_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="add55_8"/></StgValue>
</operation>

<operation id="533" st_id="46" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:43 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_4_load_1_read, i6 16, i32 %Abuf_20_load_1_read, i6 32, i32 %Abuf_36_load_1_read, i6 48, i32 %Abuf_52_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="534" st_id="46" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:44 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_4_load_1_read, i6 16, i32 %Bbuf_20_load_1_read, i6 32, i32 %Bbuf_36_load_1_read, i6 48, i32 %Bbuf_52_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="535" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:42 %add55_8 = fadd i32 %add55_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="add55_8"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:45 %term_9 = fmul i32 %tmp_17, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="537" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:42 %add55_8 = fadd i32 %add55_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="add55_8"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:45 %term_9 = fmul i32 %tmp_17, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="539" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:42 %add55_8 = fadd i32 %add55_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="add55_8"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:45 %term_9 = fmul i32 %tmp_17, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="541" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:42 %add55_8 = fadd i32 %add55_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="add55_8"/></StgValue>
</operation>

<operation id="542" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:45 %term_9 = fmul i32 %tmp_17, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="543" st_id="51" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:46 %add55_9 = fadd i32 %add55_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="add55_9"/></StgValue>
</operation>

<operation id="544" st_id="51" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:47 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_5_load_read, i6 16, i32 %Abuf_21_load_read, i6 32, i32 %Abuf_37_load_read, i6 48, i32 %Abuf_53_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="545" st_id="51" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:48 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_5_load_read, i6 16, i32 %Bbuf_21_load_read, i6 32, i32 %Bbuf_37_load_read, i6 48, i32 %Bbuf_53_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="546" st_id="52" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:46 %add55_9 = fadd i32 %add55_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="add55_9"/></StgValue>
</operation>

<operation id="547" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:49 %term_10 = fmul i32 %tmp_19, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="548" st_id="53" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:46 %add55_9 = fadd i32 %add55_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="add55_9"/></StgValue>
</operation>

<operation id="549" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:49 %term_10 = fmul i32 %tmp_19, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="550" st_id="54" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:46 %add55_9 = fadd i32 %add55_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="add55_9"/></StgValue>
</operation>

<operation id="551" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:49 %term_10 = fmul i32 %tmp_19, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="552" st_id="55" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:46 %add55_9 = fadd i32 %add55_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="add55_9"/></StgValue>
</operation>

<operation id="553" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:49 %term_10 = fmul i32 %tmp_19, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="554" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:50 %add55_s = fadd i32 %add55_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="add55_s"/></StgValue>
</operation>

<operation id="555" st_id="56" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:51 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_5_load_1_read, i6 16, i32 %Abuf_21_load_1_read, i6 32, i32 %Abuf_37_load_1_read, i6 48, i32 %Abuf_53_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:52 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_5_load_1_read, i6 16, i32 %Bbuf_21_load_1_read, i6 32, i32 %Bbuf_37_load_1_read, i6 48, i32 %Bbuf_53_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="557" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:50 %add55_s = fadd i32 %add55_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="add55_s"/></StgValue>
</operation>

<operation id="558" st_id="57" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:53 %term_11 = fmul i32 %tmp_21, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="559" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:50 %add55_s = fadd i32 %add55_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="add55_s"/></StgValue>
</operation>

<operation id="560" st_id="58" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:53 %term_11 = fmul i32 %tmp_21, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="561" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:50 %add55_s = fadd i32 %add55_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="add55_s"/></StgValue>
</operation>

<operation id="562" st_id="59" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:53 %term_11 = fmul i32 %tmp_21, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="563" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:50 %add55_s = fadd i32 %add55_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="add55_s"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:53 %term_11 = fmul i32 %tmp_21, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="565" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:54 %add55_10 = fadd i32 %add55_s, i32 %term_11

]]></Node>
<StgValue><ssdm name="add55_10"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:55 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_6_load_read, i6 16, i32 %Abuf_22_load_read, i6 32, i32 %Abuf_38_load_read, i6 48, i32 %Abuf_54_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:56 %tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_6_load_read, i6 16, i32 %Bbuf_22_load_read, i6 32, i32 %Bbuf_38_load_read, i6 48, i32 %Bbuf_54_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="568" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:54 %add55_10 = fadd i32 %add55_s, i32 %term_11

]]></Node>
<StgValue><ssdm name="add55_10"/></StgValue>
</operation>

<operation id="569" st_id="62" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:57 %term_12 = fmul i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="570" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:54 %add55_10 = fadd i32 %add55_s, i32 %term_11

]]></Node>
<StgValue><ssdm name="add55_10"/></StgValue>
</operation>

<operation id="571" st_id="63" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:57 %term_12 = fmul i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="572" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:54 %add55_10 = fadd i32 %add55_s, i32 %term_11

]]></Node>
<StgValue><ssdm name="add55_10"/></StgValue>
</operation>

<operation id="573" st_id="64" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:57 %term_12 = fmul i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="574" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:54 %add55_10 = fadd i32 %add55_s, i32 %term_11

]]></Node>
<StgValue><ssdm name="add55_10"/></StgValue>
</operation>

<operation id="575" st_id="65" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:57 %term_12 = fmul i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="576" st_id="66" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:58 %add55_11 = fadd i32 %add55_10, i32 %term_12

]]></Node>
<StgValue><ssdm name="add55_11"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:59 %tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_6_load_1_read, i6 16, i32 %Abuf_22_load_1_read, i6 32, i32 %Abuf_38_load_1_read, i6 48, i32 %Abuf_54_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:60 %tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_6_load_1_read, i6 16, i32 %Bbuf_22_load_1_read, i6 32, i32 %Bbuf_38_load_1_read, i6 48, i32 %Bbuf_54_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="579" st_id="67" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:58 %add55_11 = fadd i32 %add55_10, i32 %term_12

]]></Node>
<StgValue><ssdm name="add55_11"/></StgValue>
</operation>

<operation id="580" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:61 %term_13 = fmul i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="581" st_id="68" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:58 %add55_11 = fadd i32 %add55_10, i32 %term_12

]]></Node>
<StgValue><ssdm name="add55_11"/></StgValue>
</operation>

<operation id="582" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:61 %term_13 = fmul i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="583" st_id="69" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:58 %add55_11 = fadd i32 %add55_10, i32 %term_12

]]></Node>
<StgValue><ssdm name="add55_11"/></StgValue>
</operation>

<operation id="584" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:61 %term_13 = fmul i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="585" st_id="70" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:58 %add55_11 = fadd i32 %add55_10, i32 %term_12

]]></Node>
<StgValue><ssdm name="add55_11"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:61 %term_13 = fmul i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="587" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:62 %add55_12 = fadd i32 %add55_11, i32 %term_13

]]></Node>
<StgValue><ssdm name="add55_12"/></StgValue>
</operation>

<operation id="588" st_id="71" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:63 %tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_7_load_read, i6 16, i32 %Abuf_23_load_read, i6 32, i32 %Abuf_39_load_read, i6 48, i32 %Abuf_55_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="589" st_id="71" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:64 %tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_7_load_read, i6 16, i32 %Bbuf_23_load_read, i6 32, i32 %Bbuf_39_load_read, i6 48, i32 %Bbuf_55_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="590" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:62 %add55_12 = fadd i32 %add55_11, i32 %term_13

]]></Node>
<StgValue><ssdm name="add55_12"/></StgValue>
</operation>

<operation id="591" st_id="72" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:65 %term_14 = fmul i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="592" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:62 %add55_12 = fadd i32 %add55_11, i32 %term_13

]]></Node>
<StgValue><ssdm name="add55_12"/></StgValue>
</operation>

<operation id="593" st_id="73" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:65 %term_14 = fmul i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="594" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:62 %add55_12 = fadd i32 %add55_11, i32 %term_13

]]></Node>
<StgValue><ssdm name="add55_12"/></StgValue>
</operation>

<operation id="595" st_id="74" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:65 %term_14 = fmul i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="596" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:62 %add55_12 = fadd i32 %add55_11, i32 %term_13

]]></Node>
<StgValue><ssdm name="add55_12"/></StgValue>
</operation>

<operation id="597" st_id="75" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:65 %term_14 = fmul i32 %tmp_27, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="598" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:66 %add55_13 = fadd i32 %add55_12, i32 %term_14

]]></Node>
<StgValue><ssdm name="add55_13"/></StgValue>
</operation>

<operation id="599" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:67 %tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_7_load_1_read, i6 16, i32 %Abuf_23_load_1_read, i6 32, i32 %Abuf_39_load_1_read, i6 48, i32 %Abuf_55_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="600" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:68 %tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_7_load_1_read, i6 16, i32 %Bbuf_23_load_1_read, i6 32, i32 %Bbuf_39_load_1_read, i6 48, i32 %Bbuf_55_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="601" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:66 %add55_13 = fadd i32 %add55_12, i32 %term_14

]]></Node>
<StgValue><ssdm name="add55_13"/></StgValue>
</operation>

<operation id="602" st_id="77" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:69 %term_15 = fmul i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="603" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:66 %add55_13 = fadd i32 %add55_12, i32 %term_14

]]></Node>
<StgValue><ssdm name="add55_13"/></StgValue>
</operation>

<operation id="604" st_id="78" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:69 %term_15 = fmul i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="605" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:66 %add55_13 = fadd i32 %add55_12, i32 %term_14

]]></Node>
<StgValue><ssdm name="add55_13"/></StgValue>
</operation>

<operation id="606" st_id="79" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:69 %term_15 = fmul i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="607" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:66 %add55_13 = fadd i32 %add55_12, i32 %term_14

]]></Node>
<StgValue><ssdm name="add55_13"/></StgValue>
</operation>

<operation id="608" st_id="80" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:69 %term_15 = fmul i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="609" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:70 %add55_14 = fadd i32 %add55_13, i32 %term_15

]]></Node>
<StgValue><ssdm name="add55_14"/></StgValue>
</operation>

<operation id="610" st_id="81" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:71 %tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_8_load_read, i6 16, i32 %Abuf_24_load_read, i6 32, i32 %Abuf_40_load_read, i6 48, i32 %Abuf_56_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="611" st_id="81" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:72 %tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_8_load_read, i6 16, i32 %Bbuf_24_load_read, i6 32, i32 %Bbuf_40_load_read, i6 48, i32 %Bbuf_56_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="612" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:70 %add55_14 = fadd i32 %add55_13, i32 %term_15

]]></Node>
<StgValue><ssdm name="add55_14"/></StgValue>
</operation>

<operation id="613" st_id="82" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:73 %term_16 = fmul i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="614" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:70 %add55_14 = fadd i32 %add55_13, i32 %term_15

]]></Node>
<StgValue><ssdm name="add55_14"/></StgValue>
</operation>

<operation id="615" st_id="83" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:73 %term_16 = fmul i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="616" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:70 %add55_14 = fadd i32 %add55_13, i32 %term_15

]]></Node>
<StgValue><ssdm name="add55_14"/></StgValue>
</operation>

<operation id="617" st_id="84" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:73 %term_16 = fmul i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="618" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:70 %add55_14 = fadd i32 %add55_13, i32 %term_15

]]></Node>
<StgValue><ssdm name="add55_14"/></StgValue>
</operation>

<operation id="619" st_id="85" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:73 %term_16 = fmul i32 %tmp_31, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="620" st_id="86" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:74 %add55_15 = fadd i32 %add55_14, i32 %term_16

]]></Node>
<StgValue><ssdm name="add55_15"/></StgValue>
</operation>

<operation id="621" st_id="86" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:75 %tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_8_load_1_read, i6 16, i32 %Abuf_24_load_1_read, i6 32, i32 %Abuf_40_load_1_read, i6 48, i32 %Abuf_56_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="622" st_id="86" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:76 %tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_8_load_1_read, i6 16, i32 %Bbuf_24_load_1_read, i6 32, i32 %Bbuf_40_load_1_read, i6 48, i32 %Bbuf_56_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="623" st_id="87" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:74 %add55_15 = fadd i32 %add55_14, i32 %term_16

]]></Node>
<StgValue><ssdm name="add55_15"/></StgValue>
</operation>

<operation id="624" st_id="87" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:77 %term_17 = fmul i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="625" st_id="88" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:74 %add55_15 = fadd i32 %add55_14, i32 %term_16

]]></Node>
<StgValue><ssdm name="add55_15"/></StgValue>
</operation>

<operation id="626" st_id="88" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:77 %term_17 = fmul i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="627" st_id="89" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:74 %add55_15 = fadd i32 %add55_14, i32 %term_16

]]></Node>
<StgValue><ssdm name="add55_15"/></StgValue>
</operation>

<operation id="628" st_id="89" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:77 %term_17 = fmul i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="629" st_id="90" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:74 %add55_15 = fadd i32 %add55_14, i32 %term_16

]]></Node>
<StgValue><ssdm name="add55_15"/></StgValue>
</operation>

<operation id="630" st_id="90" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:77 %term_17 = fmul i32 %tmp_33, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="631" st_id="91" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:78 %add55_16 = fadd i32 %add55_15, i32 %term_17

]]></Node>
<StgValue><ssdm name="add55_16"/></StgValue>
</operation>

<operation id="632" st_id="91" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:79 %tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_9_load_read, i6 16, i32 %Abuf_25_load_read, i6 32, i32 %Abuf_41_load_read, i6 48, i32 %Abuf_57_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="633" st_id="91" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:80 %tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_9_load_read, i6 16, i32 %Bbuf_25_load_read, i6 32, i32 %Bbuf_41_load_read, i6 48, i32 %Bbuf_57_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="634" st_id="92" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:78 %add55_16 = fadd i32 %add55_15, i32 %term_17

]]></Node>
<StgValue><ssdm name="add55_16"/></StgValue>
</operation>

<operation id="635" st_id="92" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:81 %term_18 = fmul i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="636" st_id="93" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:78 %add55_16 = fadd i32 %add55_15, i32 %term_17

]]></Node>
<StgValue><ssdm name="add55_16"/></StgValue>
</operation>

<operation id="637" st_id="93" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:81 %term_18 = fmul i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="638" st_id="94" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:78 %add55_16 = fadd i32 %add55_15, i32 %term_17

]]></Node>
<StgValue><ssdm name="add55_16"/></StgValue>
</operation>

<operation id="639" st_id="94" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:81 %term_18 = fmul i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="640" st_id="95" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:78 %add55_16 = fadd i32 %add55_15, i32 %term_17

]]></Node>
<StgValue><ssdm name="add55_16"/></StgValue>
</operation>

<operation id="641" st_id="95" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:81 %term_18 = fmul i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="642" st_id="96" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:82 %add55_17 = fadd i32 %add55_16, i32 %term_18

]]></Node>
<StgValue><ssdm name="add55_17"/></StgValue>
</operation>

<operation id="643" st_id="96" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:83 %tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_9_load_1_read, i6 16, i32 %Abuf_25_load_1_read, i6 32, i32 %Abuf_41_load_1_read, i6 48, i32 %Abuf_57_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="644" st_id="96" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:84 %tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_9_load_1_read, i6 16, i32 %Bbuf_25_load_1_read, i6 32, i32 %Bbuf_41_load_1_read, i6 48, i32 %Bbuf_57_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="645" st_id="97" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:82 %add55_17 = fadd i32 %add55_16, i32 %term_18

]]></Node>
<StgValue><ssdm name="add55_17"/></StgValue>
</operation>

<operation id="646" st_id="97" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:85 %term_19 = fmul i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="647" st_id="98" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:82 %add55_17 = fadd i32 %add55_16, i32 %term_18

]]></Node>
<StgValue><ssdm name="add55_17"/></StgValue>
</operation>

<operation id="648" st_id="98" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:85 %term_19 = fmul i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="649" st_id="99" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:82 %add55_17 = fadd i32 %add55_16, i32 %term_18

]]></Node>
<StgValue><ssdm name="add55_17"/></StgValue>
</operation>

<operation id="650" st_id="99" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:85 %term_19 = fmul i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="651" st_id="100" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:82 %add55_17 = fadd i32 %add55_16, i32 %term_18

]]></Node>
<StgValue><ssdm name="add55_17"/></StgValue>
</operation>

<operation id="652" st_id="100" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:85 %term_19 = fmul i32 %tmp_37, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="653" st_id="101" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:86 %add55_18 = fadd i32 %add55_17, i32 %term_19

]]></Node>
<StgValue><ssdm name="add55_18"/></StgValue>
</operation>

<operation id="654" st_id="101" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:87 %tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_10_load_read, i6 16, i32 %Abuf_26_load_read, i6 32, i32 %Abuf_42_load_read, i6 48, i32 %Abuf_58_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="655" st_id="101" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:88 %tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_10_load_read, i6 16, i32 %Bbuf_26_load_read, i6 32, i32 %Bbuf_42_load_read, i6 48, i32 %Bbuf_58_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="656" st_id="102" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:86 %add55_18 = fadd i32 %add55_17, i32 %term_19

]]></Node>
<StgValue><ssdm name="add55_18"/></StgValue>
</operation>

<operation id="657" st_id="102" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:89 %term_20 = fmul i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="658" st_id="103" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:86 %add55_18 = fadd i32 %add55_17, i32 %term_19

]]></Node>
<StgValue><ssdm name="add55_18"/></StgValue>
</operation>

<operation id="659" st_id="103" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:89 %term_20 = fmul i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="660" st_id="104" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:86 %add55_18 = fadd i32 %add55_17, i32 %term_19

]]></Node>
<StgValue><ssdm name="add55_18"/></StgValue>
</operation>

<operation id="661" st_id="104" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:89 %term_20 = fmul i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="662" st_id="105" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:86 %add55_18 = fadd i32 %add55_17, i32 %term_19

]]></Node>
<StgValue><ssdm name="add55_18"/></StgValue>
</operation>

<operation id="663" st_id="105" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:89 %term_20 = fmul i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="664" st_id="106" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:90 %add55_19 = fadd i32 %add55_18, i32 %term_20

]]></Node>
<StgValue><ssdm name="add55_19"/></StgValue>
</operation>

<operation id="665" st_id="106" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:91 %tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_10_load_1_read, i6 16, i32 %Abuf_26_load_1_read, i6 32, i32 %Abuf_42_load_1_read, i6 48, i32 %Abuf_58_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="666" st_id="106" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:92 %tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_10_load_1_read, i6 16, i32 %Bbuf_26_load_1_read, i6 32, i32 %Bbuf_42_load_1_read, i6 48, i32 %Bbuf_58_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="667" st_id="107" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:90 %add55_19 = fadd i32 %add55_18, i32 %term_20

]]></Node>
<StgValue><ssdm name="add55_19"/></StgValue>
</operation>

<operation id="668" st_id="107" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:93 %term_21 = fmul i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="669" st_id="108" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:90 %add55_19 = fadd i32 %add55_18, i32 %term_20

]]></Node>
<StgValue><ssdm name="add55_19"/></StgValue>
</operation>

<operation id="670" st_id="108" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:93 %term_21 = fmul i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="671" st_id="109" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:90 %add55_19 = fadd i32 %add55_18, i32 %term_20

]]></Node>
<StgValue><ssdm name="add55_19"/></StgValue>
</operation>

<operation id="672" st_id="109" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:93 %term_21 = fmul i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="673" st_id="110" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:90 %add55_19 = fadd i32 %add55_18, i32 %term_20

]]></Node>
<StgValue><ssdm name="add55_19"/></StgValue>
</operation>

<operation id="674" st_id="110" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:93 %term_21 = fmul i32 %tmp_41, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="675" st_id="111" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:94 %add55_20 = fadd i32 %add55_19, i32 %term_21

]]></Node>
<StgValue><ssdm name="add55_20"/></StgValue>
</operation>

<operation id="676" st_id="111" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:95 %tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_11_load_read, i6 16, i32 %Abuf_27_load_read, i6 32, i32 %Abuf_43_load_read, i6 48, i32 %Abuf_59_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="677" st_id="111" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:96 %tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_11_load_read, i6 16, i32 %Bbuf_27_load_read, i6 32, i32 %Bbuf_43_load_read, i6 48, i32 %Bbuf_59_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="678" st_id="112" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:94 %add55_20 = fadd i32 %add55_19, i32 %term_21

]]></Node>
<StgValue><ssdm name="add55_20"/></StgValue>
</operation>

<operation id="679" st_id="112" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:97 %term_22 = fmul i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="680" st_id="113" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:94 %add55_20 = fadd i32 %add55_19, i32 %term_21

]]></Node>
<StgValue><ssdm name="add55_20"/></StgValue>
</operation>

<operation id="681" st_id="113" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:97 %term_22 = fmul i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="682" st_id="114" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:94 %add55_20 = fadd i32 %add55_19, i32 %term_21

]]></Node>
<StgValue><ssdm name="add55_20"/></StgValue>
</operation>

<operation id="683" st_id="114" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:97 %term_22 = fmul i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="684" st_id="115" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:94 %add55_20 = fadd i32 %add55_19, i32 %term_21

]]></Node>
<StgValue><ssdm name="add55_20"/></StgValue>
</operation>

<operation id="685" st_id="115" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:97 %term_22 = fmul i32 %tmp_43, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="686" st_id="116" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:98 %add55_21 = fadd i32 %add55_20, i32 %term_22

]]></Node>
<StgValue><ssdm name="add55_21"/></StgValue>
</operation>

<operation id="687" st_id="116" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:99 %tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_11_load_1_read, i6 16, i32 %Abuf_27_load_1_read, i6 32, i32 %Abuf_43_load_1_read, i6 48, i32 %Abuf_59_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="688" st_id="116" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:100 %tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_11_load_1_read, i6 16, i32 %Bbuf_27_load_1_read, i6 32, i32 %Bbuf_43_load_1_read, i6 48, i32 %Bbuf_59_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="689" st_id="117" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:98 %add55_21 = fadd i32 %add55_20, i32 %term_22

]]></Node>
<StgValue><ssdm name="add55_21"/></StgValue>
</operation>

<operation id="690" st_id="117" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:101 %term_23 = fmul i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="691" st_id="118" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:98 %add55_21 = fadd i32 %add55_20, i32 %term_22

]]></Node>
<StgValue><ssdm name="add55_21"/></StgValue>
</operation>

<operation id="692" st_id="118" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:101 %term_23 = fmul i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="693" st_id="119" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:98 %add55_21 = fadd i32 %add55_20, i32 %term_22

]]></Node>
<StgValue><ssdm name="add55_21"/></StgValue>
</operation>

<operation id="694" st_id="119" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:101 %term_23 = fmul i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="695" st_id="120" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:98 %add55_21 = fadd i32 %add55_20, i32 %term_22

]]></Node>
<StgValue><ssdm name="add55_21"/></StgValue>
</operation>

<operation id="696" st_id="120" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:101 %term_23 = fmul i32 %tmp_45, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="697" st_id="121" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:102 %add55_22 = fadd i32 %add55_21, i32 %term_23

]]></Node>
<StgValue><ssdm name="add55_22"/></StgValue>
</operation>

<operation id="698" st_id="121" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:103 %tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_12_load_read, i6 16, i32 %Abuf_28_load_read, i6 32, i32 %Abuf_44_load_read, i6 48, i32 %Abuf_60_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="699" st_id="121" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:104 %tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_12_load_read, i6 16, i32 %Bbuf_28_load_read, i6 32, i32 %Bbuf_44_load_read, i6 48, i32 %Bbuf_60_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="700" st_id="122" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:102 %add55_22 = fadd i32 %add55_21, i32 %term_23

]]></Node>
<StgValue><ssdm name="add55_22"/></StgValue>
</operation>

<operation id="701" st_id="122" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:105 %term_24 = fmul i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="702" st_id="123" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:102 %add55_22 = fadd i32 %add55_21, i32 %term_23

]]></Node>
<StgValue><ssdm name="add55_22"/></StgValue>
</operation>

<operation id="703" st_id="123" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:105 %term_24 = fmul i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="704" st_id="124" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:102 %add55_22 = fadd i32 %add55_21, i32 %term_23

]]></Node>
<StgValue><ssdm name="add55_22"/></StgValue>
</operation>

<operation id="705" st_id="124" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:105 %term_24 = fmul i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="706" st_id="125" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:102 %add55_22 = fadd i32 %add55_21, i32 %term_23

]]></Node>
<StgValue><ssdm name="add55_22"/></StgValue>
</operation>

<operation id="707" st_id="125" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:105 %term_24 = fmul i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="708" st_id="126" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:106 %add55_23 = fadd i32 %add55_22, i32 %term_24

]]></Node>
<StgValue><ssdm name="add55_23"/></StgValue>
</operation>

<operation id="709" st_id="126" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:107 %tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_12_load_1_read, i6 16, i32 %Abuf_28_load_1_read, i6 32, i32 %Abuf_44_load_1_read, i6 48, i32 %Abuf_60_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="710" st_id="126" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:108 %tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_12_load_1_read, i6 16, i32 %Bbuf_28_load_1_read, i6 32, i32 %Bbuf_44_load_1_read, i6 48, i32 %Bbuf_60_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="711" st_id="127" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:106 %add55_23 = fadd i32 %add55_22, i32 %term_24

]]></Node>
<StgValue><ssdm name="add55_23"/></StgValue>
</operation>

<operation id="712" st_id="127" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:109 %term_25 = fmul i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="713" st_id="128" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:106 %add55_23 = fadd i32 %add55_22, i32 %term_24

]]></Node>
<StgValue><ssdm name="add55_23"/></StgValue>
</operation>

<operation id="714" st_id="128" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:109 %term_25 = fmul i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="715" st_id="129" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:106 %add55_23 = fadd i32 %add55_22, i32 %term_24

]]></Node>
<StgValue><ssdm name="add55_23"/></StgValue>
</operation>

<operation id="716" st_id="129" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:109 %term_25 = fmul i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="717" st_id="130" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:106 %add55_23 = fadd i32 %add55_22, i32 %term_24

]]></Node>
<StgValue><ssdm name="add55_23"/></StgValue>
</operation>

<operation id="718" st_id="130" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:109 %term_25 = fmul i32 %tmp_49, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="719" st_id="131" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:110 %add55_24 = fadd i32 %add55_23, i32 %term_25

]]></Node>
<StgValue><ssdm name="add55_24"/></StgValue>
</operation>

<operation id="720" st_id="131" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:111 %tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_13_load_read, i6 16, i32 %Abuf_29_load_read, i6 32, i32 %Abuf_45_load_read, i6 48, i32 %Abuf_61_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="721" st_id="131" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:112 %tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_13_load_read, i6 16, i32 %Bbuf_29_load_read, i6 32, i32 %Bbuf_45_load_read, i6 48, i32 %Bbuf_61_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="722" st_id="132" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:110 %add55_24 = fadd i32 %add55_23, i32 %term_25

]]></Node>
<StgValue><ssdm name="add55_24"/></StgValue>
</operation>

<operation id="723" st_id="132" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:113 %term_26 = fmul i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="724" st_id="133" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:110 %add55_24 = fadd i32 %add55_23, i32 %term_25

]]></Node>
<StgValue><ssdm name="add55_24"/></StgValue>
</operation>

<operation id="725" st_id="133" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:113 %term_26 = fmul i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="726" st_id="134" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:110 %add55_24 = fadd i32 %add55_23, i32 %term_25

]]></Node>
<StgValue><ssdm name="add55_24"/></StgValue>
</operation>

<operation id="727" st_id="134" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:113 %term_26 = fmul i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="728" st_id="135" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:110 %add55_24 = fadd i32 %add55_23, i32 %term_25

]]></Node>
<StgValue><ssdm name="add55_24"/></StgValue>
</operation>

<operation id="729" st_id="135" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:113 %term_26 = fmul i32 %tmp_51, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="730" st_id="136" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:114 %add55_25 = fadd i32 %add55_24, i32 %term_26

]]></Node>
<StgValue><ssdm name="add55_25"/></StgValue>
</operation>

<operation id="731" st_id="136" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:115 %tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_13_load_1_read, i6 16, i32 %Abuf_29_load_1_read, i6 32, i32 %Abuf_45_load_1_read, i6 48, i32 %Abuf_61_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="732" st_id="136" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:116 %tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_13_load_1_read, i6 16, i32 %Bbuf_29_load_1_read, i6 32, i32 %Bbuf_45_load_1_read, i6 48, i32 %Bbuf_61_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="733" st_id="137" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:114 %add55_25 = fadd i32 %add55_24, i32 %term_26

]]></Node>
<StgValue><ssdm name="add55_25"/></StgValue>
</operation>

<operation id="734" st_id="137" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:117 %term_27 = fmul i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="735" st_id="138" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:114 %add55_25 = fadd i32 %add55_24, i32 %term_26

]]></Node>
<StgValue><ssdm name="add55_25"/></StgValue>
</operation>

<operation id="736" st_id="138" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:117 %term_27 = fmul i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="737" st_id="139" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:114 %add55_25 = fadd i32 %add55_24, i32 %term_26

]]></Node>
<StgValue><ssdm name="add55_25"/></StgValue>
</operation>

<operation id="738" st_id="139" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:117 %term_27 = fmul i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="739" st_id="140" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:114 %add55_25 = fadd i32 %add55_24, i32 %term_26

]]></Node>
<StgValue><ssdm name="add55_25"/></StgValue>
</operation>

<operation id="740" st_id="140" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:117 %term_27 = fmul i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="741" st_id="141" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:118 %add55_26 = fadd i32 %add55_25, i32 %term_27

]]></Node>
<StgValue><ssdm name="add55_26"/></StgValue>
</operation>

<operation id="742" st_id="141" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:119 %tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_14_load_read, i6 16, i32 %Abuf_30_load_read, i6 32, i32 %Abuf_46_load_read, i6 48, i32 %Abuf_62_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="743" st_id="141" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:120 %tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_14_load_read, i6 16, i32 %Bbuf_30_load_read, i6 32, i32 %Bbuf_46_load_read, i6 48, i32 %Bbuf_62_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="744" st_id="142" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:118 %add55_26 = fadd i32 %add55_25, i32 %term_27

]]></Node>
<StgValue><ssdm name="add55_26"/></StgValue>
</operation>

<operation id="745" st_id="142" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:121 %term_28 = fmul i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="746" st_id="143" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:118 %add55_26 = fadd i32 %add55_25, i32 %term_27

]]></Node>
<StgValue><ssdm name="add55_26"/></StgValue>
</operation>

<operation id="747" st_id="143" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:121 %term_28 = fmul i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="748" st_id="144" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:118 %add55_26 = fadd i32 %add55_25, i32 %term_27

]]></Node>
<StgValue><ssdm name="add55_26"/></StgValue>
</operation>

<operation id="749" st_id="144" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:121 %term_28 = fmul i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="750" st_id="145" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:118 %add55_26 = fadd i32 %add55_25, i32 %term_27

]]></Node>
<StgValue><ssdm name="add55_26"/></StgValue>
</operation>

<operation id="751" st_id="145" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:121 %term_28 = fmul i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="752" st_id="146" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:122 %add55_27 = fadd i32 %add55_26, i32 %term_28

]]></Node>
<StgValue><ssdm name="add55_27"/></StgValue>
</operation>

<operation id="753" st_id="146" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:123 %tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_14_load_1_read, i6 16, i32 %Abuf_30_load_1_read, i6 32, i32 %Abuf_46_load_1_read, i6 48, i32 %Abuf_62_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="754" st_id="146" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:124 %tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_14_load_1_read, i6 16, i32 %Bbuf_30_load_1_read, i6 32, i32 %Bbuf_46_load_1_read, i6 48, i32 %Bbuf_62_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="755" st_id="147" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:122 %add55_27 = fadd i32 %add55_26, i32 %term_28

]]></Node>
<StgValue><ssdm name="add55_27"/></StgValue>
</operation>

<operation id="756" st_id="147" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:125 %term_29 = fmul i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="757" st_id="148" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:122 %add55_27 = fadd i32 %add55_26, i32 %term_28

]]></Node>
<StgValue><ssdm name="add55_27"/></StgValue>
</operation>

<operation id="758" st_id="148" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:125 %term_29 = fmul i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="759" st_id="149" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:122 %add55_27 = fadd i32 %add55_26, i32 %term_28

]]></Node>
<StgValue><ssdm name="add55_27"/></StgValue>
</operation>

<operation id="760" st_id="149" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:125 %term_29 = fmul i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="761" st_id="150" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:122 %add55_27 = fadd i32 %add55_26, i32 %term_28

]]></Node>
<StgValue><ssdm name="add55_27"/></StgValue>
</operation>

<operation id="762" st_id="150" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:125 %term_29 = fmul i32 %tmp_57, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="763" st_id="151" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:126 %add55_28 = fadd i32 %add55_27, i32 %term_29

]]></Node>
<StgValue><ssdm name="add55_28"/></StgValue>
</operation>

<operation id="764" st_id="151" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:127 %tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_15_load_read, i6 16, i32 %Abuf_31_load_read, i6 32, i32 %Abuf_47_load_read, i6 48, i32 %Abuf_63_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="765" st_id="151" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:128 %tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_15_load_read, i6 16, i32 %Bbuf_31_load_read, i6 32, i32 %Bbuf_47_load_read, i6 48, i32 %Bbuf_63_load_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="766" st_id="152" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:126 %add55_28 = fadd i32 %add55_27, i32 %term_29

]]></Node>
<StgValue><ssdm name="add55_28"/></StgValue>
</operation>

<operation id="767" st_id="152" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:129 %term_30 = fmul i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="768" st_id="153" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:126 %add55_28 = fadd i32 %add55_27, i32 %term_29

]]></Node>
<StgValue><ssdm name="add55_28"/></StgValue>
</operation>

<operation id="769" st_id="153" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:129 %term_30 = fmul i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="770" st_id="154" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:126 %add55_28 = fadd i32 %add55_27, i32 %term_29

]]></Node>
<StgValue><ssdm name="add55_28"/></StgValue>
</operation>

<operation id="771" st_id="154" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:129 %term_30 = fmul i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="772" st_id="155" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:126 %add55_28 = fadd i32 %add55_27, i32 %term_29

]]></Node>
<StgValue><ssdm name="add55_28"/></StgValue>
</operation>

<operation id="773" st_id="155" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:129 %term_30 = fmul i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="774" st_id="156" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:130 %add55_29 = fadd i32 %add55_28, i32 %term_30

]]></Node>
<StgValue><ssdm name="add55_29"/></StgValue>
</operation>

<operation id="775" st_id="156" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:131 %tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_15_load_1_read, i6 16, i32 %Abuf_31_load_1_read, i6 32, i32 %Abuf_47_load_1_read, i6 48, i32 %Abuf_63_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="776" st_id="156" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="32" op_10_bw="6">
<![CDATA[
PRODUCT.split:132 %tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_15_load_1_read, i6 16, i32 %Bbuf_31_load_1_read, i6 32, i32 %Bbuf_47_load_1_read, i6 48, i32 %Bbuf_63_load_1_read, i32 <undef>, i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="777" st_id="157" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:130 %add55_29 = fadd i32 %add55_28, i32 %term_30

]]></Node>
<StgValue><ssdm name="add55_29"/></StgValue>
</operation>

<operation id="778" st_id="157" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:133 %term_31 = fmul i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="779" st_id="158" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:130 %add55_29 = fadd i32 %add55_28, i32 %term_30

]]></Node>
<StgValue><ssdm name="add55_29"/></StgValue>
</operation>

<operation id="780" st_id="158" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:133 %term_31 = fmul i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="781" st_id="159" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:130 %add55_29 = fadd i32 %add55_28, i32 %term_30

]]></Node>
<StgValue><ssdm name="add55_29"/></StgValue>
</operation>

<operation id="782" st_id="159" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:133 %term_31 = fmul i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="783" st_id="160" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:130 %add55_29 = fadd i32 %add55_28, i32 %term_30

]]></Node>
<StgValue><ssdm name="add55_29"/></StgValue>
</operation>

<operation id="784" st_id="160" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:133 %term_31 = fmul i32 %tmp_61, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="785" st_id="161" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:134 %add55_30 = fadd i32 %add55_29, i32 %term_31

]]></Node>
<StgValue><ssdm name="add55_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="786" st_id="162" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:134 %add55_30 = fadd i32 %add55_29, i32 %term_31

]]></Node>
<StgValue><ssdm name="add55_30"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="787" st_id="163" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:134 %add55_30 = fadd i32 %add55_29, i32 %term_31

]]></Node>
<StgValue><ssdm name="add55_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="788" st_id="164" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:134 %add55_30 = fadd i32 %add55_29, i32 %term_31

]]></Node>
<StgValue><ssdm name="add55_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="789" st_id="165" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PRODUCT.split:134 %add55_30 = fadd i32 %add55_29, i32 %term_31

]]></Node>
<StgValue><ssdm name="add55_30"/></StgValue>
</operation>

<operation id="805" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc70.preheader.exitStub:0 %result_buf_1_load_1 = load i128 %result_buf_1

]]></Node>
<StgValue><ssdm name="result_buf_1_load_1"/></StgValue>
</operation>

<operation id="806" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc70.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %result_buf_1_out, i128 %result_buf_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="807" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0">
<![CDATA[
for.inc70.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="790" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
PRODUCT.split:0 %result_buf_1_load = load i128 %result_buf_1

]]></Node>
<StgValue><ssdm name="result_buf_1_load"/></StgValue>
</operation>

<operation id="791" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
PRODUCT.split:1 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="792" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
PRODUCT.split:2 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="793" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PRODUCT.split:3 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="794" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
PRODUCT.split:5 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln54, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="795" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32">
<![CDATA[
PRODUCT.split:135 %bitcast_ln58 = bitcast i32 %add55_30

]]></Node>
<StgValue><ssdm name="bitcast_ln58"/></StgValue>
</operation>

<operation id="796" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="7">
<![CDATA[
PRODUCT.split:136 %zext_ln58 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="797" st_id="166" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
PRODUCT.split:137 %shl_ln58 = shl i128 4294967295, i128 %zext_ln58

]]></Node>
<StgValue><ssdm name="shl_ln58"/></StgValue>
</operation>

<operation id="798" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
PRODUCT.split:138 %xor_ln58 = xor i128 %shl_ln58, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="799" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
PRODUCT.split:139 %and_ln58 = and i128 %result_buf_1_load, i128 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="800" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="128" op_0_bw="32">
<![CDATA[
PRODUCT.split:140 %zext_ln58_1 = zext i32 %bitcast_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="801" st_id="166" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
PRODUCT.split:141 %shl_ln58_1 = shl i128 %zext_ln58_1, i128 %zext_ln58

]]></Node>
<StgValue><ssdm name="shl_ln58_1"/></StgValue>
</operation>

<operation id="802" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
PRODUCT.split:142 %result_buf_2 = or i128 %and_ln58, i128 %shl_ln58_1

]]></Node>
<StgValue><ssdm name="result_buf_2"/></StgValue>
</operation>

<operation id="803" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
PRODUCT.split:143 %store_ln32 = store i128 %result_buf_2, i128 %result_buf_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="804" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
PRODUCT.split:145 %br_ln52 = br void %PRODUCT

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
