INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin_1_4/sim/rom_sin_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
WARNING: [VRFC 10-3380] identifier 'PI_1_2_VALUE' is used before its declaration [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v:65]
WARNING: [VRFC 10-3380] identifier 'SIN_COS_MID' is used before its declaration [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v:66]
WARNING: [VRFC 10-3380] identifier 'PI_2_VALUE' is used before its declaration [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/delay_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
