# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work_opt -gui 
# Start time: 14:47:11 on Dec 16,2022
# Loading sv_std.std
# Loading work.ahblite_sys_tb_sv_unit(fast)
# Loading work.ahblite_sys_tb(fast)
# Loading work.AHBVGA_intf(fast)
# Loading work.AHBLITE_SYS(fast)
# Loading work.CORTEXM0INTEGRATION(fast)
# Loading work.cortexm0ds_logic(fast)
# Loading work.AHBDCD(fast)
# Loading work.AHBMUX(fast)
# Loading work.AHB2MEM(fast)
# Loading work.AHBVGADLS(fast)
# Loading work.AHBVGA(fast)
# Loading work.VGAInterface(fast)
# Loading work.GenericCounter(fast)
# Loading work.GenericCounter(fast__1)
# Loading work.GenericCounter(fast__2)
# Loading work.vga_console(fast)
# Loading work.font_rom(fast)
# Loading work.dual_port_ram_sync(fast)
# Loading work.vga_image(fast)
# Loading work.dual_port_ram_sync(fast__1)
# Loading work.AHBGPIO(fast)
# Loading work.AHBVGA_intf(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (14) for port 'address'. The port definition is at: rtl/AHB_VGA/vga_image.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBVGA/ahbvga0/uvga_image File: rtl/AHB_VGA/AHBVGASYS.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'addr_b'. The port definition is at: rtl/AHB_VGA/dual_port_ram_sync.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBVGA/ahbvga0/uvga_image/uimage_ram File: rtl/AHB_VGA/vga_image.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (14) for port 'address'. The port definition is at: rtl/AHB_VGA/vga_image.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBVGA/ahbvga1/uvga_image File: rtl/AHB_VGA/AHBVGASYS.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'addr_b'. The port definition is at: rtl/AHB_VGA/dual_port_ram_sync.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBVGA/ahbvga1/uvga_image/uimage_ram File: rtl/AHB_VGA/vga_image.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (32) for port 'GPIOIN'. The port definition is at: rtl/AHB_GPIO/AHBGPIO_parity.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBGPIO File: rtl/AHBLITE_SYS.v Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (8) for port 'GPIOOUT'. The port definition is at: rtl/AHB_GPIO/AHBGPIO_parity.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /ahblite_sys_tb/dut/uAHBGPIO File: rtl/AHBLITE_SYS.v Line: 324
# End time: 15:00:12 on Dec 16,2022, Elapsed time: 0:13:01
# Errors: 0, Warnings: 6
