
*** Running vivado
    with args -log system_edge_detect_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_edge_detect_hw_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\0678c\AppData\Roaming/Xilinx/Vivado/2023.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2023.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.1/strategies/VDI2023.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\0678c\AppData\Roaming/Xilinx/Vivado/2023.1/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2023.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.1/strategies/VDI2023.psg'
source system_edge_detect_hw_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.805 ; gain = 161.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ip_user_files/ip/edge_detect_hw_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo/vivado-library/ip/rgb2dvi' will take precedence over the same IP in location c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs/repo/vivado-library/ip/rgb2dvi
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs/repo/vivado-library/if/tmds_v1_0/tmds.xml'
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_edge_detect_hw_0_0
Command: synth_design -top system_edge_detect_hw_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24644
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:10]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:11]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:12]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:13]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:14]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:16]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:22]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:4]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:9]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:15]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:9]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:10]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:11]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:12]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:13]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:14]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:15]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:16]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:17]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:23]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:24]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:4]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:9]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:16]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:21]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:23]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:28]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:29]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:30]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:31]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:32]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:33]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:34]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:35]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:36]
WARNING: [Synth 8-6901] identifier 'PXL_D_WIDTH' is used before its declaration [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2302.629 ; gain = 410.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_edge_detect_hw_0_0' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ip/system_edge_detect_hw_0_0/synth/system_edge_detect_hw_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_hw' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:1]
INFO: [Synth 8-6157] synthesizing module 'intensity_kernel' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'intensity_kernel' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:1]
INFO: [Synth 8-6157] synthesizing module 'stencil_buf' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:82]
INFO: [Synth 8-6155] done synthesizing module 'stencil_buf' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_kernel' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_kernel' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_hw' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_detect_hw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_edge_detect_hw_0_0' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ip/system_edge_detect_hw_0_0/synth/system_edge_detect_hw_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element vert_cnt_reg was removed.  [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/intensity_kernel.v:105]
WARNING: [Synth 8-6014] Unused sequential element temp_r_reg was removed.  [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:75]
WARNING: [Synth 8-6014] Unused sequential element temp_g_reg was removed.  [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:77]
WARNING: [Synth 8-6014] Unused sequential element temp_b_reg was removed.  [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/edge_kernel.v:79]
WARNING: [Synth 8-7129] Port rst_n in module edge_kernel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2756.383 ; gain = 864.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.289 ; gain = 882.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.289 ; gain = 882.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 2774.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2889.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 2889.031 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stencil_buf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                                0 |                               00
                    EDGE |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stencil_buf'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ipshared/cf93/src/stencil_buf.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2570  
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/sb0/FSM_sequential_next_state_reg) is unused and will be removed from module system_edge_detect_hw_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_edge_detect_hw_0_0 | inst/sb0/st_buf_reg[1280][7]   | 1279   | 16    | YES          | NO                 | YES               | 0      | 640     | 
|system_edge_detect_hw_0_0 | inst/ik0/r4_s_axis_tvalid_reg  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_edge_detect_hw_0_0 | inst/ik0/r4_s_axis_tuser_reg   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_edge_detect_hw_0_0 | inst/ik0/r4_s_axis_tlast_reg   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_edge_detect_hw_0_0 | inst/ik0/r4_org_pixels_reg[23] | 4      | 23    | YES          | NO                 | YES               | 23     | 0       | 
+--------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    43|
|2     |LUT1    |    11|
|3     |LUT2    |   162|
|4     |LUT3    |    50|
|5     |LUT4    |    25|
|6     |LUT5    |    24|
|7     |LUT6    |    25|
|8     |SRL16E  |    26|
|9     |SRLC32E |   640|
|10    |FDCE    |   178|
|11    |FDPE    |  1326|
|12    |FDRE    |   131|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2889.031 ; gain = 882.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2889.031 ; gain = 997.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2889.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_edge_detect_hw_0_0' is not ideal for floorplanning, since the cellview 'stencil_buf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d721866a
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 2889.031 ; gain = 1375.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.runs/system_edge_detect_hw_0_0_synth_1/system_edge_detect_hw_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_edge_detect_hw_0_0, cache-ID = 3924c253ab80c796
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.runs/system_edge_detect_hw_0_0_synth_1/system_edge_detect_hw_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_edge_detect_hw_0_0_utilization_synth.rpt -pb system_edge_detect_hw_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 23:18:08 2025...
