=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 169 8 2 1 156
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 161 8 2 1 149
=====================  add6n.aag =====================
[LOG] Relation determinization time: 1.38 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 693 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 692 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.37/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.15/0 sec, 1.2/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.71/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.64/0.64 sec )
[LOG] Total clause minimization time: 0.64/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.38 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.65 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 811 12 2 1 792
=====================  add6y.aag =====================
[LOG] Relation determinization time: 1.73 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 688 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 688 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.73/2 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.14/0 sec, 1.57/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.79/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.73/0.73 sec )
[LOG] Total clause minimization time: 0.94/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.84/0.84 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.73 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.01 sec (Real time) / 1.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 781 12 2 1 761
=====================  add8n.aag =====================
[LOG] Relation determinization time: 9.77 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 3597 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3596 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.76/10 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.14/1 sec, 1.59/1 sec, 3.07/3 sec, 4.93/5 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 3.45/2 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.72/0.72 sec, 1.24/1.24 sec, 1.43/1.43 sec )
[LOG] Total clause minimization time: 6.19/8 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.86/0.86 sec, 1.81/1.81 sec, 3.41/3.41 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 9.77 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.49 sec (Real time) / 10.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3759 16 2 1 3734
=====================  add8y.aag =====================
[LOG] Relation determinization time: 9.67 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 3644 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3642 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.66/9 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.15/0 sec, 1.43/1 sec, 3.13/3 sec, 4.93/5 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 3.55/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.65/0.65 sec, 1.35/1.35 sec, 1.49/1.49 sec )
[LOG] Total clause minimization time: 6.06/6 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.78/0.78 sec, 1.77/1.77 sec, 3.41/3.41 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 9.67 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.39 sec (Real time) / 9.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3769 16 2 1 3745
=====================  add10n.aag =====================
[LOG] Relation determinization time: 73.06 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 15804 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15802 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 73.01/73 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.15/0 sec, 1.48/2 sec, 3.09/3 sec, 4.88/5 sec, 13.37/13 sec, 50/50 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 10.77/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.73/0.73 sec, 1.27/1.27 sec, 1.42/1.42 sec, 2.33/2.33 sec, 4.97/4.97 sec )
[LOG] Total clause minimization time: 61.1/60 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.75/0.75 sec, 1.8/1.8 sec, 3.38/3.38 sec, 10.81/10.81 sec, 44.23/44.23 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 73.06 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.91 sec (Real time) / 72.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.98 sec (Real time) / 2.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.85 sec (Real time) / 6.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16009 20 2 1 15979
=====================  add10y.aag =====================
[LOG] Relation determinization time: 72.81 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 15725 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15723 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 72.78/73 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.15/0 sec, 1.28/1 sec, 3.06/3 sec, 5/5 sec, 13.52/14 sec, 49.74/50 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 10.79/10 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.52/0.52 sec, 1.24/1.24 sec, 1.52/1.52 sec, 2.37/2.37 sec, 5.09/5.09 sec )
[LOG] Total clause minimization time: 60.55/61 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.76/0.76 sec, 1.81/1.81 sec, 3.36/3.36 sec, 10.82/10.82 sec, 43.67/43.67 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 72.81 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.83 sec (Real time) / 73.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.08 sec (Real time) / 3.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.87 sec (Real time) / 7.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15884 20 2 1 15854
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1280.28 sec CPU time.
[LOG] Relation determinization time: 1289 sec real time.
[LOG] Final circuit size: 68653 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68651 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1280.04/1280 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.16/0 sec, 1.65/2 sec, 3.1/3 sec, 5.06/5 sec, 14.05/14 sec, 52.49/52 sec, 229.72/230 sec, 973.76/974 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 99.29/106 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.79/0.79 sec, 1.3/1.3 sec, 1.41/1.41 sec, 2.35/2.35 sec, 4.66/4.66 sec, 17.89/17.89 sec, 70.82/70.82 sec )
[LOG] Total clause minimization time: 1151.23/1145 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.85/0.85 sec, 1.79/1.79 sec, 3.59/3.59 sec, 11.38/11.38 sec, 46.88/46.88 sec, 207.35/207.35 sec, 879.25/879.25 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1280.28 sec CPU time.
[LOG] Overall execution time: 1289 sec real time.
Synthesis time: 1288.76 sec (Real time) / 1262.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.26 sec (Real time) / 11.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 178.42 sec (Real time) / 178.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68902 24 2 1 68866
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1317.69 sec CPU time.
[LOG] Relation determinization time: 1326 sec real time.
[LOG] Final circuit size: 68736 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68734 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1317.45/1317 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.15/0 sec, 1.36/1 sec, 3.11/3 sec, 5.2/6 sec, 13.89/13 sec, 50.58/51 sec, 233.79/234 sec, 1009.33/1009 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 101.97/94 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.7/0.7 sec, 1.34/1.34 sec, 1.51/1.51 sec, 2.32/2.32 sec, 4.93/4.93 sec, 17.03/17.03 sec, 74.08/74.08 sec )
[LOG] Total clause minimization time: 1183.47/1198 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.65/0.65 sec, 1.75/1.75 sec, 3.62/3.62 sec, 11.3/11.3 sec, 44.38/44.38 sec, 212.34/212.34 sec, 909.31/909.31 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1317.69 sec CPU time.
[LOG] Overall execution time: 1326 sec real time.
Synthesis time: 1326.74 sec (Real time) / 1297.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.36 sec (Real time) / 12.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 215.64 sec (Real time) / 215.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68929 24 2 1 68893
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9825.37 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9827.70 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9812.10 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9826.28 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.42 sec (Real time) / 6.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.22 sec (Real time) / 4.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1113.45 sec (Real time) / 1106.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1840.15 sec (Real time) / 1830.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9969.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.99 sec (Real time) / 1.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9970.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 978.77 sec (Real time) / 972.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9973.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.35/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.15/0 sec (0.1/0.1 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.41 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.29/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.1/0 sec (0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.22/0.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/1 sec (0.29/1 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/1 sec (0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.24/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.19/0.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 25.12 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.02/25 sec (11.64/11 sec, 10.74/11 sec, 2.29/2 sec, 0.31/1 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 14.87/14 sec (1.49/1.49 sec, 10.74/10.74 sec, 2.29/2.29 sec, 0.31/0.31 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.11/11 sec (9.11/9.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 25.12 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.34 sec (Real time) / 22.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.4 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.33/22 sec (10.81/11 sec, 10.29/10 sec, 1.23/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.56/12 sec (1.04/1.04 sec, 10.29/10.29 sec, 1.23/1.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.58/7 sec (8.58/8.58 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.4 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.64 sec (Real time) / 20.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 25.28 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.18/25 sec (10.25/10 sec, 11.4/11 sec, 3.11/4 sec, 0.42/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 16.23/17 sec (1.3/1.3 sec, 11.4/11.4 sec, 3.11/3.11 sec, 0.42/0.42 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.9/7 sec (7.9/7.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 25.28 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.74 sec (Real time) / 23.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 23.94 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.84/24 sec (9.15/9 sec, 11.14/11 sec, 2.59/3 sec, 0.84/0 sec, 0.11/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 16.13/15 sec (1.44/1.44 sec, 11.14/11.14 sec, 2.59/2.59 sec, 0.84/0.84 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.54/8 sec (6.54/6.54 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.94 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.15 sec (Real time) / 21.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 475.68 sec CPU time.
[LOG] Relation determinization time: 476 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 475.21/475 sec (68.85/69 sec, 242.56/243 sec, 144.73/144 sec, 13.59/14 sec, 4.38/4 sec, 0.97/1 sec, 0.12/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 419.88/424 sec (13.53/13.53 sec, 242.55/242.55 sec, 144.73/144.73 sec, 13.59/13.59 sec, 4.38/4.38 sec, 0.97/0.97 sec, 0.12/0.12 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 40.5/42 sec (40.5/40.5 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 475.68 sec CPU time.
[LOG] Overall execution time: 476 sec real time.
Synthesis time: 475.96 sec (Real time) / 451.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 318.93 sec CPU time.
[LOG] Relation determinization time: 319 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 318.47/319 sec (60.08/60 sec, 181.17/181 sec, 63.15/64 sec, 10.45/10 sec, 3.17/3 sec, 0.39/1 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 270.63/269 sec (12.25/12.25 sec, 181.16/181.16 sec, 63.15/63.15 sec, 10.45/10.45 sec, 3.17/3.17 sec, 0.39/0.39 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 34.78/33 sec (34.78/34.78 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 318.93 sec CPU time.
[LOG] Overall execution time: 319 sec real time.
Synthesis time: 319.23 sec (Real time) / 296.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9216.73 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9287.82 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9278.23 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5823.08 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5844.19 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5797.45 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 412 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 411 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.1/0 sec, 0.24/1 sec, 0.11/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 190 (3, 6, 13, 37, 47, 45, 27, 12 )
[LOG] Total clause computation time: 0.27/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.22/0.22 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2138 --> 865 (32 --> 2, 75 --> 12, 168 --> 42, 468 --> 194, 552 --> 251, 484 --> 224, 260 --> 110, 99 --> 30 )
[LOG] Average clause size reduction: 11.2526 --> 4.55263 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6486 --> 5.24324, 11.7447 --> 5.34043, 10.7556 --> 4.97778, 9.62963 --> 4.07407, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 555 8 0 1 540
=====================  mult5.aag =====================
[LOG] Relation determinization time: 6.42 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1798 new AND gates.
[LOG] Size before ABC: 4340 AND gates.
[LOG] Size after ABC: 1797 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.42/7 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.25/1 sec, 1.88/1 sec, 2/2 sec, 2.05/3 sec, 0.14/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 672 (3, 6, 12, 39, 130, 163, 139, 100, 51, 29 )
[LOG] Total clause computation time: 1.94/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0.06/0.06 sec, 1.75/1.75 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 4.44/6 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.14/0.14 sec, 1.82/1.82 sec, 0.23/0.23 sec, 2.03/2.03 sec, 0.14/0.14 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 9600 --> 4340 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 2064 --> 942, 2430 --> 1183, 1932 --> 969, 1287 --> 610, 600 --> 271, 308 --> 106 )
[LOG] Average clause size reduction: 14.2857 --> 6.45833 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.8769 --> 7.24615, 14.908 --> 7.25767, 13.8993 --> 6.97122, 12.87 --> 6.1, 11.7647 --> 5.31373, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 6.42 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.88 sec (Real time) / 6.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2034 10 0 1 2015
=====================  mult6.aag =====================
[LOG] Relation determinization time: 38.49 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 7676 new AND gates.
[LOG] Size before ABC: 22492 AND gates.
[LOG] Size after ABC: 7675 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 38.48/38 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec, 0.31/0 sec, 4.4/5 sec, 7.25/7 sec, 9.61/10 sec, 4.75/4 sec, 3.41/4 sec, 1.64/1 sec, 7.05/7 sec )
[LOG] Nr of iterations: 2678 (3, 6, 12, 39, 135, 471, 635, 578, 386, 249, 120, 44 )
[LOG] Total clause computation time: 10.34/9 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.12/0.12 sec, 1.86/1.86 sec, 2.54/2.54 sec, 2.84/2.84 sec, 0.46/0.46 sec, 0.35/0.35 sec, 0.13/0.13 sec, 2.03/2.03 sec )
[LOG] Total clause minimization time: 27.63/26 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.19/0.19 sec, 2.53/2.53 sec, 4.62/4.62 sec, 6.64/6.64 sec, 4.13/4.13 sec, 2.99/2.99 sec, 1.47/1.47 sec, 5.01/5.01 sec )
[LOG] Total clause size reduction: 46139 --> 22492 (48 --> 2, 115 --> 12, 242 --> 41, 798 --> 204, 2680 --> 976, 8930 --> 4267, 11412 --> 5871, 9809 --> 5204, 6160 --> 3160, 3720 --> 1806, 1666 --> 743, 559 --> 206 )
[LOG] Average clause size reduction: 17.2289 --> 8.39881 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.41667, 20.4615 --> 5.23077, 19.8519 --> 7.22963, 18.9597 --> 9.05945, 17.9717 --> 9.24567, 16.9706 --> 9.00346, 15.9585 --> 8.18653, 14.9398 --> 7.25301, 13.8833 --> 6.19167, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 38.49 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 39.84 sec (Real time) / 39.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.06 sec (Real time) / 4.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.58 sec (Real time) / 4.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8021 12 0 1 7998
=====================  mult7.aag =====================
[LOG] Relation determinization time: 404.83 sec CPU time.
[LOG] Relation determinization time: 411 sec real time.
[LOG] Final circuit size: 29676 new AND gates.
[LOG] Size before ABC: 103686 AND gates.
[LOG] Size after ABC: 29675 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 404.72/404 sec (0.04/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.33/0 sec, 4.64/5 sec, 15.09/15 sec, 64.18/64 sec, 89.22/89 sec, 103.56/104 sec, 68.83/69 sec, 37.01/37 sec, 15.79/15 sec, 5.99/6 sec )
[LOG] Nr of iterations: 10139 (3, 6, 11, 38, 131, 478, 1788, 2280, 2076, 1568, 942, 494, 228, 96 )
[LOG] Total clause computation time: 47.32/49 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.12/0.12 sec, 1.82/1.82 sec, 2.95/2.95 sec, 7.21/7.21 sec, 9.44/9.44 sec, 13.96/13.96 sec, 6.27/6.27 sec, 3.36/3.36 sec, 1.6/1.6 sec, 0.57/0.57 sec )
[LOG] Total clause minimization time: 348.18/351 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.21/0.21 sec, 2.79/2.79 sec, 11.88/11.88 sec, 56.23/56.23 sec, 77.83/77.83 sec, 87.22/87.22 sec, 60.55/60.55 sec, 32.56/32.56 sec, 13.63/13.63 sec, 5.22/5.22 sec )
[LOG] Total clause size reduction: 204289 --> 103686 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 200, 3120 --> 942, 10971 --> 4333, 39314 --> 19432, 47859 --> 25242, 41500 --> 22673, 29773 --> 16033, 16938 --> 8633, 8381 --> 3992, 3632 --> 1614, 1425 --> 542 )
[LOG] Average clause size reduction: 20.1488 --> 10.2265 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.26316, 23.8168 --> 7.19084, 22.9519 --> 9.06485, 21.9877 --> 10.868, 20.9908 --> 11.0711, 19.9904 --> 10.9215, 18.9879 --> 10.2251, 17.9809 --> 9.16454, 16.9656 --> 8.08097, 15.9298 --> 7.07895, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 404.83 sec CPU time.
[LOG] Overall execution time: 411 sec real time.
Synthesis time: 410.93 sec (Real time) / 404.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.21 sec (Real time) / 23.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.20 sec (Real time) / 56.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30158 14 0 1 30131
=====================  mult8.aag =====================
[LOG] Relation determinization time: 9190.92 sec CPU time.
[LOG] Relation determinization time: 9211 sec real time.
[LOG] Final circuit size: 122124 new AND gates.
[LOG] Size before ABC: 482590 AND gates.
[LOG] Size after ABC: 122123 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 9190.43/9190 sec (0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.05/0 sec, 0.38/1 sec, 4.85/5 sec, 17.25/17 sec, 191.1/191 sec, 943.62/944 sec, 2147.49/2147 sec, 2448.4/2448 sec, 1682.83/1683 sec, 956.29/956 sec, 507.12/507 sec, 225.07/225 sec, 65.92/66 sec )
[LOG] Nr of iterations: 39908 (3, 6, 12, 38, 134, 481, 1789, 6669, 8765, 8216, 6114, 3786, 2051, 1132, 531, 181 )
[LOG] Total clause computation time: 860.43/861 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.12/0.12 sec, 1.8/1.8 sec, 3.26/3.26 sec, 19.24/19.24 sec, 82.44/82.44 sec, 325.22/325.22 sec, 185.6/185.6 sec, 118.98/118.98 sec, 67.56/67.56 sec, 35.4/35.4 sec, 16.15/16.15 sec, 4.62/4.62 sec )
[LOG] Total clause minimization time: 8128.99/8117 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.26/0.26 sec, 3.01/3.01 sec, 13.82/13.82 sec, 169.16/169.16 sec, 839.96/839.96 sec, 1784.16/1784.16 sec, 2208.68/2208.68 sec, 1522.92/1522.92 sec, 866.58/866.58 sec, 458.76/458.76 sec, 202.42/202.42 sec, 59.19/59.19 sec )
[LOG] Total clause size reduction: 919835 --> 482590 (64 --> 2, 155 --> 12, 330 --> 41, 1073 --> 202, 3724 --> 961, 12960 --> 4344, 46488 --> 19439, 166700 --> 84719, 210336 --> 113648, 188945 --> 105182, 134486 --> 74695, 79485 --> 42506, 41000 --> 20989, 21489 --> 10295, 9540 --> 4347, 3060 --> 1208 )
[LOG] Average clause size reduction: 23.0489 --> 12.0926 (21.3333 --> 0.666667, 25.8333 --> 2, 27.5 --> 3.41667, 28.2368 --> 5.31579, 27.791 --> 7.17164, 26.9439 --> 9.03119, 25.9855 --> 10.8658, 24.9963 --> 12.7034, 23.9973 --> 12.9661, 22.9972 --> 12.8021, 21.9964 --> 12.217, 20.9945 --> 11.2272, 19.9902 --> 10.2335, 18.9832 --> 9.09452, 17.9661 --> 8.18644, 16.9061 --> 6.67403 )
[LOG] Overall execution time: 9190.92 sec CPU time.
[LOG] Overall execution time: 9211 sec real time.
Synthesis time: 9210.58 sec (Real time) / 9120.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 465.40 sec (Real time) / 464.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1442.96 sec (Real time) / 1442.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 122759 16 0 1 122728
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9904.25 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9912.77 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.13/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.13/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/1 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.44/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.44/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0.06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/1 sec (0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.14/1 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.31/1 sec (0.15/1 sec, 0.01/0 sec, 0.07/0 sec, 0.08/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 46 (10, 10, 6, 2, 10, 8 )
[LOG] Total clause computation time: 0.14/0 sec (0.07/0.07 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.17/1 sec (0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1187 --> 87 (288 --> 17, 279 --> 22, 150 --> 15, 29 --> 0, 252 --> 20, 189 --> 13 )
[LOG] Average clause size reduction: 25.8043 --> 1.8913 (28.8 --> 1.7, 27.9 --> 2.2, 25 --> 2.5, 14.5 --> 0, 25.2 --> 2, 23.625 --> 1.625 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 227 5 21 1 196
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.83 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 119 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.77/2 sec (1.35/2 sec, 0.02/0 sec, 0.24/0 sec, 0.01/0 sec, 0.06/0 sec, 0.08/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 85 (20, 20, 6, 6, 7, 20, 6 )
[LOG] Total clause computation time: 0.68/1 sec (0.49/0.49 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.09/1 sec (0.86/0.86 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2693 --> 193 (703 --> 50, 684 --> 53, 175 --> 11, 170 --> 10, 198 --> 11, 608 --> 48, 155 --> 10 )
[LOG] Average clause size reduction: 31.6824 --> 2.27059 (35.15 --> 2.5, 34.2 --> 2.65, 29.1667 --> 1.83333, 28.3333 --> 1.66667, 28.2857 --> 1.57143, 30.4 --> 2.4, 25.8333 --> 1.66667 )
[LOG] Overall execution time: 1.83 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.05 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 325 6 24 1 288
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 3.3 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 224 new AND gates.
[LOG] Size before ABC: 418 AND gates.
[LOG] Size after ABC: 223 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.14/3 sec (2.58/3 sec, 0.07/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.21/0 sec, 0.12/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 128 (22, 21, 6, 11, 15, 16, 11, 20, 6 )
[LOG] Total clause computation time: 1.67/1 sec (1.43/1.43 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.46/2 sec (1.14/1.14 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause size reduction: 4693 --> 418 (903 --> 81, 840 --> 70, 205 --> 6, 400 --> 37, 546 --> 39, 570 --> 67, 370 --> 53, 684 --> 56, 175 --> 9 )
[LOG] Average clause size reduction: 36.6641 --> 3.26562 (41.0455 --> 3.68182, 40 --> 3.33333, 34.1667 --> 1, 36.3636 --> 3.36364, 36.4 --> 2.6, 35.625 --> 4.1875, 33.6364 --> 4.81818, 34.2 --> 2.8, 29.1667 --> 1.5 )
[LOG] Overall execution time: 3.3 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.52 sec (Real time) / 3.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 468 7 27 1 426
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 3.56 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 326 new AND gates.
[LOG] Size before ABC: 562 AND gates.
[LOG] Size after ABC: 326 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.15/3 sec (1.93/2 sec, 0.21/0 sec, 0.09/0 sec, 0.09/0 sec, 0.06/0 sec, 0.04/0 sec, 0.12/0 sec, 0.19/0 sec, 0.41/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 155 (36, 24, 9, 9, 7, 5, 14, 18, 27, 6 )
[LOG] Total clause computation time: 1.62/1 sec (1.12/1.12 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.52/1 sec (0.8/0.8 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6403 --> 562 (1680 --> 165, 1081 --> 78, 368 --> 16, 360 --> 22, 264 --> 13, 172 --> 6, 546 --> 55, 697 --> 96, 1040 --> 102, 195 --> 9 )
[LOG] Average clause size reduction: 41.3097 --> 3.62581 (46.6667 --> 4.58333, 45.0417 --> 3.25, 40.8889 --> 1.77778, 40 --> 2.44444, 37.7143 --> 1.85714, 34.4 --> 1.2, 39 --> 3.92857, 38.7222 --> 5.33333, 38.5185 --> 3.77778, 32.5 --> 1.5 )
[LOG] Overall execution time: 3.56 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.82 sec (Real time) / 3.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 616 8 30 1 568
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 9.78 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 455 new AND gates.
[LOG] Size before ABC: 854 AND gates.
[LOG] Size after ABC: 455 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.98/9 sec (1.07/1 sec, 0.04/0 sec, 3.51/4 sec, 0.14/0 sec, 0.07/0 sec, 0.11/0 sec, 0.13/0 sec, 0.83/1 sec, 0.4/1 sec, 1.21/1 sec, 0.64/0 sec, 0.83/1 sec )
[LOG] Nr of iterations: 232 (9, 10, 29, 12, 6, 15, 17, 16, 31, 46, 25, 16 )
[LOG] Total clause computation time: 2.89/4 sec (0.53/0.53 sec, 0/0 sec, 0.8/0.8 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.74/0.74 sec, 0.17/0.17 sec, 0.39/0.39 sec, 0.12/0.12 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 6.07/5 sec (0.54/0.54 sec, 0.04/0.04 sec, 2.71/2.71 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.81/0.81 sec, 0.52/0.52 sec, 0.7/0.7 sec )
[LOG] Total clause size reduction: 10441 --> 854 (432 --> 16, 477 --> 23, 1456 --> 81, 561 --> 19, 250 --> 7, 686 --> 33, 768 --> 35, 705 --> 63, 1380 --> 146, 2025 --> 271, 1056 --> 99, 645 --> 61 )
[LOG] Average clause size reduction: 45.0043 --> 3.68103 (48 --> 1.77778, 47.7 --> 2.3, 50.2069 --> 2.7931, 46.75 --> 1.58333, 41.6667 --> 1.16667, 45.7333 --> 2.2, 45.1765 --> 2.05882, 44.0625 --> 3.9375, 44.5161 --> 4.70968, 44.0217 --> 5.8913, 42.24 --> 3.96, 40.3125 --> 3.8125 )
[LOG] Overall execution time: 9.79 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.38 sec (Real time) / 9.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 793 9 33 1 739
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 16.23 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 694 new AND gates.
[LOG] Size before ABC: 1292 AND gates.
[LOG] Size after ABC: 694 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.08/15 sec (2.24/2 sec, 0.06/0 sec, 1.93/2 sec, 0.35/0 sec, 0.19/0 sec, 0.1/0 sec, 0.13/1 sec, 0.09/0 sec, 1.6/1 sec, 0.73/1 sec, 2.77/3 sec, 1.27/1 sec, 3.62/4 sec )
[LOG] Nr of iterations: 301 (6, 11, 42, 17, 17, 11, 11, 10, 16, 31, 55, 55, 19 )
[LOG] Total clause computation time: 5.92/8 sec (1.12/1.12 sec, 0.02/0.02 sec, 0.89/0.89 sec, 0.11/0.11 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.33/0.33 sec, 1.51/1.51 sec, 0.49/0.49 sec, 1.11/1.11 sec )
[LOG] Total clause minimization time: 9.09/7 sec (1.12/1.12 sec, 0.04/0.04 sec, 1.04/1.04 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.06/0.06 sec, 1.28/1.28 sec, 0.4/0.4 sec, 1.25/1.25 sec, 0.78/0.78 sec, 2.5/2.5 sec )
[LOG] Total clause size reduction: 14587 --> 1292 (290 --> 8, 570 --> 39, 2296 --> 153, 880 --> 54, 864 --> 34, 530 --> 20, 520 --> 32, 459 --> 19, 750 --> 67, 1470 --> 138, 2592 --> 324, 2538 --> 316, 828 --> 88 )
[LOG] Average clause size reduction: 48.4618 --> 4.29236 (48.3333 --> 1.33333, 51.8182 --> 3.54545, 54.6667 --> 3.64286, 51.7647 --> 3.17647, 50.8235 --> 2, 48.1818 --> 1.81818, 47.2727 --> 2.90909, 45.9 --> 1.9, 46.875 --> 4.1875, 47.4194 --> 4.45161, 47.1273 --> 5.89091, 46.1455 --> 5.74545, 43.5789 --> 4.63158 )
[LOG] Overall execution time: 16.23 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.52 sec (Real time) / 15.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.80 sec (Real time) / 2.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1075 10 35 1 1017
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 22.16 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 917 new AND gates.
[LOG] Size before ABC: 1764 AND gates.
[LOG] Size after ABC: 917 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.63/20 sec (2.04/2 sec, 0.14/0 sec, 2.31/2 sec, 0.23/0 sec, 0.28/1 sec, 0.21/0 sec, 0.15/0 sec, 0.14/0 sec, 1.71/2 sec, 0.22/0 sec, 0.95/1 sec, 4.26/4 sec, 3.17/3 sec, 4.82/5 sec )
[LOG] Nr of iterations: 384 (6, 23, 32, 13, 11, 20, 13, 9, 27, 13, 34, 86, 77, 20 )
[LOG] Total clause computation time: 9.11/9 sec (1.02/1.02 sec, 0.01/0.01 sec, 1.03/1.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0/0 sec, 0.44/0.44 sec, 3.33/3.33 sec, 2.07/2.07 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 11.4/11 sec (1.02/1.02 sec, 0.12/0.12 sec, 1.27/1.27 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.12/0.12 sec, 1.35/1.35 sec, 0.22/0.22 sec, 0.5/0.5 sec, 0.89/0.89 sec, 1.07/1.07 sec, 4.03/4.03 sec )
[LOG] Total clause size reduction: 19817 --> 1764 (310 --> 10, 1342 --> 80, 1860 --> 105, 708 --> 21, 580 --> 16, 1083 --> 58, 672 --> 35, 440 --> 13, 1404 --> 140, 636 --> 33, 1716 --> 182, 4335 --> 536, 3800 --> 454, 931 --> 81 )
[LOG] Average clause size reduction: 51.6068 --> 4.59375 (51.6667 --> 1.66667, 58.3478 --> 3.47826, 58.125 --> 3.28125, 54.4615 --> 1.61538, 52.7273 --> 1.45455, 54.15 --> 2.9, 51.6923 --> 2.69231, 48.8889 --> 1.44444, 52 --> 5.18519, 48.9231 --> 2.53846, 50.4706 --> 5.35294, 50.407 --> 6.23256, 49.3506 --> 5.8961, 46.55 --> 4.05 )
[LOG] Overall execution time: 22.16 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.51 sec (Real time) / 21.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.43 sec (Real time) / 5.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1340 11 37 1 1278
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 44.08 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1045 new AND gates.
[LOG] Size before ABC: 1948 AND gates.
[LOG] Size after ABC: 1045 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.17/39 sec (7.17/8 sec, 0.19/0 sec, 3.89/4 sec, 0.71/0 sec, 0.41/1 sec, 0.54/0 sec, 0.42/1 sec, 0.45/0 sec, 5.01/5 sec, 0.55/1 sec, 4.11/4 sec, 0.52/0 sec, 3.04/3 sec, 7.56/8 sec, 3.6/4 sec )
[LOG] Nr of iterations: 387 (6, 8, 35, 10, 13, 7, 7, 13, 35, 7, 48, 10, 61, 90, 37 )
[LOG] Total clause computation time: 13.66/13 sec (3.74/3.74 sec, 0.06/0.06 sec, 1.78/1.78 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.84/0.84 sec, 0.02/0.02 sec, 1.36/1.36 sec, 0.04/0.04 sec, 1.41/1.41 sec, 3.64/3.64 sec, 0.69/0.69 sec )
[LOG] Total clause minimization time: 24.3/26 sec (3.42/3.42 sec, 0.12/0.12 sec, 2.1/2.1 sec, 0.66/0.66 sec, 0.4/0.4 sec, 0.54/0.54 sec, 0.4/0.4 sec, 0.43/0.43 sec, 4.12/4.12 sec, 0.51/0.51 sec, 2.73/2.73 sec, 0.48/0.48 sec, 1.63/1.63 sec, 3.87/3.87 sec, 2.89/2.89 sec )
[LOG] Total clause size reduction: 21348 --> 1948 (335 --> 9, 462 --> 27, 2210 --> 129, 576 --> 13, 756 --> 28, 372 --> 8, 366 --> 7, 720 --> 40, 2006 --> 184, 348 --> 16, 2679 --> 323, 504 --> 16, 3300 --> 348, 4806 --> 650, 1908 --> 150 )
[LOG] Average clause size reduction: 55.1628 --> 5.03359 (55.8333 --> 1.5, 57.75 --> 3.375, 63.1429 --> 3.68571, 57.6 --> 1.3, 58.1538 --> 2.15385, 53.1429 --> 1.14286, 52.2857 --> 1, 55.3846 --> 3.07692, 57.3143 --> 5.25714, 49.7143 --> 2.28571, 55.8125 --> 6.72917, 50.4 --> 1.6, 54.0984 --> 5.70492, 53.4 --> 7.22222, 51.5676 --> 4.05405 )
[LOG] Overall execution time: 44.09 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.47 sec (Real time) / 42.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.66 sec (Real time) / 4.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1518 12 40 1 1451
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 34.28 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 1284 new AND gates.
[LOG] Size before ABC: 2458 AND gates.
[LOG] Size after ABC: 1284 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.35/32 sec (3.32/3 sec, 0.14/1 sec, 3.32/3 sec, 0.45/0 sec, 0.46/1 sec, 0.29/0 sec, 0.41/0 sec, 0.21/1 sec, 1.56/1 sec, 0.38/1 sec, 2.88/2 sec, 0.24/1 sec, 0.23/0 sec, 7.97/8 sec, 4.06/4 sec, 3.04/3 sec, 3.39/3 sec )
[LOG] Nr of iterations: 481 (8, 11, 44, 18, 10, 10, 23, 13, 35, 18, 44, 16, 9, 85, 70, 39, 28 )
[LOG] Total clause computation time: 11.16/9 sec (1.66/1.66 sec, 0.06/0.06 sec, 1.02/1.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.72/0.72 sec, 0.01/0.01 sec, 2.22/2.22 sec, 0.02/0.02 sec, 0.02/0.02 sec, 3.62/3.62 sec, 0.76/0.76 sec, 0.53/0.53 sec, 0.42/0.42 sec )
[LOG] Total clause minimization time: 21.1/23 sec (1.66/1.66 sec, 0.08/0.08 sec, 2.29/2.29 sec, 0.4/0.4 sec, 0.45/0.45 sec, 0.27/0.27 sec, 0.38/0.38 sec, 0.21/0.21 sec, 0.84/0.84 sec, 0.37/0.37 sec, 0.66/0.66 sec, 0.22/0.22 sec, 0.21/0.21 sec, 4.32/4.32 sec, 3.27/3.27 sec, 2.51/2.51 sec, 2.96/2.96 sec )
[LOG] Total clause size reduction: 29252 --> 2458 (511 --> 12, 720 --> 29, 3053 --> 174, 1190 --> 40, 621 --> 13, 612 --> 13, 1474 --> 71, 792 --> 24, 2210 --> 221, 1088 --> 64, 2709 --> 276, 930 --> 40, 488 --> 16, 5040 --> 604, 4071 --> 552, 2204 --> 181, 1539 --> 128 )
[LOG] Average clause size reduction: 60.815 --> 5.11019 (63.875 --> 1.5, 65.4545 --> 2.63636, 69.3864 --> 3.95455, 66.1111 --> 2.22222, 62.1 --> 1.3, 61.2 --> 1.3, 64.087 --> 3.08696, 60.9231 --> 1.84615, 63.1429 --> 6.31429, 60.4444 --> 3.55556, 61.5682 --> 6.27273, 58.125 --> 2.5, 54.2222 --> 1.77778, 59.2941 --> 7.10588, 58.1571 --> 7.88571, 56.5128 --> 4.64103, 54.9643 --> 4.57143 )
[LOG] Overall execution time: 34.28 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.71 sec (Real time) / 33.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.60 sec (Real time) / 7.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1820 13 43 1 1747
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 44.15 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 1531 new AND gates.
[LOG] Size before ABC: 2949 AND gates.
[LOG] Size after ABC: 1531 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.62/41 sec (2.97/3 sec, 0.16/0 sec, 3.7/3 sec, 0.72/1 sec, 0.28/0 sec, 2.13/3 sec, 0.16/0 sec, 0.18/0 sec, 1.74/2 sec, 0.23/0 sec, 2.96/3 sec, 0.47/0 sec, 0.22/1 sec, 0.23/0 sec, 12.83/13 sec, 5.57/5 sec, 3.09/3 sec, 3.98/4 sec )
[LOG] Nr of iterations: 590 (9, 12, 51, 23, 18, 9, 10, 20, 23, 10, 61, 27, 12, 19, 92, 104, 63, 27 )
[LOG] Total clause computation time: 14.55/15 sec (1.45/1.45 sec, 0.04/0.04 sec, 1.34/1.34 sec, 0.26/0.26 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.72/0.72 sec, 0/0 sec, 1.32/1.32 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 4.56/4.56 sec, 3.23/3.23 sec, 0.59/0.59 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 26.98/26 sec (1.52/1.52 sec, 0.12/0.12 sec, 2.36/2.36 sec, 0.46/0.46 sec, 0.25/0.25 sec, 2.11/2.11 sec, 0.15/0.15 sec, 0.15/0.15 sec, 1.02/1.02 sec, 0.23/0.23 sec, 1.63/1.63 sec, 0.42/0.42 sec, 0.22/0.22 sec, 0.21/0.21 sec, 8.25/8.25 sec, 2.33/2.33 sec, 2.46/2.46 sec, 3.09/3.09 sec )
[LOG] Total clause size reduction: 37810 --> 2949 (616 --> 15, 836 --> 58, 3750 --> 185, 1628 --> 39, 1241 --> 51, 576 --> 13, 639 --> 13, 1330 --> 39, 1518 --> 168, 612 --> 15, 4020 --> 440, 1716 --> 71, 715 --> 21, 1152 --> 38, 5733 --> 610, 6386 --> 737, 3782 --> 313, 1560 --> 123 )
[LOG] Average clause size reduction: 64.0847 --> 4.99831 (68.4444 --> 1.66667, 69.6667 --> 4.83333, 73.5294 --> 3.62745, 70.7826 --> 1.69565, 68.9444 --> 2.83333, 64 --> 1.44444, 63.9 --> 1.3, 66.5 --> 1.95, 66 --> 7.30435, 61.2 --> 1.5, 65.9016 --> 7.21311, 63.5556 --> 2.62963, 59.5833 --> 1.75, 60.6316 --> 2, 62.3152 --> 6.63043, 61.4038 --> 7.08654, 60.0317 --> 4.96825, 57.7778 --> 4.55556 )
[LOG] Overall execution time: 44.15 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.60 sec (Real time) / 42.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.24 sec (Real time) / 13.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2102 14 45 1 2025
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 48.15 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 978 new AND gates.
[LOG] Size before ABC: 1920 AND gates.
[LOG] Size after ABC: 976 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.18/45 sec (8.82/8 sec, 3.07/4 sec, 0.03/0 sec, 1.34/1 sec, 2.29/2 sec, 0.98/1 sec, 0.6/1 sec, 0.45/0 sec, 1.53/2 sec, 0.7/0 sec, 0.4/1 sec, 0.57/0 sec, 0.32/1 sec, 0.46/0 sec, 0.62/1 sec, 0.44/0 sec, 2.54/3 sec, 12.64/12 sec, 7.38/8 sec )
[LOG] Nr of iterations: 472 (6, 2, 9, 25, 35, 15, 20, 8, 25, 22, 16, 35, 22, 26, 29, 28, 77, 26, 46 )
[LOG] Total clause computation time: 19.18/21 sec (6.12/6.12 sec, 3.06/3.06 sec, 0.01/0.01 sec, 0.42/0.42 sec, 0.59/0.59 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0/0 sec, 0.05/0.05 sec, 0.2/0.2 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.57/0.57 sec, 3.14/3.14 sec, 4.17/4.17 sec )
[LOG] Total clause minimization time: 25.79/24 sec (2.7/2.7 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.91/0.91 sec, 1.67/1.67 sec, 0.9/0.9 sec, 0.56/0.56 sec, 0.45/0.45 sec, 1.47/1.47 sec, 0.5/0.5 sec, 0.32/0.32 sec, 0.37/0.37 sec, 0.17/0.17 sec, 0.37/0.37 sec, 0.46/0.46 sec, 0.32/0.32 sec, 1.93/1.93 sec, 9.48/9.48 sec, 3.18/3.18 sec )
[LOG] Total clause size reduction: 31505 --> 1920 (405 --> 17, 80 --> 4, 632 --> 16, 1872 --> 175, 2618 --> 262, 1064 --> 17, 1425 --> 33, 518 --> 10, 1752 --> 46, 1512 --> 45, 1065 --> 47, 2380 --> 120, 1449 --> 61, 1700 --> 100, 1876 --> 136, 1782 --> 93, 4940 --> 387, 1600 --> 135, 2835 --> 216 )
[LOG] Average clause size reduction: 66.7479 --> 4.0678 (67.5 --> 2.83333, 40 --> 2, 70.2222 --> 1.77778, 74.88 --> 7, 74.8 --> 7.48571, 70.9333 --> 1.13333, 71.25 --> 1.65, 64.75 --> 1.25, 70.08 --> 1.84, 68.7273 --> 2.04545, 66.5625 --> 2.9375, 68 --> 3.42857, 65.8636 --> 2.77273, 65.3846 --> 3.84615, 64.6897 --> 4.68966, 63.6429 --> 3.32143, 64.1558 --> 5.02597, 61.5385 --> 5.19231, 61.6304 --> 4.69565 )
[LOG] Overall execution time: 48.15 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.50 sec (Real time) / 46.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.87 sec (Real time) / 8.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1588 15 47 1 1509
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 50.54 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1059 new AND gates.
[LOG] Size before ABC: 2071 AND gates.
[LOG] Size after ABC: 1057 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 48.3/48 sec (4/4 sec, 4.65/5 sec, 0.04/0 sec, 2.5/2 sec, 1.68/2 sec, 1.2/1 sec, 0.21/0 sec, 0.15/0 sec, 0.16/1 sec, 0.27/0 sec, 0.23/0 sec, 0.27/0 sec, 0.3/1 sec, 0.32/0 sec, 0.34/0 sec, 0.36/1 sec, 1.53/1 sec, 1.29/1 sec, 21.38/22 sec, 7.42/7 sec )
[LOG] Nr of iterations: 478 (7, 2, 7, 43, 28, 15, 18, 11, 12, 17, 23, 27, 29, 32, 19, 27, 62, 27, 34, 38 )
[LOG] Total clause computation time: 26.68/26 sec (1.92/1.92 sec, 4.64/4.64 sec, 0.01/0.01 sec, 0.5/0.5 sec, 1.12/1.12 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.64/0.64 sec, 0.1/0.1 sec, 14.79/14.79 sec, 2.25/2.25 sec )
[LOG] Total clause minimization time: 21.5/22 sec (2.08/2.08 sec, 0.01/0.01 sec, 0.03/0.03 sec, 1.99/1.99 sec, 0.54/0.54 sec, 1.19/1.19 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.88/0.88 sec, 1.19/1.19 sec, 6.58/6.58 sec, 5.17/5.17 sec )
[LOG] Total clause size reduction: 33607 --> 2071 (510 --> 19, 84 --> 5, 498 --> 12, 3444 --> 290, 2187 --> 154, 1120 --> 15, 1343 --> 25, 780 --> 13, 847 --> 17, 1216 --> 37, 1650 --> 59, 1924 --> 109, 2044 --> 159, 2232 --> 122, 1278 --> 84, 1820 --> 106, 4209 --> 376, 1768 --> 88, 2211 --> 181, 2442 --> 200 )
[LOG] Average clause size reduction: 70.3075 --> 4.33264 (72.8571 --> 2.71429, 42 --> 2.5, 71.1429 --> 1.71429, 80.093 --> 6.74419, 78.1071 --> 5.5, 74.6667 --> 1, 74.6111 --> 1.38889, 70.9091 --> 1.18182, 70.5833 --> 1.41667, 71.5294 --> 2.17647, 71.7391 --> 2.56522, 71.2593 --> 4.03704, 70.4828 --> 5.48276, 69.75 --> 3.8125, 67.2632 --> 4.42105, 67.4074 --> 3.92593, 67.8871 --> 6.06452, 65.4815 --> 3.25926, 65.0294 --> 5.32353, 64.2632 --> 5.26316 )
[LOG] Overall execution time: 50.55 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 50.91 sec (Real time) / 49.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.37 sec (Real time) / 9.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1703 16 49 1 1620
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 47.57 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 1356 new AND gates.
[LOG] Size before ABC: 2680 AND gates.
[LOG] Size after ABC: 1355 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.15/44 sec (5.12/5 sec, 0.07/0 sec, 0.02/0 sec, 3.46/4 sec, 1.84/1 sec, 0.37/1 sec, 0.28/0 sec, 0.21/0 sec, 0.21/1 sec, 0.25/0 sec, 0.3/0 sec, 0.3/0 sec, 0.37/1 sec, 0.37/0 sec, 0.33/0 sec, 0.3/1 sec, 3.82/4 sec, 1.08/1 sec, 0.86/1 sec, 15.35/15 sec, 9.24/9 sec )
[LOG] Nr of iterations: 512 (6, 3, 6, 46, 21, 24, 25, 10, 14, 13, 16, 17, 20, 17, 17, 12, 96, 39, 34, 33, 43 )
[LOG] Total clause computation time: 15.86/16 sec (1.9/1.9 sec, 0/0 sec, 0.02/0.02 sec, 1.89/1.89 sec, 1.22/1.22 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.14/0.14 sec, 1.6/1.6 sec, 0.1/0.1 sec, 0.14/0.14 sec, 4.1/4.1 sec, 4.16/4.16 sec )
[LOG] Total clause minimization time: 28.07/28 sec (3.22/3.22 sec, 0.07/0.07 sec, 0/0 sec, 1.56/1.56 sec, 0.61/0.61 sec, 0.34/0.34 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.15/0.15 sec, 2.18/2.18 sec, 0.96/0.96 sec, 0.71/0.71 sec, 11.22/11.22 sec, 5.05/5.05 sec )
[LOG] Total clause size reduction: 37579 --> 2680 (445 --> 15, 176 --> 9, 435 --> 9, 3870 --> 309, 1700 --> 117, 1932 --> 34, 1992 --> 42, 738 --> 11, 1053 --> 21, 960 --> 24, 1185 --> 45, 1248 --> 59, 1463 --> 103, 1216 --> 83, 1200 --> 66, 814 --> 34, 6935 --> 1058, 2736 --> 139, 2343 --> 106, 2240 --> 174, 2898 --> 222 )
[LOG] Average clause size reduction: 73.3965 --> 5.23438 (74.1667 --> 2.5, 58.6667 --> 3, 72.5 --> 1.5, 84.1304 --> 6.71739, 80.9524 --> 5.57143, 80.5 --> 1.41667, 79.68 --> 1.68, 73.8 --> 1.1, 75.2143 --> 1.5, 73.8462 --> 1.84615, 74.0625 --> 2.8125, 73.4118 --> 3.47059, 73.15 --> 5.15, 71.5294 --> 4.88235, 70.5882 --> 3.88235, 67.8333 --> 2.83333, 72.2396 --> 11.0208, 70.1538 --> 3.5641, 68.9118 --> 3.11765, 67.8788 --> 5.27273, 67.3953 --> 5.16279 )
[LOG] Overall execution time: 47.58 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.00 sec (Real time) / 45.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.40 sec (Real time) / 11.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2046 17 51 1 1958
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 56.03 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1506 new AND gates.
[LOG] Size before ABC: 3086 AND gates.
[LOG] Size after ABC: 1506 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 51.73/52 sec (10.98/11 sec, 0.24/0 sec, 0.04/0 sec, 1.98/2 sec, 3.81/4 sec, 0.45/0 sec, 0.48/1 sec, 0.38/0 sec, 0.27/1 sec, 0.48/0 sec, 0.5/1 sec, 0.46/0 sec, 0.64/1 sec, 0.44/0 sec, 0.43/1 sec, 0.35/0 sec, 3.16/3 sec, 1.27/1 sec, 1.84/2 sec, 2.7/3 sec, 8.44/8 sec, 12.39/13 sec )
[LOG] Nr of iterations: 655 (4, 3, 6, 45, 26, 18, 23, 27, 22, 22, 16, 17, 32, 11, 16, 13, 116, 47, 57, 31, 51, 52 )
[LOG] Total clause computation time: 17.11/16 sec (5.64/5.64 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.57/0.57 sec, 2.72/2.72 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.56/0.56 sec, 0.24/0.24 sec, 0.32/0.32 sec, 0.23/0.23 sec, 1.73/1.73 sec, 3.72/3.72 sec )
[LOG] Total clause minimization time: 34.35/35 sec (5.34/5.34 sec, 0.19/0.19 sec, 0.01/0.01 sec, 1.41/1.41 sec, 1.08/1.08 sec, 0.41/0.41 sec, 0.45/0.45 sec, 0.32/0.32 sec, 0.22/0.22 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.5/0.5 sec, 0.22/0.22 sec, 0.23/0.23 sec, 0.19/0.19 sec, 2.57/2.57 sec, 1.03/1.03 sec, 1.52/1.52 sec, 2.46/2.46 sec, 6.68/6.68 sec, 8.61/8.61 sec )
[LOG] Total clause size reduction: 50380 --> 3086 (279 --> 14, 184 --> 9, 455 --> 9, 3960 --> 307, 2225 --> 198, 1496 --> 20, 1914 --> 68, 2236 --> 46, 1785 --> 40, 1764 --> 38, 1245 --> 75, 1312 --> 58, 2511 --> 128, 800 --> 36, 1185 --> 53, 936 --> 48, 8855 --> 756, 3496 --> 181, 4200 --> 374, 2220 --> 125, 3650 --> 240, 3672 --> 263 )
[LOG] Average clause size reduction: 76.916 --> 4.71145 (69.75 --> 3.5, 61.3333 --> 3, 75.8333 --> 1.5, 88 --> 6.82222, 85.5769 --> 7.61538, 83.1111 --> 1.11111, 83.2174 --> 2.95652, 82.8148 --> 1.7037, 81.1364 --> 1.81818, 80.1818 --> 1.72727, 77.8125 --> 4.6875, 77.1765 --> 3.41176, 78.4688 --> 4, 72.7273 --> 3.27273, 74.0625 --> 3.3125, 72 --> 3.69231, 76.3362 --> 6.51724, 74.383 --> 3.85106, 73.6842 --> 6.5614, 71.6129 --> 4.03226, 71.5686 --> 4.70588, 70.6154 --> 5.05769 )
[LOG] Overall execution time: 56.05 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.49 sec (Real time) / 54.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.80 sec (Real time) / 15.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2238 18 53 1 2145
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 66.08 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 2322 new AND gates.
[LOG] Size before ABC: 4657 AND gates.
[LOG] Size after ABC: 2322 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.68/62 sec (6.08/6 sec, 0.06/0 sec, 0.03/0 sec, 5.39/6 sec, 3.09/3 sec, 0.47/0 sec, 1.28/2 sec, 0.34/0 sec, 0.21/0 sec, 0.57/1 sec, 1.97/2 sec, 0.35/0 sec, 0.37/0 sec, 0.53/1 sec, 0.46/0 sec, 0.43/1 sec, 4.01/4 sec, 1.87/2 sec, 2.06/2 sec, 3.15/3 sec, 1.15/1 sec, 5.84/6 sec, 21.97/22 sec )
[LOG] Nr of iterations: 764 (4, 3, 7, 77, 18, 20, 19, 24, 15, 28, 16, 9, 19, 18, 14, 12, 125, 53, 53, 24, 22, 153, 31 )
[LOG] Total clause computation time: 21.43/22 sec (2.42/2.42 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.81/1.81 sec, 2.44/2.44 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.21/0.21 sec, 1.67/1.67 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.17/0.17 sec, 1.31/1.31 sec, 0.17/0.17 sec, 0.27/0.27 sec, 0.26/0.26 sec, 0.2/0.2 sec, 2.22/2.22 sec, 7.74/7.74 sec )
[LOG] Total clause minimization time: 39.91/40 sec (3.65/3.65 sec, 0.05/0.05 sec, 0.02/0.02 sec, 3.54/3.54 sec, 0.64/0.64 sec, 0.44/0.44 sec, 1.27/1.27 sec, 0.31/0.31 sec, 0.19/0.19 sec, 0.36/0.36 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.4/0.4 sec, 0.29/0.29 sec, 0.25/0.25 sec, 2.67/2.67 sec, 1.69/1.69 sec, 1.78/1.78 sec, 2.88/2.88 sec, 0.92/0.92 sec, 3.55/3.55 sec, 14.2/14.2 sec )
[LOG] Total clause size reduction: 61313 --> 4657 (291 --> 12, 192 --> 10, 570 --> 10, 7144 --> 852, 1581 --> 72, 1748 --> 22, 1638 --> 29, 2070 --> 38, 1246 --> 17, 2376 --> 103, 1305 --> 55, 688 --> 17, 1530 --> 45, 1428 --> 78, 1079 --> 65, 902 --> 37, 10044 --> 1167, 4160 --> 180, 4108 --> 299, 1794 --> 96, 1617 --> 122, 11552 --> 1181, 2250 --> 150 )
[LOG] Average clause size reduction: 80.2526 --> 6.09555 (72.75 --> 3, 64 --> 3.33333, 81.4286 --> 1.42857, 92.7792 --> 11.0649, 87.8333 --> 4, 87.4 --> 1.1, 86.2105 --> 1.52632, 86.25 --> 1.58333, 83.0667 --> 1.13333, 84.8571 --> 3.67857, 81.5625 --> 3.4375, 76.4444 --> 1.88889, 80.5263 --> 2.36842, 79.3333 --> 4.33333, 77.0714 --> 4.64286, 75.1667 --> 3.08333, 80.352 --> 9.336, 78.4906 --> 3.39623, 77.5094 --> 5.64151, 74.75 --> 4, 73.5 --> 5.54545, 75.5033 --> 7.71895, 72.5806 --> 4.83871 )
[LOG] Overall execution time: 66.09 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.67 sec (Real time) / 63.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.78 sec (Real time) / 36.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3104 19 55 1 3007
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 45.95 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 2023 new AND gates.
[LOG] Size before ABC: 4248 AND gates.
[LOG] Size after ABC: 2023 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 40.71/40 sec (6.86/6 sec, 0.05/1 sec, 0.05/0 sec, 4.39/4 sec, 3.79/4 sec, 0.63/0 sec, 0.29/1 sec, 0.3/0 sec, 0.25/0 sec, 0.62/1 sec, 0.32/0 sec, 0.36/1 sec, 0.37/0 sec, 0.29/0 sec, 0.3/0 sec, 0.35/1 sec, 2.29/2 sec, 0.41/1 sec, 1.2/1 sec, 0.79/1 sec, 0.79/0 sec, 3.7/4 sec, 6.47/6 sec, 5.84/6 sec )
[LOG] Nr of iterations: 658 (6, 3, 12, 50, 36, 26, 12, 19, 10, 20, 11, 23, 22, 11, 10, 13, 80, 13, 45, 23, 26, 20, 115, 52 )
[LOG] Total clause computation time: 14.45/16 sec (2.78/2.78 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.22/2.22 sec, 2.9/2.9 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.26/0.26 sec, 2.67/2.67 sec, 1.42/1.42 sec )
[LOG] Total clause minimization time: 26.01/22 sec (4.08/4.08 sec, 0.03/0.03 sec, 0.04/0.04 sec, 2.14/2.14 sec, 0.88/0.88 sec, 0.53/0.53 sec, 0.28/0.28 sec, 0.27/0.27 sec, 0.24/0.24 sec, 0.4/0.4 sec, 0.2/0.2 sec, 0.26/0.26 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.22/0.22 sec, 2.01/2.01 sec, 0.25/0.25 sec, 0.93/0.93 sec, 0.57/0.57 sec, 0.59/0.59 sec, 3.42/3.42 sec, 3.74/3.74 sec, 4.39/4.39 sec )
[LOG] Total clause size reduction: 55509 --> 4248 (510 --> 13, 202 --> 9, 1100 --> 21, 4851 --> 333, 3430 --> 237, 2425 --> 45, 1056 --> 13, 1710 --> 27, 846 --> 12, 1767 --> 77, 920 --> 32, 2002 --> 79, 1890 --> 71, 890 --> 26, 792 --> 31, 1044 --> 47, 6794 --> 688, 1020 --> 44, 3696 --> 191, 1826 --> 91, 2050 --> 106, 1539 --> 98, 9120 --> 1699, 4029 --> 258 )
[LOG] Average clause size reduction: 84.3602 --> 6.45593 (85 --> 2.16667, 67.3333 --> 3, 91.6667 --> 1.75, 97.02 --> 6.66, 95.2778 --> 6.58333, 93.2692 --> 1.73077, 88 --> 1.08333, 90 --> 1.42105, 84.6 --> 1.2, 88.35 --> 3.85, 83.6364 --> 2.90909, 87.0435 --> 3.43478, 85.9091 --> 3.22727, 80.9091 --> 2.36364, 79.2 --> 3.1, 80.3077 --> 3.61538, 84.925 --> 8.6, 78.4615 --> 3.38462, 82.1333 --> 4.24444, 79.3913 --> 3.95652, 78.8462 --> 4.07692, 76.95 --> 4.9, 79.3043 --> 14.7739, 77.4808 --> 4.96154 )
[LOG] Overall execution time: 45.95 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.48 sec (Real time) / 44.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.45 sec (Real time) / 29.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2858 20 58 1 2756
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 98 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.06/1 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (12, 11, 7, 2, 13, 6 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/1 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1432 --> 97 (374 --> 23, 330 --> 21, 192 --> 15, 31 --> 0, 360 --> 29, 145 --> 9 )
[LOG] Average clause size reduction: 28.0784 --> 1.90196 (31.1667 --> 1.91667, 30 --> 1.90909, 27.4286 --> 2.14286, 15.5 --> 0, 27.6923 --> 2.23077, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 236 5 23 1 203
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52/1 sec (0.19/0 sec, 0.11/0 sec, 0.16/1 sec, 0.01/0 sec, 0/0 sec, 0.05/0 sec, 0/0 sec )
[LOG] Nr of iterations: 79 (19, 12, 6, 9, 8, 18, 7 )
[LOG] Total clause computation time: 0.23/1 sec (0.13/0.13 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.29/0 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause size reduction: 2614 --> 184 (702 --> 54, 418 --> 32, 185 --> 8, 288 --> 20, 245 --> 17, 578 --> 43, 198 --> 10 )
[LOG] Average clause size reduction: 33.0886 --> 2.32911 (36.9474 --> 2.84211, 34.8333 --> 2.66667, 30.8333 --> 1.33333, 32 --> 2.22222, 30.625 --> 2.125, 32.1111 --> 2.38889, 28.2857 --> 1.42857 )
[LOG] Overall execution time: 0.56 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 329 6 26 1 290
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.89 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 217 new AND gates.
[LOG] Size before ABC: 364 AND gates.
[LOG] Size after ABC: 217 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.82/2 sec (1.5/2 sec, 0.08/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.07/0 sec, 0/0 sec )
[LOG] Nr of iterations: 123 (10, 14, 16, 17, 16, 8, 13, 23, 6 )
[LOG] Total clause computation time: 0.89/1 sec (0.76/0.76 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.92/1 sec (0.74/0.74 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 4792 --> 364 (414 --> 34, 585 --> 45, 660 --> 43, 688 --> 53, 630 --> 40, 287 --> 27, 480 --> 42, 858 --> 71, 190 --> 9 )
[LOG] Average clause size reduction: 38.9593 --> 2.95935 (41.4 --> 3.4, 41.7857 --> 3.21429, 41.25 --> 2.6875, 40.4706 --> 3.11765, 39.375 --> 2.5, 35.875 --> 3.375, 36.9231 --> 3.23077, 37.3043 --> 3.08696, 31.6667 --> 1.5 )
[LOG] Overall execution time: 1.89 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.11 sec (Real time) / 1.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 471 7 30 1 425
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.56 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 307 new AND gates.
[LOG] Size before ABC: 495 AND gates.
[LOG] Size after ABC: 307 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49/2 sec (0.06/0 sec, 0.01/0 sec, 0.62/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.56/1 sec, 0.04/0 sec, 0.07/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 159 (6, 8, 27, 7, 6, 7, 7, 17, 41, 33 )
[LOG] Total clause computation time: 0.63/1 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.54/0.54 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.86/1 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.62/0.62 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 6716 --> 495 (255 --> 9, 350 --> 26, 1274 --> 78, 288 --> 16, 235 --> 8, 276 --> 12, 270 --> 15, 704 --> 93, 1720 --> 141, 1344 --> 97 )
[LOG] Average clause size reduction: 42.239 --> 3.11321 (42.5 --> 1.5, 43.75 --> 3.25, 47.1852 --> 2.88889, 41.1429 --> 2.28571, 39.1667 --> 1.33333, 39.4286 --> 1.71429, 38.5714 --> 2.14286, 41.4118 --> 5.47059, 41.9512 --> 3.43902, 40.7273 --> 2.93939 )
[LOG] Overall execution time: 1.56 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.80 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 603 8 33 1 552
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.18 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 863 new AND gates.
[LOG] Size before ABC: 1617 AND gates.
[LOG] Size after ABC: 863 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.07/4 sec (0.11/0 sec, 0.03/0 sec, 1.59/2 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.5/1 sec, 0.07/0 sec, 0.63/0 sec, 0.85/1 sec, 0.21/0 sec )
[LOG] Nr of iterations: 305 (8, 11, 31, 14, 15, 10, 13, 7, 17, 131, 33, 15 )
[LOG] Total clause computation time: 0.76/1 sec (0.06/0.06 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.48/0.48 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 3.3/3 sec (0.05/0.05 sec, 0.03/0.03 sec, 1.57/1.57 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.52/0.52 sec, 0.83/0.83 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 14898 --> 1617 (406 --> 11, 570 --> 31, 1680 --> 104, 715 --> 21, 756 --> 26, 477 --> 17, 624 --> 24, 306 --> 17, 800 --> 97, 6370 --> 1129, 1536 --> 91, 658 --> 49 )
[LOG] Average clause size reduction: 48.8459 --> 5.30164 (50.75 --> 1.375, 51.8182 --> 2.81818, 54.1935 --> 3.35484, 51.0714 --> 1.5, 50.4 --> 1.73333, 47.7 --> 1.7, 48 --> 1.84615, 43.7143 --> 2.42857, 47.0588 --> 5.70588, 48.626 --> 8.61832, 46.5455 --> 2.75758, 43.8667 --> 3.26667 )
[LOG] Overall execution time: 4.18 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.49 sec (Real time) / 4.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.73 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1203 9 37 1 1145
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 11.1 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 2219 new AND gates.
[LOG] Size before ABC: 4351 AND gates.
[LOG] Size after ABC: 2219 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.88/11 sec (0.17/0 sec, 0.03/0 sec, 1.39/2 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0.07/0 sec, 2.73/2 sec, 0.06/1 sec, 0.54/0 sec, 2.24/2 sec, 3.52/4 sec )
[LOG] Nr of iterations: 588 (6, 8, 65, 9, 9, 6, 24, 21, 15, 9, 68, 320, 28 )
[LOG] Total clause computation time: 4.83/6 sec (0.08/0.08 sec, 0.02/0.02 sec, 0.19/0.19 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.63/2.63 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.22/0.22 sec, 1.56/1.56 sec )
[LOG] Total clause minimization time: 5.96/5 sec (0.09/0.09 sec, 0.01/0.01 sec, 1.2/1.2 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.45/0.45 sec, 1.97/1.97 sec, 1.94/1.94 sec )
[LOG] Total clause size reduction: 31044 --> 4351 (315 --> 8, 434 --> 22, 3904 --> 400, 480 --> 13, 472 --> 11, 290 --> 8, 1311 --> 52, 1120 --> 65, 770 --> 79, 432 --> 22, 3551 --> 404, 16588 --> 3151, 1377 --> 116 )
[LOG] Average clause size reduction: 52.7959 --> 7.39966 (52.5 --> 1.33333, 54.25 --> 2.75, 60.0615 --> 6.15385, 53.3333 --> 1.44444, 52.4444 --> 1.22222, 48.3333 --> 1.33333, 54.625 --> 2.16667, 53.3333 --> 3.09524, 51.3333 --> 5.26667, 48 --> 2.44444, 52.2206 --> 5.94118, 51.8375 --> 9.84688, 49.1786 --> 4.14286 )
[LOG] Overall execution time: 11.1 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.62 sec (Real time) / 11.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.92 sec (Real time) / 7.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2604 10 40 1 2541
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 13.73 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 3099 new AND gates.
[LOG] Size before ABC: 6186 AND gates.
[LOG] Size after ABC: 3099 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.52/13 sec (0.17/0 sec, 0.04/0 sec, 1.98/2 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.07/0 sec, 3.27/3 sec, 0.04/0 sec, 1.92/2 sec, 1.09/1 sec, 2.65/3 sec, 2.15/2 sec )
[LOG] Nr of iterations: 729 (7, 14, 55, 17, 19, 17, 16, 19, 16, 8, 12, 150, 350, 29 )
[LOG] Total clause computation time: 5.83/5 sec (0.08/0.08 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 3.17/3.17 sec, 0/0 sec, 0.24/0.24 sec, 0.15/0.15 sec, 0.28/0.28 sec, 1.52/1.52 sec )
[LOG] Total clause minimization time: 7.59/8 sec (0.09/0.09 sec, 0.03/0.03 sec, 1.63/1.63 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.04/0.04 sec, 1.68/1.68 sec, 0.91/0.91 sec, 2.31/2.31 sec, 0.63/0.63 sec )
[LOG] Total clause size reduction: 41599 --> 6186 (408 --> 10, 871 --> 48, 3564 --> 353, 1040 --> 37, 1152 --> 33, 1008 --> 29, 930 --> 28, 1098 --> 75, 900 --> 121, 413 --> 12, 638 --> 56, 8493 --> 1456, 19544 --> 3805, 1540 --> 123 )
[LOG] Average clause size reduction: 57.0631 --> 8.4856 (58.2857 --> 1.42857, 62.2143 --> 3.42857, 64.8 --> 6.41818, 61.1765 --> 2.17647, 60.6316 --> 1.73684, 59.2941 --> 1.70588, 58.125 --> 1.75, 57.7895 --> 3.94737, 56.25 --> 7.5625, 51.625 --> 1.5, 53.1667 --> 4.66667, 56.62 --> 9.70667, 55.84 --> 10.8714, 53.1034 --> 4.24138 )
[LOG] Overall execution time: 13.73 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.42 sec (Real time) / 13.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.95 sec (Real time) / 15.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3525 11 43 1 3457
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 5.68 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 804 new AND gates.
[LOG] Size before ABC: 1395 AND gates.
[LOG] Size after ABC: 804 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.39/6 sec (0.3/1 sec, 0.02/0 sec, 0.83/1 sec, 0.06/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 1.27/1 sec, 0.05/0 sec, 0.11/0 sec, 0.04/0 sec, 0.27/0 sec, 1.84/2 sec, 0.49/1 sec )
[LOG] Nr of iterations: 330 (7, 6, 25, 16, 13, 10, 7, 10, 13, 9, 14, 6, 55, 77, 62 )
[LOG] Total clause computation time: 1.83/3 sec (0.14/0.14 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 1.2/1.2 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 3.54/3 sec (0.16/0.16 sec, 0.01/0.01 sec, 0.63/0.63 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.22/0.22 sec, 1.76/1.76 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 19862 --> 1395 (438 --> 18, 360 --> 19, 1704 --> 87, 1050 --> 46, 828 --> 19, 612 --> 13, 402 --> 7, 594 --> 16, 780 --> 101, 512 --> 13, 819 --> 100, 310 --> 8, 3294 --> 258, 4560 --> 431, 3599 --> 259 )
[LOG] Average clause size reduction: 60.1879 --> 4.22727 (62.5714 --> 2.57143, 60 --> 3.16667, 68.16 --> 3.48, 65.625 --> 2.875, 63.6923 --> 1.46154, 61.2 --> 1.3, 57.4286 --> 1, 59.4 --> 1.6, 60 --> 7.76923, 56.8889 --> 1.44444, 58.5 --> 7.14286, 51.6667 --> 1.33333, 59.8909 --> 4.69091, 59.2208 --> 5.5974, 58.0484 --> 4.17742 )
[LOG] Overall execution time: 5.69 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.02 sec (Real time) / 5.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.92 sec (Real time) / 4.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1272 12 46 1 1199
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 22.24 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 3924 new AND gates.
[LOG] Size before ABC: 8023 AND gates.
[LOG] Size after ABC: 3924 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.78/22 sec (0.45/0 sec, 0.06/0 sec, 2.97/3 sec, 1.51/2 sec, 0.1/0 sec, 0.05/0 sec, 0.06/0 sec, 0.07/0 sec, 0.55/1 sec, 0.06/0 sec, 0.31/0 sec, 0.08/0 sec, 0.06/0 sec, 7.35/8 sec, 4.33/4 sec, 1.88/2 sec, 1.89/2 sec )
[LOG] Nr of iterations: 929 (8, 13, 273, 18, 19, 10, 19, 18, 19, 15, 17, 7, 13, 266, 82, 99, 33 )
[LOG] Total clause computation time: 3.71/2 sec (0.22/0.22 sec, 0/0 sec, 0.36/0.36 sec, 1.45/1.45 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.15/0.15 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.52/0.52 sec, 0.25/0.25 sec, 0.34/0.34 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 17.92/20 sec (0.23/0.23 sec, 0.06/0.06 sec, 2.61/2.61 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.39/0.39 sec, 0.05/0.05 sec, 0.2/0.2 sec, 0.06/0.06 sec, 0.04/0.04 sec, 6.79/6.79 sec, 4.05/4.05 sec, 1.53/1.53 sec, 1.65/1.65 sec )
[LOG] Total clause size reduction: 64808 --> 8023 (560 --> 12, 948 --> 46, 21216 --> 3358, 1309 --> 45, 1368 --> 28, 675 --> 15, 1332 --> 34, 1241 --> 34, 1296 --> 189, 994 --> 27, 1120 --> 150, 414 --> 12, 816 --> 24, 17755 --> 3125, 5346 --> 399, 6370 --> 399, 2048 --> 126 )
[LOG] Average clause size reduction: 69.761 --> 8.63617 (70 --> 1.5, 72.9231 --> 3.53846, 77.7143 --> 12.3004, 72.7222 --> 2.5, 72 --> 1.47368, 67.5 --> 1.5, 70.1053 --> 1.78947, 68.9444 --> 1.88889, 68.2105 --> 9.94737, 66.2667 --> 1.8, 65.8824 --> 8.82353, 59.1429 --> 1.71429, 62.7692 --> 1.84615, 66.7481 --> 11.7481, 65.1951 --> 4.86585, 64.3434 --> 4.0303, 62.0606 --> 3.81818 )
[LOG] Overall execution time: 22.24 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.07 sec (Real time) / 22.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.16 sec (Real time) / 21.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 4447 13 50 1 4367
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 15.89 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 1852 new AND gates.
[LOG] Size before ABC: 3310 AND gates.
[LOG] Size after ABC: 1850 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.36/15 sec (2.09/2 sec, 0.13/0 sec, 0.03/0 sec, 1.41/1 sec, 0.16/0 sec, 0.06/0 sec, 0.07/1 sec, 0.09/0 sec, 0.07/0 sec, 0.28/0 sec, 0.09/0 sec, 0.1/0 sec, 0.14/0 sec, 0.53/1 sec, 0.21/0 sec, 1.1/1 sec, 7.68/8 sec, 1.12/1 sec )
[LOG] Nr of iterations: 603 (4, 2, 6, 8, 14, 15, 23, 22, 24, 42, 22, 21, 30, 64, 26, 163, 75, 42 )
[LOG] Total clause computation time: 4.94/4 sec (1.83/1.83 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.12/0.12 sec, 2.41/2.41 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 10.35/11 sec (0.26/0.26 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.32/1.32 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.25/0.25 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.47/0.47 sec, 0.19/0.19 sec, 0.96/0.96 sec, 5.26/5.26 sec, 0.97/0.97 sec )
[LOG] Total clause size reduction: 42481 --> 3310 (255 --> 11, 84 --> 3, 415 --> 18, 574 --> 42, 1053 --> 102, 1120 --> 17, 1738 --> 40, 1638 --> 36, 1771 --> 54, 3116 --> 379, 1575 --> 77, 1480 --> 52, 2117 --> 101, 4536 --> 600, 1775 --> 112, 11340 --> 949, 5106 --> 538, 2788 --> 179 )
[LOG] Average clause size reduction: 70.4494 --> 5.48922 (63.75 --> 2.75, 42 --> 1.5, 69.1667 --> 3, 71.75 --> 5.25, 75.2143 --> 7.28571, 74.6667 --> 1.13333, 75.5652 --> 1.73913, 74.4545 --> 1.63636, 73.7917 --> 2.25, 74.1905 --> 9.02381, 71.5909 --> 3.5, 70.4762 --> 2.47619, 70.5667 --> 3.36667, 70.875 --> 9.375, 68.2692 --> 4.30769, 69.5706 --> 5.82209, 68.08 --> 7.17333, 66.381 --> 4.2619 )
[LOG] Overall execution time: 15.89 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.36 sec (Real time) / 15.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.43 sec (Real time) / 5.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2410 14 53 1 2327
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 19.53 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 2723 new AND gates.
[LOG] Size before ABC: 5173 AND gates.
[LOG] Size after ABC: 2721 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.72/18 sec (1.56/1 sec, 0.09/0 sec, 0.02/0 sec, 0.84/1 sec, 0.17/0 sec, 0.09/0 sec, 0.05/0 sec, 0.16/1 sec, 0.08/0 sec, 0.13/0 sec, 0.08/0 sec, 2.08/2 sec, 0.14/0 sec, 0.39/0 sec, 0.16/1 sec, 0.17/0 sec, 1.02/1 sec, 6.66/6 sec, 4.83/5 sec )
[LOG] Nr of iterations: 719 (6, 2, 7, 7, 9, 17, 14, 33, 19, 29, 17, 233, 19, 38, 20, 19, 110, 43, 77 )
[LOG] Total clause computation time: 2.86/2 sec (1.18/1.18 sec, 0.09/0.09 sec, 0/0 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.51/0.51 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 15.77/16 sec (0.38/0.38 sec, 0/0 sec, 0.02/0.02 sec, 0.74/0.74 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.04/0.04 sec, 1.88/1.88 sec, 0.13/0.13 sec, 0.35/0.35 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.82/0.82 sec, 6.14/6.14 sec, 4.44/4.44 sec )
[LOG] Total clause size reduction: 54388 --> 5173 (450 --> 14, 89 --> 4, 528 --> 10, 522 --> 29, 688 --> 32, 1360 --> 22, 1092 --> 19, 2656 --> 72, 1476 --> 32, 2268 --> 79, 1280 --> 34, 18328 --> 2959, 1404 --> 80, 2849 --> 325, 1444 --> 68, 1350 --> 109, 8066 --> 559, 3066 --> 262, 5472 --> 464 )
[LOG] Average clause size reduction: 75.6439 --> 7.19471 (75 --> 2.33333, 44.5 --> 2, 75.4286 --> 1.42857, 74.5714 --> 4.14286, 76.4444 --> 3.55556, 80 --> 1.29412, 78 --> 1.35714, 80.4848 --> 2.18182, 77.6842 --> 1.68421, 78.2069 --> 2.72414, 75.2941 --> 2, 78.6609 --> 12.6996, 73.8947 --> 4.21053, 74.9737 --> 8.55263, 72.2 --> 3.4, 71.0526 --> 5.73684, 73.3273 --> 5.08182, 71.3023 --> 6.09302, 71.0649 --> 6.02597 )
[LOG] Overall execution time: 19.53 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.13 sec (Real time) / 19.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.33 sec (Real time) / 9.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 3321 15 56 1 3233
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 26.05 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 1984 new AND gates.
[LOG] Size before ABC: 3699 AND gates.
[LOG] Size after ABC: 1982 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.4/26 sec (0.7/1 sec, 1.06/1 sec, 0.02/0 sec, 1.09/1 sec, 0.36/0 sec, 0.1/0 sec, 0.22/1 sec, 0.11/0 sec, 0.24/0 sec, 0.59/1 sec, 0.13/0 sec, 0.1/0 sec, 0.14/0 sec, 2.3/2 sec, 0.84/1 sec, 0.31/0 sec, 0.97/1 sec, 0.35/1 sec, 12.44/12 sec, 3.33/4 sec )
[LOG] Nr of iterations: 653 (7, 2, 6, 10, 31, 15, 25, 17, 27, 59, 18, 19, 28, 29, 33, 32, 139, 36, 60, 60 )
[LOG] Total clause computation time: 12.13/11 sec (0.35/0.35 sec, 1.05/1.05 sec, 0/0 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.03/0.03 sec, 8.68/8.68 sec, 1.32/1.32 sec )
[LOG] Total clause minimization time: 13.2/15 sec (0.35/0.35 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.95/0.95 sec, 0.27/0.27 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.53/0.53 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.1/0.1 sec, 2.23/2.23 sec, 0.83/0.83 sec, 0.3/0.3 sec, 0.78/0.78 sec, 0.32/0.32 sec, 3.76/3.76 sec, 1.99/1.99 sec )
[LOG] Total clause size reduction: 51966 --> 3699 (570 --> 19, 94 --> 5, 465 --> 20, 828 --> 63, 2730 --> 391, 1260 --> 15, 2136 --> 42, 1408 --> 24, 2262 --> 66, 4988 --> 606, 1445 --> 84, 1512 --> 50, 2241 --> 66, 2296 --> 151, 2592 --> 153, 2480 --> 256, 10902 --> 784, 2730 --> 116, 4543 --> 308, 4484 --> 480 )
[LOG] Average clause size reduction: 79.5804 --> 5.66462 (81.4286 --> 2.71429, 47 --> 2.5, 77.5 --> 3.33333, 82.8 --> 6.3, 88.0645 --> 12.6129, 84 --> 1, 85.44 --> 1.68, 82.8235 --> 1.41176, 83.7778 --> 2.44444, 84.5424 --> 10.2712, 80.2778 --> 4.66667, 79.5789 --> 2.63158, 80.0357 --> 2.35714, 79.1724 --> 5.2069, 78.5455 --> 4.63636, 77.5 --> 8, 78.4317 --> 5.64029, 75.8333 --> 3.22222, 75.7167 --> 5.13333, 74.7333 --> 8 )
[LOG] Overall execution time: 26.05 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.55 sec (Real time) / 25.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.21 sec (Real time) / 8.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2624 16 59 1 2531
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 23.11 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 3228 new AND gates.
[LOG] Size before ABC: 6195 AND gates.
[LOG] Size after ABC: 3228 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.25/22 sec (0.7/1 sec, 0.02/0 sec, 0.34/0 sec, 0.99/1 sec, 0.24/0 sec, 0.12/0 sec, 0.23/1 sec, 0.08/0 sec, 0.11/0 sec, 0.35/0 sec, 0.37/1 sec, 0.08/0 sec, 0.14/0 sec, 0.19/0 sec, 0.73/1 sec, 0.37/0 sec, 2.98/3 sec, 0.87/1 sec, 3.13/3 sec, 6.66/7 sec, 3.55/3 sec )
[LOG] Nr of iterations: 855 (5, 3, 8, 14, 15, 17, 26, 15, 12, 35, 34, 13, 16, 21, 63, 28, 284, 72, 58, 66, 50 )
[LOG] Total clause computation time: 3/3 sec (0.32/0.32 sec, 0/0 sec, 0.02/0.02 sec, 0.62/0.62 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.23/0.23 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.75/0.75 sec, 0.5/0.5 sec )
[LOG] Total clause minimization time: 19/19 sec (0.38/0.38 sec, 0.02/0.02 sec, 0.32/0.32 sec, 0.37/0.37 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.67/0.67 sec, 0.32/0.32 sec, 2.7/2.7 sec, 0.76/0.76 sec, 2.93/2.93 sec, 5.87/5.87 sec, 3.03/3.03 sec )
[LOG] Total clause size reduction: 71416 --> 6195 (400 --> 13, 198 --> 9, 686 --> 12, 1261 --> 160, 1344 --> 155, 1520 --> 18, 2350 --> 140, 1302 --> 21, 1012 --> 18, 3094 --> 349, 2970 --> 322, 1068 --> 40, 1320 --> 58, 1740 --> 123, 5332 --> 775, 2295 --> 261, 23772 --> 2557, 5893 --> 255, 4674 --> 198, 5265 --> 454, 3920 --> 257 )
[LOG] Average clause size reduction: 83.5275 --> 7.24561 (80 --> 2.6, 66 --> 3, 85.75 --> 1.5, 90.0714 --> 11.4286, 89.6 --> 10.3333, 89.4118 --> 1.05882, 90.3846 --> 5.38462, 86.8 --> 1.4, 84.3333 --> 1.5, 88.4 --> 9.97143, 87.3529 --> 9.47059, 82.1538 --> 3.07692, 82.5 --> 3.625, 82.8571 --> 5.85714, 84.6349 --> 12.3016, 81.9643 --> 9.32143, 83.7042 --> 9.00352, 81.8472 --> 3.54167, 80.5862 --> 3.41379, 79.7727 --> 6.87879, 78.4 --> 5.14 )
[LOG] Overall execution time: 23.11 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.84 sec (Real time) / 22.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.73 sec (Real time) / 15.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3910 17 62 1 3810
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 36.39 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 3473 new AND gates.
[LOG] Size before ABC: 6238 AND gates.
[LOG] Size after ABC: 3473 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.16/35 sec (1.47/2 sec, 0.02/0 sec, 0.03/0 sec, 1.36/1 sec, 0.61/1 sec, 0.31/0 sec, 0.24/0 sec, 0.13/0 sec, 0.11/0 sec, 0.79/1 sec, 0.72/1 sec, 1.05/1 sec, 0.2/0 sec, 0.45/1 sec, 0.22/0 sec, 0.44/0 sec, 2.48/3 sec, 0.85/1 sec, 0.76/0 sec, 5.08/5 sec, 6.79/7 sec, 11.05/11 sec )
[LOG] Nr of iterations: 938 (4, 3, 6, 12, 17, 17, 18, 16, 14, 19, 60, 85, 23, 38, 24, 36, 195, 63, 48, 38, 112, 90 )
[LOG] Total clause computation time: 4.13/3 sec (0.53/0.53 sec, 0/0 sec, 0/0 sec, 0.88/0.88 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.62/0.62 sec, 1.03/1.03 sec )
[LOG] Total clause minimization time: 30.9/32 sec (0.94/0.94 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.48/0.48 sec, 0.45/0.45 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.77/0.77 sec, 0.64/0.64 sec, 0.96/0.96 sec, 0.17/0.17 sec, 0.4/0.4 sec, 0.17/0.17 sec, 0.37/0.37 sec, 2.2/2.2 sec, 0.75/0.75 sec, 0.7/0.7 sec, 4.99/4.99 sec, 6.15/6.15 sec, 10/10 sec )
[LOG] Total clause size reduction: 82616 --> 6238 (315 --> 12, 208 --> 9, 515 --> 9, 1122 --> 85, 1616 --> 190, 1600 --> 17, 1683 --> 21, 1470 --> 19, 1261 --> 21, 1728 --> 64, 5605 --> 638, 7896 --> 1023, 2046 --> 112, 3404 --> 318, 2093 --> 74, 3150 --> 270, 17266 --> 1437, 5456 --> 215, 4089 --> 164, 3182 --> 153, 9435 --> 691, 7476 --> 696 )
[LOG] Average clause size reduction: 88.0768 --> 6.65032 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.5, 93.5 --> 7.08333, 95.0588 --> 11.1765, 94.1176 --> 1, 93.5 --> 1.16667, 91.875 --> 1.1875, 90.0714 --> 1.5, 90.9474 --> 3.36842, 93.4167 --> 10.6333, 92.8941 --> 12.0353, 88.9565 --> 4.86957, 89.5789 --> 8.36842, 87.2083 --> 3.08333, 87.5 --> 7.5, 88.5436 --> 7.36923, 86.6032 --> 3.4127, 85.1875 --> 3.41667, 83.7368 --> 4.02632, 84.2411 --> 6.16964, 83.0667 --> 7.73333 )
[LOG] Overall execution time: 36.39 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.29 sec (Real time) / 35.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.44 sec (Real time) / 27.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 4195 18 65 1 4090
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 85.6 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 15525 new AND gates.
[LOG] Size before ABC: 39751 AND gates.
[LOG] Size after ABC: 15525 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 84.32/85 sec (2.22/2 sec, 0.03/0 sec, 0.02/0 sec, 0.74/1 sec, 0.66/1 sec, 0.19/0 sec, 1.01/1 sec, 0.23/0 sec, 0.24/1 sec, 0.27/0 sec, 0.86/1 sec, 0.17/0 sec, 0.14/0 sec, 0.37/0 sec, 0.17/1 sec, 0.23/0 sec, 5.26/5 sec, 1.26/1 sec, 1.06/1 sec, 0.39/1 sec, 0.46/0 sec, 49.06/49 sec, 19.28/20 sec )
[LOG] Nr of iterations: 2478 (5, 3, 6, 14, 24, 19, 22, 22, 22, 17, 51, 12, 10, 23, 20, 21, 136, 57, 94, 20, 32, 1802, 46 )
[LOG] Total clause computation time: 11.28/9 sec (1.21/1.21 sec, 0/0 sec, 0/0 sec, 0.5/0.5 sec, 0.2/0.2 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.09/0.09 sec, 5.13/5.13 sec, 3.46/3.46 sec )
[LOG] Total clause minimization time: 72.48/76 sec (1.01/1.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.45/0.45 sec, 0.15/0.15 sec, 0.99/0.99 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.83/0.83 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.32/0.32 sec, 0.15/0.15 sec, 0.19/0.19 sec, 5.01/5.01 sec, 1.21/1.21 sec, 0.94/0.94 sec, 0.32/0.32 sec, 0.37/0.37 sec, 43.53/43.53 sec, 15.78/15.78 sec )
[LOG] Total clause size reduction: 223073 --> 39751 (440 --> 14, 218 --> 10, 540 --> 9, 1391 --> 138, 2438 --> 344, 1890 --> 22, 2184 --> 48, 2163 --> 37, 2142 --> 53, 1616 --> 32, 5000 --> 567, 1089 --> 37, 882 --> 15, 2134 --> 188, 1824 --> 55, 1900 --> 84, 12690 --> 1669, 5208 --> 252, 8556 --> 561, 1729 --> 74, 2790 --> 199, 160289 --> 35116, 3960 --> 227 )
[LOG] Average clause size reduction: 90.0214 --> 16.0416 (88 --> 2.8, 72.6667 --> 3.33333, 90 --> 1.5, 99.3571 --> 9.85714, 101.583 --> 14.3333, 99.4737 --> 1.15789, 99.2727 --> 2.18182, 98.3182 --> 1.68182, 97.3636 --> 2.40909, 95.0588 --> 1.88235, 98.0392 --> 11.1176, 90.75 --> 3.08333, 88.2 --> 1.5, 92.7826 --> 8.17391, 91.2 --> 2.75, 90.4762 --> 4, 93.3088 --> 12.2721, 91.3684 --> 4.42105, 91.0213 --> 5.96809, 86.45 --> 3.7, 87.1875 --> 6.21875, 88.9506 --> 19.4872, 86.087 --> 4.93478 )
[LOG] Overall execution time: 85.6 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.90 sec (Real time) / 85.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.76 sec (Real time) / 2.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 110.96 sec (Real time) / 110.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 16287 19 68 1 16177
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 110.09 sec CPU time.
[LOG] Relation determinization time: 113 sec real time.
[LOG] Final circuit size: 17766 new AND gates.
[LOG] Size before ABC: 37798 AND gates.
[LOG] Size after ABC: 17766 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 108.36/108 sec (1.79/1 sec, 0.02/0 sec, 0.04/0 sec, 2.15/3 sec, 0.54/0 sec, 1.01/1 sec, 0.24/0 sec, 0.24/1 sec, 0.22/0 sec, 0.43/0 sec, 38.32/39 sec, 10.64/10 sec, 0.28/0 sec, 0.6/1 sec, 4.15/4 sec, 1.9/2 sec, 1.86/2 sec, 1.06/1 sec, 1.61/2 sec, 1.44/1 sec, 0.66/1 sec, 0.92/1 sec, 7.11/7 sec, 31.13/31 sec )
[LOG] Nr of iterations: 2669 (4, 3, 6, 13, 12, 20, 19, 12, 17, 19, 1710, 43, 13, 28, 119, 61, 69, 33, 70, 48, 24, 25, 153, 148 )
[LOG] Total clause computation time: 10.81/8 sec (0.87/0.87 sec, 0/0 sec, 0.02/0.02 sec, 1.26/1.26 sec, 0.31/0.31 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 1.05/1.05 sec, 2.26/2.26 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.31/0.31 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.06/0.06 sec, 2.52/2.52 sec, 1.11/1.11 sec )
[LOG] Total clause minimization time: 96.67/97 sec (0.92/0.92 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.89/0.89 sec, 0.23/0.23 sec, 0.98/0.98 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.4/0.4 sec, 36.86/36.86 sec, 8.35/8.35 sec, 0.2/0.2 sec, 0.51/0.51 sec, 3.8/3.8 sec, 1.79/1.79 sec, 1.61/1.61 sec, 0.95/0.95 sec, 1.39/1.39 sec, 1.28/1.28 sec, 0.56/0.56 sec, 0.85/0.85 sec, 4.51/4.51 sec, 29.91/29.91 sec )
[LOG] Total clause size reduction: 271458 --> 37798 (345 --> 11, 228 --> 9, 565 --> 9, 1344 --> 115, 1221 --> 110, 2090 --> 21, 1962 --> 22, 1188 --> 13, 1712 --> 20, 1908 --> 103, 179445 --> 31243, 4368 --> 499, 1236 --> 42, 2754 --> 112, 11918 --> 1587, 6000 --> 684, 6732 --> 425, 3136 --> 280, 6693 --> 265, 4512 --> 314, 2185 --> 67, 2256 --> 160, 14136 --> 871, 13524 --> 816 )
[LOG] Average clause size reduction: 101.708 --> 14.1619 (86.25 --> 2.75, 76 --> 3, 94.1667 --> 1.5, 103.385 --> 8.84615, 101.75 --> 9.16667, 104.5 --> 1.05, 103.263 --> 1.15789, 99 --> 1.08333, 100.706 --> 1.17647, 100.421 --> 5.42105, 104.939 --> 18.2708, 101.581 --> 11.6047, 95.0769 --> 3.23077, 98.3571 --> 4, 100.151 --> 13.3361, 98.3607 --> 11.2131, 97.5652 --> 6.15942, 95.0303 --> 8.48485, 95.6143 --> 3.78571, 94 --> 6.54167, 91.0417 --> 2.79167, 90.24 --> 6.4, 92.3922 --> 5.69281, 91.3784 --> 5.51351 )
[LOG] Overall execution time: 110.1 sec CPU time.
[LOG] Overall execution time: 113 sec real time.
Synthesis time: 113.66 sec (Real time) / 110.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.90 sec (Real time) / 2.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 131.41 sec (Real time) / 131.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 18568 20 71 1 18453
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.06/0 sec, 0.01/0 sec, 0/0 sec, 0.06/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 46 (12, 12, 5, 2, 8, 7 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 81 (374 --> 24, 363 --> 23, 128 --> 7, 31 --> 0, 210 --> 16, 174 --> 11 )
[LOG] Average clause size reduction: 27.8261 --> 1.76087 (31.1667 --> 2, 30.25 --> 1.91667, 25.6 --> 1.4, 15.5 --> 0, 26.25 --> 2, 24.8571 --> 1.57143 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 225 5 23 1 192
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 136 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.64/0 sec (0.38/0 sec, 0.02/0 sec, 0.12/0 sec, 0.02/0 sec, 0.04/0 sec, 0.06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 88 (19, 13, 6, 7, 7, 28, 8 )
[LOG] Total clause computation time: 0.23/0 sec (0.18/0.18 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.4/0 sec (0.2/0.2 sec, 0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause size reduction: 2918 --> 198 (702 --> 43, 456 --> 25, 185 --> 7, 216 --> 12, 210 --> 16, 918 --> 81, 231 --> 14 )
[LOG] Average clause size reduction: 33.1591 --> 2.25 (36.9474 --> 2.26316, 35.0769 --> 1.92308, 30.8333 --> 1.16667, 30.8571 --> 1.71429, 30 --> 2.28571, 32.7857 --> 2.89286, 28.875 --> 1.75 )
[LOG] Overall execution time: 0.67 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 343 6 26 1 304
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.14 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 198 new AND gates.
[LOG] Size before ABC: 304 AND gates.
[LOG] Size after ABC: 198 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.07/1 sec (0.56/1 sec, 0.25/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.09/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 111 (12, 14, 9, 7, 12, 14, 6, 30, 7 )
[LOG] Total clause computation time: 0.54/0 sec (0.3/0.3 sec, 0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.53/1 sec (0.26/0.26 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4255 --> 304 (506 --> 34, 585 --> 35, 352 --> 12, 258 --> 10, 462 --> 22, 533 --> 56, 200 --> 12, 1131 --> 112, 228 --> 11 )
[LOG] Average clause size reduction: 38.3333 --> 2.73874 (42.1667 --> 2.83333, 41.7857 --> 2.5, 39.1111 --> 1.33333, 36.8571 --> 1.42857, 38.5 --> 1.83333, 38.0714 --> 4, 33.3333 --> 2, 37.7 --> 3.73333, 32.5714 --> 1.57143 )
[LOG] Overall execution time: 1.14 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.35 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.07 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 444 7 30 1 398
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 9.53 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 476 new AND gates.
[LOG] Size before ABC: 798 AND gates.
[LOG] Size after ABC: 476 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.28/9 sec (0.23/0 sec, 0.02/0 sec, 4.78/5 sec, 0.11/0 sec, 0.08/0 sec, 0.1/0 sec, 0.16/1 sec, 0.21/0 sec, 0.19/0 sec, 3.4/3 sec )
[LOG] Nr of iterations: 234 (8, 8, 50, 23, 19, 21, 19, 22, 33, 31 )
[LOG] Total clause computation time: 2.77/2 sec (0.12/0.12 sec, 0/0 sec, 2.32/2.32 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 6.48/7 sec (0.11/0.11 sec, 0.02/0.02 sec, 2.46/2.46 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.14/0.14 sec, 3.31/3.31 sec )
[LOG] Total clause size reduction: 10300 --> 798 (357 --> 12, 350 --> 26, 2401 --> 205, 1056 --> 66, 846 --> 52, 920 --> 68, 810 --> 76, 924 --> 78, 1376 --> 110, 1260 --> 105 )
[LOG] Average clause size reduction: 44.0171 --> 3.41026 (44.625 --> 1.5, 43.75 --> 3.25, 48.02 --> 4.1, 45.913 --> 2.86957, 44.5263 --> 2.73684, 43.8095 --> 3.2381, 42.6316 --> 4, 42 --> 3.54545, 41.697 --> 3.33333, 40.6452 --> 3.3871 )
[LOG] Overall execution time: 9.53 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.81 sec (Real time) / 9.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.95 sec (Real time) / 5.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 762 8 33 1 711
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 17.71 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1032 new AND gates.
[LOG] Size before ABC: 1996 AND gates.
[LOG] Size after ABC: 1032 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.92/17 sec (0.63/0 sec, 0.07/0 sec, 2.27/3 sec, 0.35/0 sec, 0.31/0 sec, 0.36/1 sec, 0.26/0 sec, 0.84/1 sec, 0.77/1 sec, 4.09/4 sec, 2.67/2 sec, 4.3/5 sec )
[LOG] Nr of iterations: 427 (7, 17, 44, 27, 22, 32, 33, 27, 21, 135, 50, 12 )
[LOG] Total clause computation time: 4.05/5 sec (0.31/0.31 sec, 0.02/0.02 sec, 1.04/1.04 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.44/0.44 sec, 0.27/0.27 sec, 1.19/1.19 sec, 0.15/0.15 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 12.82/12 sec (0.32/0.32 sec, 0.04/0.04 sec, 1.22/1.22 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.4/0.4 sec, 0.5/0.5 sec, 2.88/2.88 sec, 2.52/2.52 sec, 3.94/3.94 sec )
[LOG] Total clause size reduction: 21300 --> 1996 (348 --> 15, 912 --> 47, 2408 --> 189, 1430 --> 74, 1134 --> 75, 1643 --> 94, 1664 --> 98, 1326 --> 122, 1000 --> 103, 6566 --> 997, 2352 --> 154, 517 --> 28 )
[LOG] Average clause size reduction: 49.8829 --> 4.67447 (49.7143 --> 2.14286, 53.6471 --> 2.76471, 54.7273 --> 4.29545, 52.963 --> 2.74074, 51.5455 --> 3.40909, 51.3438 --> 2.9375, 50.4242 --> 2.9697, 49.1111 --> 4.51852, 47.619 --> 4.90476, 48.637 --> 7.38519, 47.04 --> 3.08, 43.0833 --> 2.33333 )
[LOG] Overall execution time: 17.71 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.08 sec (Real time) / 17.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.31 sec (Real time) / 22.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1362 9 37 1 1304
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 66.62 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1937 new AND gates.
[LOG] Size before ABC: 3576 AND gates.
[LOG] Size after ABC: 1937 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 63.99/64 sec (3.65/4 sec, 0.08/0 sec, 6.16/6 sec, 3.12/3 sec, 1.74/2 sec, 0.86/1 sec, 1.16/1 sec, 0.94/1 sec, 4.86/5 sec, 6.71/7 sec, 10.53/10 sec, 12.52/13 sec, 11.66/11 sec )
[LOG] Nr of iterations: 643 (8, 11, 110, 26, 48, 26, 35, 30, 29, 22, 34, 249, 15 )
[LOG] Total clause computation time: 16.74/12 sec (1.81/1.81 sec, 0/0 sec, 2.32/2.32 sec, 0.31/0.31 sec, 0.49/0.49 sec, 0.22/0.22 sec, 0.27/0.27 sec, 0.14/0.14 sec, 2.64/2.64 sec, 2.28/2.28 sec, 1.77/1.77 sec, 1.98/1.98 sec, 2.51/2.51 sec )
[LOG] Total clause minimization time: 47/52 sec (1.84/1.84 sec, 0.08/0.08 sec, 3.78/3.78 sec, 2.81/2.81 sec, 1.22/1.22 sec, 0.64/0.64 sec, 0.89/0.89 sec, 0.8/0.8 sec, 2.21/2.21 sec, 4.41/4.41 sec, 8.73/8.73 sec, 10.46/10.46 sec, 9.13/9.13 sec )
[LOG] Total clause size reduction: 35028 --> 3576 (441 --> 12, 620 --> 24, 6649 --> 595, 1500 --> 83, 2773 --> 222, 1450 --> 71, 1938 --> 108, 1624 --> 85, 1540 --> 181, 1134 --> 114, 1749 --> 128, 12896 --> 1914, 714 --> 39 )
[LOG] Average clause size reduction: 54.4759 --> 5.56143 (55.125 --> 1.5, 56.3636 --> 2.18182, 60.4455 --> 5.40909, 57.6923 --> 3.19231, 57.7708 --> 4.625, 55.7692 --> 2.73077, 55.3714 --> 3.08571, 54.1333 --> 2.83333, 53.1034 --> 6.24138, 51.5455 --> 5.18182, 51.4412 --> 3.76471, 51.7912 --> 7.68675, 47.6 --> 2.6 )
[LOG] Overall execution time: 66.62 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.11 sec (Real time) / 64.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 73.53 sec (Real time) / 73.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2309 10 40 1 2246
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 171.4 sec CPU time.
[LOG] Relation determinization time: 172 sec real time.
[LOG] Final circuit size: 2473 new AND gates.
[LOG] Size before ABC: 4901 AND gates.
[LOG] Size after ABC: 2473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 163.76/164 sec (6.05/6 sec, 0.23/0 sec, 8.52/9 sec, 4.68/4 sec, 6.69/7 sec, 4.24/4 sec, 3.03/3 sec, 2.46/3 sec, 12.43/12 sec, 3.56/4 sec, 12.11/12 sec, 22.47/22 sec, 26.96/27 sec, 50.33/51 sec )
[LOG] Nr of iterations: 788 (8, 13, 60, 32, 45, 38, 27, 32, 42, 39, 21, 135, 283, 13 )
[LOG] Total clause computation time: 54.05/52 sec (2.99/2.99 sec, 0.04/0.04 sec, 3.29/3.29 sec, 1.52/1.52 sec, 0.43/0.43 sec, 1.45/1.45 sec, 0.28/0.28 sec, 0.25/0.25 sec, 6.42/6.42 sec, 0.34/0.34 sec, 3.03/3.03 sec, 11.3/11.3 sec, 6.22/6.22 sec, 16.49/16.49 sec )
[LOG] Total clause minimization time: 109.21/111 sec (3.05/3.05 sec, 0.18/0.18 sec, 5.21/5.21 sec, 3.14/3.14 sec, 6.23/6.23 sec, 2.78/2.78 sec, 2.74/2.74 sec, 2.2/2.2 sec, 5.99/5.99 sec, 3.2/3.2 sec, 9.07/9.07 sec, 11.05/11.05 sec, 20.54/20.54 sec, 33.83/33.83 sec )
[LOG] Total clause size reduction: 45791 --> 4901 (476 --> 12, 804 --> 49, 3894 --> 290, 2015 --> 121, 2816 --> 155, 2331 --> 128, 1612 --> 81, 1891 --> 108, 2460 --> 340, 2242 --> 113, 1160 --> 137, 7638 --> 1021, 15792 --> 2309, 660 --> 37 )
[LOG] Average clause size reduction: 58.1104 --> 6.21954 (59.5 --> 1.5, 61.8462 --> 3.76923, 64.9 --> 4.83333, 62.9688 --> 3.78125, 62.5778 --> 3.44444, 61.3421 --> 3.36842, 59.7037 --> 3, 59.0938 --> 3.375, 58.5714 --> 8.09524, 57.4872 --> 2.89744, 55.2381 --> 6.52381, 56.5778 --> 7.56296, 55.8021 --> 8.15901, 50.7692 --> 2.84615 )
[LOG] Overall execution time: 171.41 sec CPU time.
[LOG] Overall execution time: 172 sec real time.
Synthesis time: 172.01 sec (Real time) / 164.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 154.96 sec (Real time) / 154.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2885 11 43 1 2817
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.6 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1173 new AND gates.
[LOG] Size before ABC: 2200 AND gates.
[LOG] Size after ABC: 1172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.55/6 sec (0.88/1 sec, 0.19/0 sec, 0.35/1 sec, 0/0 sec, 0.03/0 sec, 0.01/0 sec, 0.76/1 sec, 3.33/3 sec )
[LOG] Nr of iterations: 341 (6, 6, 12, 5, 15, 8, 243, 46 )
[LOG] Total clause computation time: 2.18/2 sec (0.44/0.44 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 1.36/1.36 sec )
[LOG] Total clause minimization time: 3.37/4 sec (0.44/0.44 sec, 0.01/0.01 sec, 0.3/0.3 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.62/0.62 sec, 1.97/1.97 sec )
[LOG] Total clause size reduction: 12422 --> 2200 (215 --> 13, 210 --> 24, 451 --> 36, 160 --> 7, 546 --> 41, 266 --> 26, 8954 --> 1823, 1620 --> 230 )
[LOG] Average clause size reduction: 36.4282 --> 6.45161 (35.8333 --> 2.16667, 35 --> 4, 37.5833 --> 3, 32 --> 1.4, 36.4 --> 2.73333, 33.25 --> 3.25, 36.8477 --> 7.50206, 35.2174 --> 5 )
[LOG] Overall execution time: 5.6 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.96 sec (Real time) / 5.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.77 sec (Real time) / 3.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1392 7 28 1 1350
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 12.15 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1295 new AND gates.
[LOG] Size before ABC: 2380 AND gates.
[LOG] Size after ABC: 1295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.97/12 sec (0.13/0 sec, 0.64/1 sec, 0.01/0 sec, 0.3/0 sec, 0.01/0 sec, 2.34/2 sec, 0.57/1 sec, 2.41/2 sec, 5.21/5 sec, 0.35/1 sec )
[LOG] Nr of iterations: 457 (8, 22, 5, 22, 8, 104, 67, 103, 89, 29 )
[LOG] Total clause computation time: 2.94/5 sec (0.06/0.06 sec, 0.24/0.24 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.08/0.08 sec, 0.11/0.11 sec, 1.69/1.69 sec, 0.51/0.51 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 8.97/7 sec (0.06/0.06 sec, 0.4/0.4 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.01/0.01 sec, 2.24/2.24 sec, 0.46/0.46 sec, 0.7/0.7 sec, 4.69/4.69 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 20990 --> 2380 (371 --> 14, 1092 --> 138, 204 --> 7, 1050 --> 101, 343 --> 15, 4944 --> 482, 3102 --> 499, 4692 --> 467, 3960 --> 498, 1232 --> 159 )
[LOG] Average clause size reduction: 45.93 --> 5.20788 (46.375 --> 1.75, 49.6364 --> 6.27273, 40.8 --> 1.4, 47.7273 --> 4.59091, 42.875 --> 1.875, 47.5385 --> 4.63462, 46.2985 --> 7.44776, 45.5534 --> 4.53398, 44.4944 --> 5.59551, 42.4828 --> 5.48276 )
[LOG] Overall execution time: 12.15 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.54 sec (Real time) / 12.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.49 sec (Real time) / 10.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1585 9 34 1 1532
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 91.17 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 10223 new AND gates.
[LOG] Size before ABC: 21026 AND gates.
[LOG] Size after ABC: 10222 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 90.78/90 sec (0.3/0 sec, 0.63/1 sec, 0/0 sec, 1.16/1 sec, 0.01/0 sec, 1.76/2 sec, 0.05/0 sec, 7.37/7 sec, 16.33/16 sec, 41.4/42 sec, 21.77/21 sec )
[LOG] Nr of iterations: 2510 (10, 10, 4, 23, 6, 152, 12, 620, 608, 847, 218 )
[LOG] Total clause computation time: 24.44/28 sec (0.15/0.15 sec, 0.6/0.6 sec, 0/0 sec, 0.15/0.15 sec, 0/0 sec, 0.24/0.24 sec, 0/0 sec, 0.73/0.73 sec, 2.07/2.07 sec, 8.95/8.95 sec, 11.55/11.55 sec )
[LOG] Total clause minimization time: 65.64/61 sec (0.15/0.15 sec, 0.03/0.03 sec, 0/0 sec, 1.01/1.01 sec, 0.01/0.01 sec, 1.51/1.51 sec, 0.04/0.04 sec, 6.57/6.57 sec, 14.11/14.11 sec, 32.16/32.16 sec, 10.05/10.05 sec )
[LOG] Total clause size reduction: 130045 --> 21026 (540 --> 23, 531 --> 38, 174 --> 6, 1254 --> 106, 280 --> 17, 8305 --> 903, 594 --> 53, 32807 --> 5253, 31564 --> 5069, 43146 --> 7903, 10850 --> 1655 )
[LOG] Average clause size reduction: 51.8108 --> 8.37689 (54 --> 2.3, 53.1 --> 3.8, 43.5 --> 1.5, 54.5217 --> 4.6087, 46.6667 --> 2.83333, 54.6382 --> 5.94079, 49.5 --> 4.41667, 52.9145 --> 8.47258, 51.9145 --> 8.33717, 50.9398 --> 9.33058, 49.7706 --> 7.59174 )
[LOG] Overall execution time: 91.17 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.03 sec (Real time) / 90.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.54 sec (Real time) / 2.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 467.54 sec (Real time) / 467.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 10561 11 38 1 10502
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 34.47 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 3243 new AND gates.
[LOG] Size before ABC: 6824 AND gates.
[LOG] Size after ABC: 3243 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 33.87/34 sec (3.61/4 sec, 3.89/4 sec, 3.25/3 sec, 2.6/2 sec, 2.1/3 sec, 2.14/2 sec, 2.08/2 sec, 4.68/4 sec, 7.62/8 sec, 0.05/0 sec, 0.67/1 sec, 1.15/1 sec, 0.03/0 sec )
[LOG] Nr of iterations: 1003 (149, 247, 166, 20, 105, 87, 88, 44, 64, 9, 11, 7, 6 )
[LOG] Total clause computation time: 11.1/13 sec (0.8/0.8 sec, 0.16/0.16 sec, 0.33/0.33 sec, 1.97/1.97 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.75/0.75 sec, 5.41/5.41 sec, 0.01/0.01 sec, 0.58/0.58 sec, 0.43/0.43 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 22.57/21 sec (2.79/2.79 sec, 3.68/3.68 sec, 2.9/2.9 sec, 0.62/0.62 sec, 1.93/1.93 sec, 1.85/1.85 sec, 1.81/1.81 sec, 3.93/3.93 sec, 2.2/2.2 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.71/0.71 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 65206 --> 6824 (10212 --> 1669, 16728 --> 1561, 11055 --> 1469, 1254 --> 88, 6760 --> 467, 5504 --> 380, 5481 --> 395, 2666 --> 261, 3843 --> 460, 480 --> 15, 590 --> 38, 348 --> 11, 285 --> 10 )
[LOG] Average clause size reduction: 65.011 --> 6.80359 (68.5369 --> 11.2013, 67.7247 --> 6.31984, 66.5964 --> 8.8494, 62.7 --> 4.4, 64.381 --> 4.44762, 63.2644 --> 4.36782, 62.2841 --> 4.48864, 60.5909 --> 5.93182, 60.0469 --> 7.1875, 53.3333 --> 1.66667, 53.6364 --> 3.45455, 49.7143 --> 1.57143, 47.5 --> 1.66667 )
[LOG] Overall execution time: 34.47 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.22 sec (Real time) / 33.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 158.39 sec (Real time) / 158.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 3657 13 43 1 3588
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 40.05 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 3790 new AND gates.
[LOG] Size before ABC: 8261 AND gates.
[LOG] Size after ABC: 3789 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.35/40 sec (4.43/5 sec, 4.15/4 sec, 3.8/4 sec, 1.46/1 sec, 3.01/3 sec, 2.75/3 sec, 5.41/5 sec, 3.38/4 sec, 1.38/1 sec, 7.71/8 sec, 0.05/0 sec, 0.08/0 sec, 1.71/2 sec, 0.03/0 sec )
[LOG] Nr of iterations: 1210 (200, 222, 184, 19, 108, 119, 83, 132, 43, 67, 8, 11, 9, 5 )
[LOG] Total clause computation time: 10.31/14 sec (0.88/0.88 sec, 0.24/0.24 sec, 0.5/0.5 sec, 1.04/1.04 sec, 0.18/0.18 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.29/0.29 sec, 0.67/0.67 sec, 5.4/5.4 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.63/0.63 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 28.84/24 sec (3.53/3.53 sec, 3.89/3.89 sec, 3.29/3.29 sec, 0.41/0.41 sec, 2.8/2.8 sec, 2.5/2.5 sec, 5.21/5.21 sec, 3.06/3.06 sec, 0.69/0.69 sec, 2.3/2.3 sec, 0.01/0.01 sec, 0.06/0.06 sec, 1.08/1.08 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 86570 --> 8261 (15124 --> 2443, 16575 --> 1286, 13542 --> 1704, 1314 --> 78, 7704 --> 458, 8378 --> 544, 5740 --> 347, 9039 --> 584, 2856 --> 251, 4422 --> 502, 462 --> 13, 650 --> 23, 512 --> 21, 252 --> 7 )
[LOG] Average clause size reduction: 71.5455 --> 6.82727 (75.62 --> 12.215, 74.6622 --> 5.79279, 73.5978 --> 9.26087, 69.1579 --> 4.10526, 71.3333 --> 4.24074, 70.4034 --> 4.57143, 69.1566 --> 4.18072, 68.4773 --> 4.42424, 66.4186 --> 5.83721, 66 --> 7.49254, 57.75 --> 1.625, 59.0909 --> 2.09091, 56.8889 --> 2.33333, 50.4 --> 1.4 )
[LOG] Overall execution time: 40.05 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.91 sec (Real time) / 39.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 156.52 sec (Real time) / 156.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 4260 15 47 1 4185
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 65.46 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 4326 new AND gates.
[LOG] Size before ABC: 9214 AND gates.
[LOG] Size after ABC: 4326 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 64.27/64 sec (7.28/7 sec, 5.56/5 sec, 5.18/6 sec, 1.73/1 sec, 4.94/5 sec, 6.59/7 sec, 3.52/3 sec, 4.58/5 sec, 8.14/8 sec, 1.71/2 sec, 14.8/15 sec, 0.09/0 sec, 0.05/0 sec, 0.06/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 1409 (177, 195, 182, 25, 151, 159, 118, 128, 85, 39, 117, 11, 8, 9, 5 )
[LOG] Total clause computation time: 17.51/19 sec (1.68/1.68 sec, 0.35/0.35 sec, 0.57/0.57 sec, 1.45/1.45 sec, 0.38/0.38 sec, 2.07/2.07 sec, 0.33/0.33 sec, 0.34/0.34 sec, 0.29/0.29 sec, 0.99/0.99 sec, 9.01/9.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 46.29/45 sec (5.56/5.56 sec, 5.15/5.15 sec, 4.61/4.61 sec, 0.27/0.27 sec, 4.5/4.5 sec, 4.46/4.46 sec, 3.14/3.14 sec, 4.17/4.17 sec, 7.85/7.85 sec, 0.72/0.72 sec, 5.7/5.7 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 110959 --> 9214 (14784 --> 2259, 16102 --> 995, 14842 --> 1830, 1944 --> 114, 12000 --> 614, 12482 --> 734, 9126 --> 530, 9779 --> 610, 6384 --> 363, 2850 --> 220, 8584 --> 883, 730 --> 22, 504 --> 13, 568 --> 15, 280 --> 12 )
[LOG] Average clause size reduction: 78.7502 --> 6.53939 (83.5254 --> 12.7627, 82.5744 --> 5.10256, 81.5495 --> 10.0549, 77.76 --> 4.56, 79.4702 --> 4.06623, 78.5031 --> 4.61635, 77.339 --> 4.49153, 76.3984 --> 4.76562, 75.1059 --> 4.27059, 73.0769 --> 5.64103, 73.3675 --> 7.54701, 66.3636 --> 2, 63 --> 1.625, 63.1111 --> 1.66667, 56 --> 2.4 )
[LOG] Overall execution time: 65.46 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.45 sec (Real time) / 64.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.42 sec (Real time) / 1.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 174.20 sec (Real time) / 174.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 4859 17 52 1 4775
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9893.82 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 149.66 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 5374 new AND gates.
[LOG] Size before ABC: 11876 AND gates.
[LOG] Size after ABC: 5374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 147.13/147 sec (10.99/11 sec, 9.89/10 sec, 8.35/9 sec, 5.89/5 sec, 7.37/8 sec, 7.39/7 sec, 11.99/12 sec, 7.07/7 sec, 6.31/7 sec, 5.22/5 sec, 6.21/6 sec, 6.57/7 sec, 26.3/26 sec, 0.13/0 sec, 3.79/4 sec, 18.16/18 sec, 5.42/5 sec, 0.08/0 sec )
[LOG] Nr of iterations: 1952 (130, 275, 187, 42, 179, 207, 148, 148, 143, 119, 127, 62, 127, 12, 13, 12, 14, 7 )
[LOG] Total clause computation time: 39.25/40 sec (3.79/3.79 sec, 0.65/0.65 sec, 0.88/0.88 sec, 5.43/5.43 sec, 0.45/0.45 sec, 0.64/0.64 sec, 0.45/0.45 sec, 0.68/0.68 sec, 0.59/0.59 sec, 0.45/0.45 sec, 0.5/0.5 sec, 2.98/2.98 sec, 16.25/16.25 sec, 0.02/0.02 sec, 3.64/3.64 sec, 0.07/0.07 sec, 1.76/1.76 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 107.15/107 sec (7.18/7.18 sec, 9.18/9.18 sec, 7.43/7.43 sec, 0.43/0.43 sec, 6.88/6.88 sec, 6.66/6.66 sec, 11.5/11.5 sec, 6.29/6.29 sec, 5.66/5.66 sec, 4.75/4.75 sec, 5.66/5.66 sec, 3.53/3.53 sec, 9.95/9.95 sec, 0.11/0.11 sec, 0.15/0.15 sec, 18.08/18.08 sec, 3.65/3.65 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 182551 --> 11876 (12900 --> 1974, 27126 --> 1327, 18228 --> 2248, 3977 --> 177, 17088 --> 704, 19570 --> 921, 13818 --> 654, 13671 --> 664, 13064 --> 659, 10738 --> 546, 11340 --> 565, 5429 --> 378, 11088 --> 926, 957 --> 21, 1032 --> 32, 935 --> 29, 1092 --> 38, 498 --> 13 )
[LOG] Average clause size reduction: 93.52 --> 6.08402 (99.2308 --> 15.1846, 98.64 --> 4.82545, 97.4759 --> 12.0214, 94.6905 --> 4.21429, 95.4637 --> 3.93296, 94.5411 --> 4.44928, 93.3649 --> 4.41892, 92.3716 --> 4.48649, 91.3566 --> 4.60839, 90.2353 --> 4.58824, 89.2913 --> 4.44882, 87.5645 --> 6.09677, 87.3071 --> 7.29134, 79.75 --> 1.75, 79.3846 --> 2.46154, 77.9167 --> 2.41667, 78 --> 2.71429, 71.1429 --> 1.85714 )
[LOG] Overall execution time: 149.67 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 150.88 sec (Real time) / 145.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.57 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 485.03 sec (Real time) / 484.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 6057 21 61 1 5957
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 216.95 sec CPU time.
[LOG] Relation determinization time: 218 sec real time.
[LOG] Final circuit size: 6963 new AND gates.
[LOG] Size before ABC: 15937 AND gates.
[LOG] Size after ABC: 6963 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 213.77/213 sec (17.26/17 sec, 9.1/9 sec, 10.33/10 sec, 6.62/7 sec, 7.36/7 sec, 7.08/7 sec, 15.63/16 sec, 7.55/8 sec, 7.36/7 sec, 7.64/8 sec, 8.7/8 sec, 10.29/11 sec, 33.72/33 sec, 49.63/50 sec, 0.19/0 sec, 2.76/3 sec, 6.81/7 sec, 5.7/5 sec, 0.04/0 sec )
[LOG] Nr of iterations: 2383 (231, 237, 207, 41, 163, 143, 138, 162, 153, 183, 155, 211, 114, 195, 13, 13, 11, 9, 4 )
[LOG] Total clause computation time: 62.56/59 sec (3.99/3.99 sec, 0.61/0.61 sec, 1.5/1.5 sec, 6.27/6.27 sec, 0.58/0.58 sec, 0.57/0.57 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.6/0.6 sec, 0.61/0.61 sec, 0.51/0.51 sec, 0.73/0.73 sec, 3.64/3.64 sec, 35.03/35.03 sec, 0.04/0.04 sec, 2.63/2.63 sec, 2.11/2.11 sec, 2.37/2.37 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 149.77/152 sec (13.19/13.19 sec, 8.36/8.36 sec, 8.75/8.75 sec, 0.33/0.33 sec, 6.7/6.7 sec, 6.48/6.48 sec, 15.23/15.23 sec, 7.04/7.04 sec, 6.67/6.67 sec, 6.96/6.96 sec, 8.08/8.08 sec, 9.34/9.34 sec, 29.96/29.96 sec, 14.37/14.37 sec, 0.14/0.14 sec, 0.13/0.13 sec, 4.7/4.7 sec, 3.31/3.31 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 237593 --> 15937 (24610 --> 3489, 25016 --> 1402, 21630 --> 2392, 4160 --> 196, 16686 --> 720, 14484 --> 691, 13837 --> 586, 16100 --> 742, 15048 --> 663, 17836 --> 806, 14938 --> 764, 20160 --> 1064, 10735 --> 834, 18236 --> 1498, 1116 --> 23, 1104 --> 28, 910 --> 19, 720 --> 15, 267 --> 5 )
[LOG] Average clause size reduction: 99.7033 --> 6.68779 (106.537 --> 15.1039, 105.553 --> 5.91561, 104.493 --> 11.5556, 101.463 --> 4.78049, 102.368 --> 4.41718, 101.287 --> 4.83217, 100.268 --> 4.24638, 99.3827 --> 4.58025, 98.3529 --> 4.33333, 97.4645 --> 4.40437, 96.3742 --> 4.92903, 95.545 --> 5.04265, 94.1667 --> 7.31579, 93.5179 --> 7.68205, 85.8462 --> 1.76923, 84.9231 --> 2.15385, 82.7273 --> 1.72727, 80 --> 1.66667, 66.75 --> 1.25 )
[LOG] Overall execution time: 216.95 sec CPU time.
[LOG] Overall execution time: 218 sec real time.
Synthesis time: 218.47 sec (Real time) / 211.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.74 sec (Real time) / 1.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 847.07 sec (Real time) / 846.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 7700 23 65 1 7593
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.34 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1103 new AND gates.
[LOG] Size before ABC: 2062 AND gates.
[LOG] Size after ABC: 1102 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.27/5 sec (0.06/0 sec, 0.83/1 sec, 0.32/0 sec, 0.01/0 sec, 0.1/0 sec, 0.01/0 sec, 0.9/1 sec, 3.04/3 sec )
[LOG] Nr of iterations: 343 (8, 5, 9, 10, 28, 11, 209, 63 )
[LOG] Total clause computation time: 2.26/3 sec (0.03/0.03 sec, 0.83/0.83 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.1/0.1 sec, 1.24/1.24 sec )
[LOG] Total clause minimization time: 2.98/2 sec (0.03/0.03 sec, 0/0 sec, 0.31/0.31 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.77/0.77 sec, 1.8/1.8 sec )
[LOG] Total clause size reduction: 13523 --> 2062 (322 --> 13, 180 --> 16, 352 --> 27, 387 --> 23, 1134 --> 96, 410 --> 42, 8320 --> 1517, 2418 --> 328 )
[LOG] Average clause size reduction: 39.4257 --> 6.01166 (40.25 --> 1.625, 36 --> 3.2, 39.1111 --> 3, 38.7 --> 2.3, 40.5 --> 3.42857, 37.2727 --> 3.81818, 39.8086 --> 7.25837, 38.381 --> 5.20635 )
[LOG] Overall execution time: 5.34 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.70 sec (Real time) / 5.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.27 sec (Real time) / 4.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1337 7 31 1 1292
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 10.73 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1428 new AND gates.
[LOG] Size before ABC: 2732 AND gates.
[LOG] Size after ABC: 1427 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.59/10 sec (0.09/0 sec, 2.85/3 sec, 0/0 sec, 2.31/2 sec, 0.01/0 sec, 0.57/0 sec, 0.44/1 sec, 0.79/1 sec, 3.12/3 sec, 0.41/0 sec )
[LOG] Nr of iterations: 529 (8, 10, 8, 21, 9, 159, 62, 119, 92, 41 )
[LOG] Total clause computation time: 4.41/4 sec (0.04/0.04 sec, 2.84/2.84 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.13/0.13 sec, 1.15/1.15 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 6.16/6 sec (0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 2.31/2.31 sec, 0/0 sec, 0.5/0.5 sec, 0.35/0.35 sec, 0.65/0.65 sec, 1.97/1.97 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 25360 --> 2732 (385 --> 13, 486 --> 38, 371 --> 13, 1040 --> 98, 408 --> 15, 7900 --> 751, 2989 --> 413, 5664 --> 614, 4277 --> 546, 1840 --> 231 )
[LOG] Average clause size reduction: 47.9395 --> 5.16446 (48.125 --> 1.625, 48.6 --> 3.8, 46.375 --> 1.625, 49.5238 --> 4.66667, 45.3333 --> 1.66667, 49.6855 --> 4.72327, 48.2097 --> 6.66129, 47.5966 --> 5.15966, 46.4891 --> 5.93478, 44.878 --> 5.63415 )
[LOG] Overall execution time: 10.74 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.14 sec (Real time) / 10.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.64 sec (Real time) / 10.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1713 9 36 1 1659
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 332.57 sec CPU time.
[LOG] Relation determinization time: 336 sec real time.
[LOG] Final circuit size: 18497 new AND gates.
[LOG] Size before ABC: 39347 AND gates.
[LOG] Size after ABC: 18496 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 331.61/331 sec (0.85/1 sec, 1.49/1 sec, 0.02/0 sec, 2.81/3 sec, 0.03/0 sec, 4.52/5 sec, 0.14/0 sec, 16.52/16 sec, 68.57/69 sec, 135/135 sec, 101.66/101 sec )
[LOG] Nr of iterations: 4014 (8, 11, 10, 17, 8, 222, 27, 713, 1151, 1448, 399 )
[LOG] Total clause computation time: 75.12/76 sec (0.42/0.42 sec, 1.45/1.45 sec, 0/0 sec, 0.58/0.58 sec, 0.02/0.02 sec, 0.43/0.43 sec, 0.01/0.01 sec, 1.67/1.67 sec, 5.34/5.34 sec, 19.3/19.3 sec, 45.9/45.9 sec )
[LOG] Total clause minimization time: 253.7/252 sec (0.42/0.42 sec, 0.04/0.04 sec, 0.02/0.02 sec, 2.22/2.22 sec, 0.01/0.01 sec, 4.03/4.03 sec, 0.13/0.13 sec, 14.7/14.7 sec, 62.65/62.65 sec, 114.35/114.35 sec, 55.13/55.13 sec )
[LOG] Total clause size reduction: 223640 --> 39347 (448 --> 13, 630 --> 42, 558 --> 19, 976 --> 75, 420 --> 20, 13039 --> 1611, 1508 --> 136, 40584 --> 7417, 64400 --> 11007, 79585 --> 15438, 21492 --> 3569 )
[LOG] Average clause size reduction: 55.715 --> 9.80244 (56 --> 1.625, 57.2727 --> 3.81818, 55.8 --> 1.9, 57.4118 --> 4.41176, 52.5 --> 2.5, 58.7342 --> 7.25676, 55.8519 --> 5.03704, 56.9201 --> 10.4025, 55.9513 --> 9.56299, 54.962 --> 10.6616, 53.8647 --> 8.94486 )
[LOG] Overall execution time: 332.58 sec CPU time.
[LOG] Overall execution time: 336 sec real time.
Synthesis time: 336.13 sec (Real time) / 328.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.65 sec (Real time) / 2.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1750.53 sec (Real time) / 1749.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 18846 11 42 1 18783
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 44.57 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 4110 new AND gates.
[LOG] Size before ABC: 8627 AND gates.
[LOG] Size after ABC: 4110 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.07/44 sec (2.68/3 sec, 3.46/3 sec, 3.84/4 sec, 2.07/2 sec, 4.97/5 sec, 6.7/7 sec, 5.62/5 sec, 7.55/8 sec, 5.73/6 sec, 0.07/0 sec, 0.38/0 sec, 0.95/1 sec, 0.05/0 sec )
[LOG] Nr of iterations: 1324 (118, 215, 219, 24, 204, 190, 193, 46, 81, 10, 8, 10, 6 )
[LOG] Total clause computation time: 9.91/8 sec (0.75/0.75 sec, 0.22/0.22 sec, 0.26/0.26 sec, 1.9/1.9 sec, 0.25/0.25 sec, 0.32/0.32 sec, 0.34/0.34 sec, 2.33/2.33 sec, 2.88/2.88 sec, 0.01/0.01 sec, 0.31/0.31 sec, 0.34/0.34 sec, 0/0 sec )
[LOG] Total clause minimization time: 33.9/36 sec (1.92/1.92 sec, 3.2/3.2 sec, 3.54/3.54 sec, 0.17/0.17 sec, 4.71/4.71 sec, 6.35/6.35 sec, 5.23/5.23 sec, 5.2/5.2 sec, 2.8/2.8 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.61/0.61 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 90810 --> 8627 (8541 --> 1330, 15408 --> 1188, 15478 --> 2373, 1610 --> 114, 14007 --> 922, 12852 --> 878, 12864 --> 895, 2970 --> 262, 5200 --> 592, 576 --> 20, 441 --> 16, 558 --> 22, 305 --> 15 )
[LOG] Average clause size reduction: 68.5876 --> 6.51586 (72.3814 --> 11.2712, 71.6651 --> 5.52558, 70.6758 --> 10.8356, 67.0833 --> 4.75, 68.6618 --> 4.51961, 67.6421 --> 4.62105, 66.6528 --> 4.63731, 64.5652 --> 5.69565, 64.1975 --> 7.30864, 57.6 --> 2, 55.125 --> 2, 55.8 --> 2.2, 50.8333 --> 2.5 )
[LOG] Overall execution time: 44.57 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 45.48 sec (Real time) / 43.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.31 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 126.22 sec (Real time) / 126.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 4527 13 47 1 4454
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 59.52 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 5703 new AND gates.
[LOG] Size before ABC: 11794 AND gates.
[LOG] Size after ABC: 5703 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 58.93/59 sec (3.38/4 sec, 4.73/4 sec, 3.59/4 sec, 2.01/2 sec, 5.39/5 sec, 7.21/8 sec, 5.36/5 sec, 12.45/12 sec, 3.81/4 sec, 7.22/7 sec, 0.21/1 sec, 0.06/0 sec, 3.48/3 sec, 0.03/0 sec )
[LOG] Nr of iterations: 1719 (128, 324, 182, 22, 274, 194, 145, 271, 54, 78, 20, 10, 11, 6 )
[LOG] Total clause computation time: 14.21/12 sec (0.83/0.83 sec, 0.3/0.3 sec, 0.35/0.35 sec, 1.91/1.91 sec, 0.44/0.44 sec, 0.32/0.32 sec, 0.24/0.24 sec, 0.64/0.64 sec, 2.44/2.44 sec, 3.81/3.81 sec, 0.03/0.03 sec, 0.02/0.02 sec, 2.88/2.88 sec, 0/0 sec )
[LOG] Total clause minimization time: 44.12/46 sec (2.54/2.54 sec, 4.38/4.38 sec, 3.19/3.19 sec, 0.1/0.1 sec, 4.88/4.88 sec, 6.82/6.82 sec, 5.02/5.02 sec, 11.7/11.7 sec, 1.32/1.32 sec, 3.37/3.37 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.57/0.57 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 130955 --> 11794 (10287 --> 1737, 25840 --> 2008, 14299 --> 1762, 1638 --> 90, 21021 --> 1728, 14668 --> 950, 10800 --> 727, 19980 --> 1721, 3869 --> 326, 5544 --> 627, 1349 --> 62, 630 --> 17, 690 --> 30, 340 --> 9 )
[LOG] Average clause size reduction: 76.1809 --> 6.86097 (80.3672 --> 13.5703, 79.7531 --> 6.19753, 78.5659 --> 9.68132, 74.4545 --> 4.09091, 76.719 --> 6.30657, 75.6082 --> 4.89691, 74.4828 --> 5.01379, 73.7269 --> 6.35055, 71.6481 --> 6.03704, 71.0769 --> 8.03846, 67.45 --> 3.1, 63 --> 1.7, 62.7273 --> 2.72727, 56.6667 --> 1.5 )
[LOG] Overall execution time: 59.52 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.76 sec (Real time) / 58.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.59 sec (Real time) / 1.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 271.68 sec (Real time) / 271.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 6175 15 52 1 6094
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 95.11 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 6636 new AND gates.
[LOG] Size before ABC: 15001 AND gates.
[LOG] Size after ABC: 6636 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 94.06/94 sec (4.44/4 sec, 7.92/8 sec, 7.73/8 sec, 1/1 sec, 7.17/7 sec, 10.54/11 sec, 10.54/10 sec, 15.58/16 sec, 11.65/11 sec, 3.3/4 sec, 13.65/13 sec, 0.1/0 sec, 0.12/1 sec, 0.18/0 sec, 0.14/0 sec )
[LOG] Nr of iterations: 2283 (120, 535, 199, 24, 268, 212, 231, 232, 267, 66, 75, 10, 14, 16, 14 )
[LOG] Total clause computation time: 18.77/17 sec (1.26/1.26 sec, 0.5/0.5 sec, 2.02/2.02 sec, 0.81/0.81 sec, 0.54/0.54 sec, 0.41/0.41 sec, 2.12/2.12 sec, 0.46/0.46 sec, 0.63/0.63 sec, 1.22/1.22 sec, 8.71/8.71 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 74.5/74 sec (3.16/3.16 sec, 7.36/7.36 sec, 5.65/5.65 sec, 0.16/0.16 sec, 6.53/6.53 sec, 10.03/10.03 sec, 8.32/8.32 sec, 15.04/15.04 sec, 10.86/10.86 sec, 2.05/2.05 sec, 4.93/4.93 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 191648 --> 15001 (10591 --> 1610, 46992 --> 4247, 17226 --> 2195, 1978 --> 107, 22695 --> 1182, 17724 --> 1000, 19090 --> 1064, 18942 --> 1024, 21546 --> 1442, 5200 --> 448, 5846 --> 573, 702 --> 17, 1001 --> 27, 1140 --> 35, 975 --> 30 )
[LOG] Average clause size reduction: 83.9457 --> 6.57074 (88.2583 --> 13.4167, 87.8355 --> 7.93832, 86.5628 --> 11.0302, 82.4167 --> 4.45833, 84.6828 --> 4.41045, 83.6038 --> 4.71698, 82.6407 --> 4.60606, 81.6466 --> 4.41379, 80.6966 --> 5.40075, 78.7879 --> 6.78788, 77.9467 --> 7.64, 70.2 --> 1.7, 71.5 --> 1.92857, 71.25 --> 2.1875, 69.6429 --> 2.14286 )
[LOG] Overall execution time: 95.11 sec CPU time.
[LOG] Overall execution time: 96 sec real time.
Synthesis time: 96.51 sec (Real time) / 93.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.72 sec (Real time) / 1.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 294.76 sec (Real time) / 294.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 7163 17 57 1 7074
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 598.62 sec CPU time.
[LOG] Relation determinization time: 605 sec real time.
[LOG] Final circuit size: 22005 new AND gates.
[LOG] Size before ABC: 64525 AND gates.
[LOG] Size after ABC: 22005 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 594.69/595 sec (15.69/16 sec, 73.19/73 sec, 37.34/37 sec, 6.13/6 sec, 23.24/23 sec, 25.39/26 sec, 28.07/28 sec, 40.09/40 sec, 87.12/87 sec, 56.82/57 sec, 61.7/62 sec, 30.3/30 sec, 58.64/59 sec, 0.43/0 sec, 2.75/3 sec, 42.13/42 sec, 5.16/5 sec, 0.5/1 sec )
[LOG] Nr of iterations: 6286 (166, 3002, 337, 49, 265, 303, 288, 346, 333, 369, 462, 144, 160, 15, 11, 12, 10, 14 )
[LOG] Total clause computation time: 82.87/88 sec (4.59/4.59 sec, 3.55/3.55 sec, 5.67/5.67 sec, 4.96/4.96 sec, 1.53/1.53 sec, 1.66/1.66 sec, 3.12/3.12 sec, 2.13/2.13 sec, 2.13/2.13 sec, 2.52/2.52 sec, 2.55/2.55 sec, 8.08/8.08 sec, 33.72/33.72 sec, 0.07/0.07 sec, 2.35/2.35 sec, 2.32/2.32 sec, 1.84/1.84 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 506.35/502 sec (11.05/11.05 sec, 68.83/68.83 sec, 31.37/31.37 sec, 1.14/1.14 sec, 21.4/21.4 sec, 23.41/23.41 sec, 24.59/24.59 sec, 37.48/37.48 sec, 84.45/84.45 sec, 53.71/53.71 sec, 58.19/58.19 sec, 21.94/21.94 sec, 24.58/24.58 sec, 0.33/0.33 sec, 0.38/0.38 sec, 39.8/39.8 sec, 3.3/3.3 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 645245 --> 64525 (17655 --> 2846, 318106 --> 38543, 35280 --> 4892, 4992 --> 254, 27192 --> 1259, 30804 --> 1414, 28987 --> 1350, 34500 --> 1717, 32868 --> 2421, 36064 --> 3009, 44717 --> 4078, 13728 --> 1099, 15105 --> 1506, 1316 --> 31, 930 --> 24, 1012 --> 21, 819 --> 17, 1170 --> 44 )
[LOG] Average clause size reduction: 102.648 --> 10.2649 (106.355 --> 17.1446, 105.965 --> 12.8391, 104.688 --> 14.5163, 101.878 --> 5.18367, 102.611 --> 4.75094, 101.663 --> 4.66667, 100.649 --> 4.6875, 99.711 --> 4.96243, 98.7027 --> 7.27027, 97.7344 --> 8.15447, 96.79 --> 8.82684, 95.3333 --> 7.63194, 94.4062 --> 9.4125, 87.7333 --> 2.06667, 84.5455 --> 2.18182, 84.3333 --> 1.75, 81.9 --> 1.7, 83.5714 --> 3.14286 )
[LOG] Overall execution time: 598.62 sec CPU time.
[LOG] Overall execution time: 605 sec real time.
Synthesis time: 604.52 sec (Real time) / 592.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.90 sec (Real time) / 3.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1742.51 sec (Real time) / 1741.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 22670 21 68 1 22563
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 2677.68 sec CPU time.
[LOG] Relation determinization time: 2687 sec real time.
[LOG] Final circuit size: 72485 new AND gates.
[LOG] Size before ABC: 256824 AND gates.
[LOG] Size after ABC: 72485 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 2673.66/2673 sec (14.2/14 sec, 366.99/367 sec, 163.59/164 sec, 52.5/52 sec, 315.67/316 sec, 311.44/311 sec, 119.9/120 sec, 132.58/133 sec, 362.67/362 sec, 106.58/107 sec, 158.47/158 sec, 155.71/156 sec, 82.43/83 sec, 297.92/297 sec, 0.89/1 sec, 5.8/6 sec, 10.15/10 sec, 15.43/16 sec, 0.74/0 sec )
[LOG] Nr of iterations: 18183 (139, 14250, 323, 51, 420, 323, 303, 353, 595, 271, 406, 329, 121, 236, 14, 16, 15, 11, 7 )
[LOG] Total clause computation time: 460.49/460 sec (4.78/4.78 sec, 14.48/14.48 sec, 54.33/54.33 sec, 48.77/48.77 sec, 5.97/5.97 sec, 4.83/4.83 sec, 4.22/4.22 sec, 5/5 sec, 8.28/8.28 sec, 4.12/4.12 sec, 6.16/6.16 sec, 5.04/5.04 sec, 55.98/55.98 sec, 222.83/222.83 sec, 0.15/0.15 sec, 4.66/4.66 sec, 2.43/2.43 sec, 8.36/8.36 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 2190.3/2186 sec (9.36/9.36 sec, 347.61/347.61 sec, 107.85/107.85 sec, 3.51/3.51 sec, 307.93/307.93 sec, 305.22/305.22 sec, 114.45/114.45 sec, 125.91/125.91 sec, 351.47/351.47 sec, 101.22/101.22 sec, 150.18/150.18 sec, 148.96/148.96 sec, 25.84/25.84 sec, 73.84/73.84 sec, 0.64/0.64 sec, 1.04/1.04 sec, 7.66/7.66 sec, 7.02/7.02 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 2046011 --> 256824 (15870 --> 2411, 1624386 --> 226514, 36386 --> 4363, 5600 --> 242, 46509 --> 2726, 35420 --> 1512, 32918 --> 1397, 38016 --> 1604, 63558 --> 6999, 28620 --> 1282, 42525 --> 2880, 34112 --> 1930, 12360 --> 847, 23970 --> 1980, 1313 --> 25, 1500 --> 40, 1386 --> 27, 980 --> 19, 582 --> 26 )
[LOG] Average clause size reduction: 112.523 --> 14.1244 (114.173 --> 17.3453, 113.992 --> 15.8957, 112.65 --> 13.5077, 109.804 --> 4.7451, 110.736 --> 6.49048, 109.659 --> 4.68111, 108.64 --> 4.61056, 107.694 --> 4.54391, 106.82 --> 11.763, 105.609 --> 4.73063, 104.741 --> 7.0936, 103.684 --> 5.86626, 102.149 --> 7, 101.568 --> 8.38983, 93.7857 --> 1.78571, 93.75 --> 2.5, 92.4 --> 1.8, 89.0909 --> 1.72727, 83.1429 --> 3.71429 )
[LOG] Overall execution time: 2677.68 sec CPU time.
[LOG] Overall execution time: 2687 sec real time.
Synthesis time: 2686.88 sec (Real time) / 2641.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.70 sec (Real time) / 9.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9997.27 sec (Real time) / 9995.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 73206 23 73 1 73091
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.27 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1035 new AND gates.
[LOG] Size before ABC: 1948 AND gates.
[LOG] Size after ABC: 1034 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.22/5 sec (0.06/0 sec, 0.88/1 sec, 0.62/0 sec, 0.02/0 sec, 0.08/0 sec, 0.02/0 sec, 0.7/1 sec, 2.84/3 sec )
[LOG] Nr of iterations: 351 (8, 5, 28, 17, 31, 8, 202, 52 )
[LOG] Total clause computation time: 2.37/2 sec (0.03/0.03 sec, 0.88/0.88 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 1.24/1.24 sec )
[LOG] Total clause minimization time: 2.83/3 sec (0.03/0.03 sec, 0/0 sec, 0.51/0.51 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.6/0.6 sec, 1.59/1.59 sec )
[LOG] Total clause size reduction: 13954 --> 1948 (322 --> 15, 180 --> 16, 1188 --> 156, 688 --> 45, 1260 --> 106, 287 --> 23, 8040 --> 1343, 1989 --> 244 )
[LOG] Average clause size reduction: 39.755 --> 5.54986 (40.25 --> 1.875, 36 --> 3.2, 42.4286 --> 5.57143, 40.4706 --> 2.64706, 40.6452 --> 3.41935, 35.875 --> 2.875, 39.802 --> 6.64851, 38.25 --> 4.69231 )
[LOG] Overall execution time: 5.27 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.62 sec (Real time) / 5.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.00 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1261 7 31 1 1216
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 51.43 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 6221 new AND gates.
[LOG] Size before ABC: 12319 AND gates.
[LOG] Size after ABC: 6221 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51/51 sec (0.3/0 sec, 1.84/2 sec, 0/0 sec, 0.91/1 sec, 0.01/0 sec, 5.16/5 sec, 3.18/3 sec, 11.04/11 sec, 21.58/22 sec, 6.98/7 sec )
[LOG] Nr of iterations: 1753 (8, 10, 5, 46, 8, 417, 65, 435, 638, 121 )
[LOG] Total clause computation time: 13.23/16 sec (0.14/0.14 sec, 1.28/1.28 sec, 0/0 sec, 0.12/0.12 sec, 0/0 sec, 0.57/0.57 sec, 2.12/2.12 sec, 2.45/2.45 sec, 3.08/3.08 sec, 3.47/3.47 sec )
[LOG] Total clause minimization time: 37.34/35 sec (0.16/0.16 sec, 0.56/0.56 sec, 0/0 sec, 0.77/0.77 sec, 0.01/0.01 sec, 4.51/4.51 sec, 1.04/1.04 sec, 8.5/8.5 sec, 18.31/18.31 sec, 3.48/3.48 sec )
[LOG] Total clause size reduction: 85750 --> 12319 (392 --> 13, 495 --> 40, 216 --> 7, 2385 --> 300, 364 --> 13, 21216 --> 2947, 3200 --> 498, 21266 --> 2843, 30576 --> 4777, 5640 --> 881 )
[LOG] Average clause size reduction: 48.9161 --> 7.02738 (49 --> 1.625, 49.5 --> 4, 43.2 --> 1.4, 51.8478 --> 6.52174, 45.5 --> 1.625, 50.8777 --> 7.06715, 49.2308 --> 7.66154, 48.8874 --> 6.53563, 47.9248 --> 7.48746, 46.6116 --> 7.28099 )
[LOG] Overall execution time: 51.43 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.54 sec (Real time) / 50.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.99 sec (Real time) / 1.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 207.67 sec (Real time) / 207.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6506 9 37 1 6450
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 1243.15 sec CPU time.
[LOG] Relation determinization time: 1250 sec real time.
[LOG] Final circuit size: 32509 new AND gates.
[LOG] Size before ABC: 69435 AND gates.
[LOG] Size after ABC: 32509 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 1241.16/1241 sec (1.9/2 sec, 6.44/6 sec, 0.02/0 sec, 6.1/6 sec, 0.07/0 sec, 10.91/11 sec, 0.08/0 sec, 42.12/42 sec, 182.81/183 sec, 677.2/677 sec, 313.51/314 sec )
[LOG] Nr of iterations: 7022 (8, 14, 5, 11, 16, 228, 10, 1066, 1850, 3337, 477 )
[LOG] Total clause computation time: 261.06/256 sec (0.93/0.93 sec, 6.36/6.36 sec, 0.01/0.01 sec, 2.01/2.01 sec, 0/0 sec, 0.25/0.25 sec, 0.02/0.02 sec, 6.86/6.86 sec, 9.52/9.52 sec, 95.29/95.29 sec, 139.81/139.81 sec )
[LOG] Total clause minimization time: 973.09/976 sec (0.97/0.97 sec, 0.08/0.08 sec, 0.01/0.01 sec, 4.09/4.09 sec, 0.07/0.07 sec, 10.56/10.56 sec, 0.06/0.06 sec, 34.92/34.92 sec, 171.82/171.82 sec, 577.84/577.84 sec, 172.67/172.67 sec )
[LOG] Total clause size reduction: 397384 --> 69435 (455 --> 13, 832 --> 66, 252 --> 8, 620 --> 31, 915 --> 46, 13620 --> 1486, 531 --> 38, 61770 --> 10070, 105393 --> 17624, 186816 --> 35791, 26180 --> 4262 )
[LOG] Average clause size reduction: 56.5913 --> 9.88821 (56.875 --> 1.625, 59.4286 --> 4.71429, 50.4 --> 1.6, 56.3636 --> 2.81818, 57.1875 --> 2.875, 59.7368 --> 6.51754, 53.1 --> 3.8, 57.9456 --> 9.44653, 56.9692 --> 9.52649, 55.9832 --> 10.7255, 54.8847 --> 8.93501 )
[LOG] Overall execution time: 1243.15 sec CPU time.
[LOG] Overall execution time: 1250 sec real time.
Synthesis time: 1250.44 sec (Real time) / 1231.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.66 sec (Real time) / 4.62 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9997.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 32856 11 43 1 32791
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 2166.9 sec CPU time.
[LOG] Relation determinization time: 2172 sec real time.
[LOG] Final circuit size: 23211 new AND gates.
[LOG] Size before ABC: 54990 AND gates.
[LOG] Size after ABC: 23211 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 2159.13/2159 sec (117.64/118 sec, 96.9/97 sec, 186.81/186 sec, 67.59/68 sec, 179.54/180 sec, 216.5/216 sec, 330.49/331 sec, 217.65/217 sec, 627.7/628 sec, 0.5/0 sec, 38.53/39 sec, 78.92/79 sec, 0.36/0 sec )
[LOG] Nr of iterations: 5566 (1100, 785, 907, 23, 544, 666, 551, 119, 840, 8, 8, 7, 8 )
[LOG] Total clause computation time: 618.66/623 sec (16.7/16.7 sec, 7.98/7.98 sec, 40.07/40.07 sec, 66.38/66.38 sec, 12.21/12.21 sec, 12.12/12.12 sec, 10.37/10.37 sec, 43.82/43.82 sec, 341.62/341.62 sec, 0.07/0.07 sec, 37.52/37.52 sec, 29.74/29.74 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 1532.77/1527 sec (100.11/100.11 sec, 88.16/88.16 sec, 145.65/145.65 sec, 1.14/1.14 sec, 166.55/166.55 sec, 203.14/203.14 sec, 319.16/319.16 sec, 173.61/173.61 sec, 284.38/284.38 sec, 0.42/0.42 sec, 0.99/0.99 sec, 49.17/49.17 sec, 0.29/0.29 sec )
[LOG] Total clause size reduction: 397195 --> 54990 (82425 --> 16122, 58016 --> 6746, 66138 --> 10258, 1584 --> 104, 38553 --> 3830, 46550 --> 4806, 37950 --> 4026, 8024 --> 883, 56213 --> 8159, 462 --> 13, 455 --> 16, 384 --> 11, 441 --> 16 )
[LOG] Average clause size reduction: 71.3609 --> 9.87963 (74.9318 --> 14.6564, 73.9057 --> 8.59363, 72.9195 --> 11.3098, 68.8696 --> 4.52174, 70.8695 --> 7.04044, 69.8949 --> 7.21622, 68.8748 --> 7.30672, 67.4286 --> 7.42017, 66.9202 --> 9.7131, 57.75 --> 1.625, 56.875 --> 2, 54.8571 --> 1.57143, 55.125 --> 2 )
[LOG] Overall execution time: 2166.92 sec CPU time.
[LOG] Overall execution time: 2172 sec real time.
Synthesis time: 2172.79 sec (Real time) / 2134.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.70 sec (Real time) / 3.67 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9997.89 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 23632 13 49 1 23557
=====================  amba6f21y.aag =====================
[LOG] Relation determinization time: 7981.39 sec CPU time.
[LOG] Relation determinization time: 7991 sec real time.
[LOG] Final circuit size: 30582 new AND gates.
[LOG] Size before ABC: 75339 AND gates.
[LOG] Size after ABC: 30582 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 7960.64/7960 sec (417.2/417 sec, 259.64/260 sec, 614.59/614 sec, 644.27/644 sec, 587.62/588 sec, 814.38/814 sec, 732.92/733 sec, 752.14/752 sec, 343.5/344 sec, 2521.38/2521 sec, 8.42/9 sec, 1.12/1 sec, 262.06/262 sec, 1.4/1 sec )
[LOG] Nr of iterations: 7188 (1342, 492, 1208, 29, 796, 836, 679, 609, 57, 1103, 14, 9, 10, 4 )
[LOG] Total clause computation time: 2376.35/2377 sec (91.83/91.83 sec, 44.2/44.2 sec, 111.94/111.94 sec, 268.07/268.07 sec, 28.74/28.74 sec, 34.33/34.33 sec, 27.66/27.66 sec, 19.98/19.98 sec, 118.16/118.16 sec, 1519.09/1519.09 sec, 0.27/0.27 sec, 0.3/0.3 sec, 110.54/110.54 sec, 1.24/1.24 sec )
[LOG] Total clause minimization time: 5566.25/5571 sec (323.02/323.02 sec, 214.36/214.36 sec, 499.83/499.83 sec, 376.12/376.12 sec, 556.81/556.81 sec, 777.62/777.62 sec, 703.44/703.44 sec, 730.49/730.49 sec, 225.17/225.17 sec, 998.82/998.82 sec, 8.13/8.13 sec, 0.81/0.81 sec, 151.49/151.49 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 566043 --> 75339 (111303 --> 22134, 40262 --> 4166, 97767 --> 15133, 2240 --> 142, 62805 --> 6143, 65130 --> 6421, 52206 --> 5139, 46208 --> 4470, 4200 --> 374, 81548 --> 11142, 949 --> 34, 576 --> 18, 639 --> 18, 210 --> 5 )
[LOG] Average clause size reduction: 78.7483 --> 10.4812 (82.9382 --> 16.4933, 81.8333 --> 8.46748, 80.9329 --> 12.5273, 77.2414 --> 4.89655, 78.9008 --> 7.71734, 77.9067 --> 7.68062, 76.8866 --> 7.56848, 75.8752 --> 7.3399, 73.6842 --> 6.5614, 73.9329 --> 10.1015, 67.7857 --> 2.42857, 64 --> 2, 63.9 --> 1.8, 52.5 --> 1.25 )
[LOG] Overall execution time: 7981.44 sec CPU time.
[LOG] Overall execution time: 7991 sec real time.
Synthesis time: 7990.23 sec (Real time) / 7866.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.57 sec (Real time) / 4.54 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9998.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 474 29 54 1 391
Raw AIGER output size: aag 31056 15 54 1 30973
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
