<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="opalkelly.com" name="XEM8320-AU25P" display_name="XEM8320-AU25P Development Platform" url="https://opalkelly.com/products/xem8320/" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="XEM8320-AU25P-Top.jpg" display_name="XEM8320-AU25P-Top" sub_type="board">
      <description>XEM8320-AU25P Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">RevB</revision>
  </compatible_board_revisions>
  <file_version>1.2</file_version>
  <description>XEM8320-AU25P Development Platform</description>
  <components>
    <component name="szg_port_a" type="connector" sub_type="som" display_name="Port A (STD)">
      <pins>
        <pin index="0" name="szg_porta_s0_d0p" />
        <pin index="1" name="szg_porta_s1_d1p" />
        <pin index="2" name="szg_porta_s2_d0n" />
        <pin index="3" name="szg_porta_s3_d1n" />
        <pin index="4" name="szg_porta_s4_d2p" />
        <pin index="5" name="szg_porta_s5_d3p" />
        <pin index="6" name="szg_porta_s6_d2n" />
        <pin index="7" name="szg_porta_s7_d3n" />
        <pin index="8" name="szg_porta_s8_d4p" />
        <pin index="9" name="szg_porta_s9_d5p" />
        <pin index="10" name="szg_porta_s10_d4n" />
        <pin index="11" name="szg_porta_s11_d5n" />
        <pin index="12" name="szg_porta_s12_d6p" />
        <pin index="13" name="szg_porta_s13_d7p" />
        <pin index="14" name="szg_porta_s14_d6n" />
        <pin index="15" name="szg_porta_s15_d7n" />
        <pin index="16" name="szg_porta_s16" />
        <pin index="17" name="szg_porta_s17" />
        <pin index="18" name="szg_porta_s18" />
        <pin index="19" name="szg_porta_s19" />
        <pin index="20" name="szg_porta_s20" />
        <pin index="21" name="szg_porta_s21" />
        <pin index="22" name="szg_porta_s22" />
        <pin index="23" name="szg_porta_s23" />
        <pin index="24" name="szg_porta_s24" />
        <pin index="25" name="szg_porta_s25" />
        <pin index="26" name="szg_porta_s26" />
        <pin index="27" name="szg_porta_s27" />
        <pin index="28" name="szg_porta_p2c_clkp" />
        <pin index="29" name="szg_porta_c2p_clkp" />
        <pin index="30" name="szg_porta_p2c_clkn" />
        <pin index="31" name="szg_porta_c2p_clkn" />
      </pins>
    </component>
    <component name="szg_port_b" type="connector" sub_type="som" display_name="Port B (STD)">
      <pins>
        <pin index="0" name="szg_portb_s0_d0p" />
        <pin index="1" name="szg_portb_s1_d1p" />
        <pin index="2" name="szg_portb_s2_d0n" />
        <pin index="3" name="szg_portb_s3_d1n" />
        <pin index="4" name="szg_portb_s4_d2p" />
        <pin index="5" name="szg_portb_s5_d3p" />
        <pin index="6" name="szg_portb_s6_d2n" />
        <pin index="7" name="szg_portb_s7_d3n" />
        <pin index="8" name="szg_portb_s8_d4p" />
        <pin index="9" name="szg_portb_s9_d5p" />
        <pin index="10" name="szg_portb_s10_d4n" />
        <pin index="11" name="szg_portb_s11_d5n" />
        <pin index="12" name="szg_portb_s12_d6p" />
        <pin index="13" name="szg_portb_s13_d7p" />
        <pin index="14" name="szg_portb_s14_d6n" />
        <pin index="15" name="szg_portb_s15_d7n" />
        <pin index="16" name="szg_portb_s16" />
        <pin index="17" name="szg_portb_s17" />
        <pin index="18" name="szg_portb_s18" />
        <pin index="19" name="szg_portb_s19" />
        <pin index="20" name="szg_portb_s20" />
        <pin index="21" name="szg_portb_s21" />
        <pin index="22" name="szg_portb_s22" />
        <pin index="23" name="szg_portb_s23" />
        <pin index="24" name="szg_portb_s24" />
        <pin index="25" name="szg_portb_s25" />
        <pin index="26" name="szg_portb_s26" />
        <pin index="27" name="szg_portb_s27" />
        <pin index="28" name="szg_portb_p2c_clkp" />
        <pin index="29" name="szg_portb_c2p_clkp" />
        <pin index="30" name="szg_portb_p2c_clkn" />
        <pin index="31" name="szg_portb_c2p_clkn" />
      </pins>
    </component>
    <component name="szg_port_c" type="connector" sub_type="som" display_name="Port C (STD)">
      <pins>
        <pin index="0" name="szg_portc_s0_d0p" />
        <pin index="1" name="szg_portc_s1_d1p" />
        <pin index="2" name="szg_portc_s2_d0n" />
        <pin index="3" name="szg_portc_s3_d1n" />
        <pin index="4" name="szg_portc_s4_d2p" />
        <pin index="5" name="szg_portc_s5_d3p" />
        <pin index="6" name="szg_portc_s6_d2n" />
        <pin index="7" name="szg_portc_s7_d3n" />
        <pin index="8" name="szg_portc_s8_d4p" />
        <pin index="9" name="szg_portc_s9_d5p" />
        <pin index="10" name="szg_portc_s10_d4n" />
        <pin index="11" name="szg_portc_s11_d5n" />
        <pin index="12" name="szg_portc_s12_d6p" />
        <pin index="13" name="szg_portc_s13_d7p" />
        <pin index="14" name="szg_portc_s14_d6n" />
        <pin index="15" name="szg_portc_s15_d7n" />
        <pin index="16" name="szg_portc_s16" />
        <pin index="17" name="szg_portc_s17" />
        <pin index="18" name="szg_portc_s18" />
        <pin index="19" name="szg_portc_s19" />
        <pin index="20" name="szg_portc_s20" />
        <pin index="21" name="szg_portc_s21" />
        <pin index="22" name="szg_portc_s22" />
        <pin index="23" name="szg_portc_s23" />
        <pin index="24" name="szg_portc_s24" />
        <pin index="25" name="szg_portc_s25" />
        <pin index="26" name="szg_portc_s26" />
        <pin index="27" name="szg_portc_s27" />
        <pin index="28" name="szg_portc_p2c_clkp" />
        <pin index="29" name="szg_portc_c2p_clkp" />
        <pin index="30" name="szg_portc_p2c_clkn" />
        <pin index="31" name="szg_portc_c2p_clkn" />
      </pins>
    </component>
    <component name="szg_port_d" type="connector" sub_type="som" display_name="Port D (STD)">
      <pins>
        <pin index="0" name="szg_portd_s0_d0p" />
        <pin index="1" name="szg_portd_s1_d1p" />
        <pin index="2" name="szg_portd_s2_d0n" />
        <pin index="3" name="szg_portd_s3_d1n" />
        <pin index="4" name="szg_portd_s4_d2p" />
        <pin index="5" name="szg_portd_s5_d3p" />
        <pin index="6" name="szg_portd_s6_d2n" />
        <pin index="7" name="szg_portd_s7_d3n" />
        <pin index="8" name="szg_portd_s8_d4p" />
        <pin index="9" name="szg_portd_s9_d5p" />
        <pin index="10" name="szg_portd_s10_d4n" />
        <pin index="11" name="szg_portd_s11_d5n" />
        <pin index="12" name="szg_portd_s12_d6p" />
        <pin index="13" name="szg_portd_s13_d7p" />
        <pin index="14" name="szg_portd_s14_d6n" />
        <pin index="15" name="szg_portd_s15_d7n" />
        <pin index="16" name="szg_portd_s16" />
        <pin index="17" name="szg_portd_s17" />
        <pin index="18" name="szg_portd_s18" />
        <pin index="19" name="szg_portd_s19" />
        <pin index="20" name="szg_portd_s20" />
        <pin index="21" name="szg_portd_s21" />
        <pin index="22" name="szg_portd_s22" />
        <pin index="23" name="szg_portd_s23" />
        <pin index="24" name="szg_portd_s24" />
        <pin index="25" name="szg_portd_s25" />
        <pin index="26" name="szg_portd_s26" />
        <pin index="27" name="szg_portd_s27" />
        <pin index="28" name="szg_portd_p2c_clkp" />
        <pin index="29" name="szg_portd_c2p_clkp" />
        <pin index="30" name="szg_portd_p2c_clkn" />
        <pin index="31" name="szg_portd_c2p_clkn" />
      </pins>
    </component>
    <component name="szg_port_e" type="connector" sub_type="som" display_name="Port E (TXR4)">
      <pins>
        <pin index="0" name="szg_porte_rx0p" />
        <pin index="1" name="szg_porte_rx0n" />
        <pin index="2" name="szg_porte_rx1p" />
        <pin index="3" name="szg_porte_rx1n" />
        <pin index="4" name="szg_porte_rx2p" />
        <pin index="5" name="szg_porte_rx2n" />
        <pin index="6" name="szg_porte_rx3p" />
        <pin index="7" name="szg_porte_rx3n" />
        <pin index="8" name="szg_porte_tx0p" />
        <pin index="9" name="szg_porte_tx0n" />
        <pin index="10" name="szg_porte_tx1p" />
        <pin index="11" name="szg_porte_tx1n" />
        <pin index="12" name="szg_porte_tx2p" />
        <pin index="13" name="szg_porte_tx2n" />
        <pin index="14" name="szg_porte_tx3p" />
        <pin index="15" name="szg_porte_tx3n" />
        <pin index="16" name="szg_porte_refclkp" />
        <pin index="17" name="szg_porte_refclkn" />
        <pin index="18" name="szg_porte_s0" />
        <pin index="19" name="szg_porte_s1" />
        <pin index="20" name="szg_porte_s2" />
        <pin index="21" name="szg_porte_s3" />
        <pin index="22" name="szg_porte_s4" />
        <pin index="23" name="szg_porte_s5" />
        <pin index="24" name="szg_porte_s6" />
        <pin index="25" name="szg_porte_s7" />
        <pin index="26" name="szg_porte_s8" />
        <pin index="27" name="szg_porte_s9" />
        <pin index="28" name="szg_porte_p2c_clkp" />
        <pin index="29" name="szg_porte_c2p_clkp" />
        <pin index="30" name="szg_porte_p2c_clkn" />
        <pin index="31" name="szg_porte_c2p_clkn" />
      </pins>
    </component>
    <component name="szg_port_f" type="connector" sub_type="som" display_name="Port F (TXR4)">
      <pins>
        <pin index="0" name="szg_portf_rx0p" />
        <pin index="1" name="szg_portf_rx0n" />
        <pin index="2" name="szg_portf_rx1p" />
        <pin index="3" name="szg_portf_rx1n" />
        <pin index="4" name="szg_portf_rx2p" />
        <pin index="5" name="szg_portf_rx2n" />
        <pin index="6" name="szg_portf_rx3p" />
        <pin index="7" name="szg_portf_rx3n" />
        <pin index="8" name="szg_portf_tx0p" />
        <pin index="9" name="szg_portf_tx0n" />
        <pin index="10" name="szg_portf_tx1p" />
        <pin index="11" name="szg_portf_tx1n" />
        <pin index="12" name="szg_portf_tx2p" />
        <pin index="13" name="szg_portf_tx2n" />
        <pin index="14" name="szg_portf_tx3p" />
        <pin index="15" name="szg_portf_tx3n" />
        <pin index="16" name="szg_portf_refclkp" />
        <pin index="17" name="szg_portf_refclkn" />
        <pin index="18" name="szg_portf_s0" />
        <pin index="19" name="szg_portf_s1" />
        <pin index="20" name="szg_portf_s2" />
        <pin index="21" name="szg_portf_s3" />
        <pin index="22" name="szg_portf_s4" />
        <pin index="23" name="szg_portf_s5" />
        <pin index="24" name="szg_portf_s6" />
        <pin index="25" name="szg_portf_s7" />
        <pin index="26" name="szg_portf_s8" />
        <pin index="27" name="szg_portf_s9" />
        <pin index="28" name="szg_portf_p2c_clkp" />
        <pin index="29" name="szg_portf_c2p_clkp" />
        <pin index="30" name="szg_portf_p2c_clkn" />
        <pin index="31" name="szg_portf_c2p_clkn" />
      </pins>
    </component>
    <component name="part0" display_name="Artix UltraScale+ chip on board" type="fpga" part_name="xcau25p-ffvb676-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://opalkelly.com/products/xem8320/">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="slave" name="host_interface" type="opalkelly.com:interface:host_interface_rtl:1.0" of_component="frontpanel" preset_proc="frontpanel_preset">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="frontpanel" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="okHU" physical_port="host_interface_okhu" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okHU_0" />
                <pin_map port_index="1" component_pin="okHU_1" />
                <pin_map port_index="2" component_pin="okHU_2" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUH" physical_port="host_interface_okuh" dir="out" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUH_0" />
                <pin_map port_index="1" component_pin="okUH_1" />
                <pin_map port_index="2" component_pin="okUH_2" />
                <pin_map port_index="3" component_pin="okUH_3" />
                <pin_map port_index="4" component_pin="okUH_4" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUHU" physical_port="host_interface_okuhu" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUHU_0" />
                <pin_map port_index="1" component_pin="okUHU_1" />
                <pin_map port_index="2" component_pin="okUHU_2" />
                <pin_map port_index="3" component_pin="okUHU_3" />
                <pin_map port_index="4" component_pin="okUHU_4" />
                <pin_map port_index="5" component_pin="okUHU_5" />
                <pin_map port_index="6" component_pin="okUHU_6" />
                <pin_map port_index="7" component_pin="okUHU_7" />
                <pin_map port_index="8" component_pin="okUHU_8" />
                <pin_map port_index="9" component_pin="okUHU_9" />
                <pin_map port_index="10" component_pin="okUHU_10" />
                <pin_map port_index="11" component_pin="okUHU_11" />
                <pin_map port_index="12" component_pin="okUHU_12" />
                <pin_map port_index="13" component_pin="okUHU_13" />
                <pin_map port_index="14" component_pin="okUHU_14" />
                <pin_map port_index="15" component_pin="okUHU_15" />
                <pin_map port_index="16" component_pin="okUHU_16" />
                <pin_map port_index="17" component_pin="okUHU_17" />
                <pin_map port_index="18" component_pin="okUHU_18" />
                <pin_map port_index="19" component_pin="okUHU_19" />
                <pin_map port_index="20" component_pin="okUHU_20" />
                <pin_map port_index="21" component_pin="okUHU_21" />
                <pin_map port_index="22" component_pin="okUHU_22" />
                <pin_map port_index="23" component_pin="okUHU_23" />
                <pin_map port_index="24" component_pin="okUHU_24" />
                <pin_map port_index="25" component_pin="okUHU_25" />
                <pin_map port_index="26" component_pin="okUHU_26" />
                <pin_map port_index="27" component_pin="okUHU_27" />
                <pin_map port_index="28" component_pin="okUHU_28" />
                <pin_map port_index="29" component_pin="okUHU_29" />
                <pin_map port_index="30" component_pin="okUHU_30" />
                <pin_map port_index="31" component_pin="okUHU_31" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okAA" physical_port="host_interface_okaa" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="okAA" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="fixed_fabric_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_fabric_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_fabric_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_fabric_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_fabric_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_fabric_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="fixed_ddr4_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_ddr4_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_ddr4_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_ddr4_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="fixed_gt_125mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_gt_125mhz">
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_gt_125mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_gt_125mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_gt_125mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_gt_125mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_1" type="xilinx.com:interface:sfp_rtl:1.0" of_component="sfp_1_cage" preset_proc="sfp_1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_1_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_1_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_1_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_1_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y8" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_1_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="sfp_1_cage" preset_proc="sfp_1_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_1_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_1_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_1_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_1_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_1_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y8" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_2" type="xilinx.com:interface:sfp_rtl:1.0" of_component="sfp_2_cage" preset_proc="sfp_2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_2_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_2_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_2_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_2_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y9" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_2_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="sfp_2_cage" preset_proc="sfp_1_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_2_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_2_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_2_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_2_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_2_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTPE2_CHANNEL_X0Y9" />
          </parameters>
        </interface>
        <interface mode="master" name="board_leds" type="opalkelly.com:interface:led_rtl:1.0" of_component="board_leds">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="led" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="led_out" physical_port="board_leds_led_out" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="led_1" />
                <pin_map port_index="1" component_pin="led_2" />
                <pin_map port_index="2" component_pin="led_3" />
                <pin_map port_index="3" component_pin="led_4" />
                <pin_map port_index="4" component_pin="led_5" />
                <pin_map port_index="5" component_pin="led_6" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0" />
                <pin_map port_index="1" component_pin="c0_ddr4_adr1" />
                <pin_map port_index="2" component_pin="c0_ddr4_adr2" />
                <pin_map port_index="3" component_pin="c0_ddr4_adr3" />
                <pin_map port_index="4" component_pin="c0_ddr4_adr4" />
                <pin_map port_index="5" component_pin="c0_ddr4_adr5" />
                <pin_map port_index="6" component_pin="c0_ddr4_adr6" />
                <pin_map port_index="7" component_pin="c0_ddr4_adr7" />
                <pin_map port_index="8" component_pin="c0_ddr4_adr8" />
                <pin_map port_index="9" component_pin="c0_ddr4_adr9" />
                <pin_map port_index="10" component_pin="c0_ddr4_adr10" />
                <pin_map port_index="11" component_pin="c0_ddr4_adr11" />
                <pin_map port_index="12" component_pin="c0_ddr4_adr12" />
                <pin_map port_index="13" component_pin="c0_ddr4_adr13" />
                <pin_map port_index="14" component_pin="c0_ddr4_adr14" />
                <pin_map port_index="15" component_pin="c0_ddr4_adr15" />
                <pin_map port_index="16" component_pin="c0_ddr4_adr16" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0" />
                <pin_map port_index="1" component_pin="c0_ddr4_ba1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dq1" />
                <pin_map port_index="2" component_pin="c0_ddr4_dq2" />
                <pin_map port_index="3" component_pin="c0_ddr4_dq3" />
                <pin_map port_index="4" component_pin="c0_ddr4_dq4" />
                <pin_map port_index="5" component_pin="c0_ddr4_dq5" />
                <pin_map port_index="6" component_pin="c0_ddr4_dq6" />
                <pin_map port_index="7" component_pin="c0_ddr4_dq7" />
                <pin_map port_index="8" component_pin="c0_ddr4_dq8" />
                <pin_map port_index="9" component_pin="c0_ddr4_dq9" />
                <pin_map port_index="10" component_pin="c0_ddr4_dq10" />
                <pin_map port_index="11" component_pin="c0_ddr4_dq11" />
                <pin_map port_index="12" component_pin="c0_ddr4_dq12" />
                <pin_map port_index="13" component_pin="c0_ddr4_dq13" />
                <pin_map port_index="14" component_pin="c0_ddr4_dq14" />
                <pin_map port_index="15" component_pin="c0_ddr4_dq15" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    <component name="sfp_1_cage" display_name="SFP 1 Cage" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>SFP 1 Cage</description>
      <component_modes>
        <component_mode name="sfp_1_with_fixed_gt_125mhz" display_name="sfp 1 for 1000BASEX using 125MHz MGTREFCLK0 on transceiver bank 226">
          <interfaces>
            <interface name="sfp_1"/>
            <interface name="fixed_gt_125mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_1_sgmii_with_sfp_mgt_clock0" display_name="sfp 1 for SGMII using 125MHz MGTREFCLK0 on transceiver bank 226">
          <interfaces>
            <interface name="sfp_1_sgmii"/>
            <interface name="fixed_gt_125mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="sfp_2_cage" display_name="SFP 2 Cage" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>SFP 2 Cage</description>
      <component_modes>
        <component_mode name="sfp_2_with_fixed_gt_125mhz" display_name="sfp 2 for 1000BASEX using 125MHz MGTREFCLK0 on transceiver bank 226">
          <interfaces>
            <interface name="sfp_2"/>
            <interface name="fixed_gt_125mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_2_sgmii_with_sfp_mgt_clock0" display_name="sfp 2 for SGMII using 125MHz MGTREFCLK0 on transceiver bank 226">
          <interfaces>
            <interface name="sfp_2_sgmii"/>
            <interface name="fixed_gt_125mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="ddr4" display_name="DDR4" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>1 GiB DDR4 Memory</description>
      <component_modes>
        <component_mode name="ddr4_refclk" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="ddr_type" value="ddr4" />
        <parameter name="size" value="1GiB " />
      </parameters>
    </component>
    <component name="board_leds" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>6 onboard LEDs. This component MUST be used with the Opal Kelly LEDs IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
    </component>
    <component name="fixed_fabric_100mhz" display_name="Fabric Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-100.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>This clock is attached to HP bank 65. This is the same bank the FrontPanel okHost is connected to. The FrontPanel okHost makes use of the only MMCM for bank 65. To use an MMCM’s features with this reference clock, one must accept a non-ideal route outside of bank 65, using the low skew clock tree, to an MMCM within another bank. This is accomplished using a set_property CLOCK_DEDICATED_ROUTE BACKBONE constraint. Alternatively, use of the two available PLLs within bank 65’s CMT can be used. If no CMT functionality is required, this clock can be used to clock BELs throughout the FPGA die using the clock tree.</description>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>
    <component name="fixed_ddr4_100mhz" display_name="DDR4 Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-100.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>This clock and the DDR4 SDRAM are both attached to HP bank 64. This clock provides a direct connection to the MMCM used by Xilinx’s MIG IP within bank 64. 100MHz is used to achieve the clock frequencies necessary for DDR4-2400. When not using the DDR4 memory in a design, this clock can be used as a second general purpose Fabric Clock.</description>
      <component_modes>
        <component_mode name="refclk_ddr4" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>
    <component name="fixed_gt_125mhz" display_name="Transceiver Fixed-Frequency Clock Oscillator (125MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-125.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>A 125MHz reference clock connected to MGTREFCLK0 on transceiver bank 226. Bank 226 provides access to the SFP and SMA transceiver lanes. The provided fixed clock oscillator is intended to quickly realize line rate multiples up to and including the max for the GTY transceivers (16.375Gbs). If a frequency of 125MHz fails to satisfy the reference clock requirements, you must use bank 226’s MGTREFCLK1. MGTREFCLK1 can be accessed through a pair of SMA connectors on the XEM8320-AU25P.</description>
      <parameters>
        <parameter name="frequency" value="125000000" />
      </parameters>
    </component>
    <component name="frontpanel" display_name="FrontPanel" type="chip" sub_type="led" major_group="miscellaneous">
      <description>This component MUST be used with the Opal Kelly FrontPanel Subsystem IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
    </component>
  </components>
  <connections>
    <connection name="part0_ddr4" component1="part0" component2="ddr4">
      <connection_map name="part0_ddr4_map" typical_delay="5" c1_st_index="0" c1_end_index="48" c2_st_index="0" c2_end_index="48" />
    </connection>
    <connection name="part0_board_leds" component1="part0" component2="board_leds">
      <connection_map name="part0_board_leds_map" typical_delay="5" c1_st_index="49" c1_end_index="54" c2_st_index="0" c2_end_index="5" />
    </connection>
    <connection name="part0_fixed_fabric_100mhz" component1="part0" component2="fixed_fabric_100mhz">
      <connection_map name="part0_fixed_fabric_100mhz_map" typical_delay="5" c1_st_index="55" c1_end_index="56" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_fixed_ddr4_100mhz" component1="part0" component2="fixed_ddr4_100mhz">
      <connection_map name="part0_fixed_ddr4_100mhz_map" typical_delay="5" c1_st_index="57" c1_end_index="58" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_fixed_gt_125mhz" component1="part0" component2="fixed_gt_125mhz">
      <connection_map name="part0_fixed_gt_125mhz_map" typical_delay="5" c1_st_index="59" c1_end_index="60" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_szg_port_a_connector" component1="part0" component2="szg_port_a">
      <connection_map name="part0_szg_porta_map" typical_delay="5" c1_st_index="61" c1_end_index="92" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_szg_port_b_connector" component1="part0" component2="szg_port_b">
      <connection_map name="part0_szg_portb_map" typical_delay="5" c1_st_index="93" c1_end_index="124" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_szg_port_c_connector" component1="part0" component2="szg_port_c">
      <connection_map name="part0_szg_portc_map" typical_delay="5" c1_st_index="125" c1_end_index="156" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_szg_port_d_connector" component1="part0" component2="szg_port_d">
      <connection_map name="part0_szg_portd_map" typical_delay="5" c1_st_index="157" c1_end_index="188" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_szg_port_e_connector" component1="part0" component2="szg_port_e">
      <connection_map name="part0_szg_porte_map" typical_delay="5" c1_st_index="189" c1_end_index="220" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_szg_port_f_connector" component1="part0" component2="szg_port_f">
      <connection_map name="part0_szg_portf_map" typical_delay="5" c1_st_index="221" c1_end_index="252" c2_st_index="0" c2_end_index="31" />
    </connection>
    <connection name="part0_frontpanel" component1="part0" component2="frontpanel">
      <connection_map name="part0_fx3_controller_map" typical_delay="5" c1_st_index="253" c1_end_index="293" c2_st_index="0" c2_end_index="40" />
    </connection>
    <connection name="part0_sfp_1_cage" component1="part0" component2="sfp_1_cage">
      <connection_map name="part0_sfp_1_cage_map" c1_st_index="294" c1_end_index="297" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sfp_2_cage" component1="part0" component2="sfp_2_cage">
      <connection_map name="part0_sfp_2_cage_map" c1_st_index="298" c1_end_index="301" c2_st_index="0" c2_end_index="3"/>
    </connection>
  </connections>
</board>
