##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyILO
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for SlowClock
		4.5::Critical Path Report for SlowClock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
		5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
		5.4::Critical Path Report for (SlowClock:R vs. CyILO:R)
		5.5::Critical Path Report for (SlowClock:R vs. SlowClock:R)
		5.6::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
		5.7::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
		5.8::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK     | Frequency: 97.71 MHz   | Target: 24.00 MHz  | 
Clock: CyILO         | Frequency: 141.53 MHz  | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | Frequency: 118.35 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                    | Target: 24.00 MHz  | 
Clock: SlowClock     | Frequency: 97.71 MHz   | Target: 0.00 MHz   | 
Clock: SlowClock_1   | Frequency: 100.06 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyILO          41666.7          37304        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     SlowClock      41666.7          31433        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     SlowClock_1    41666.7          31673        N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+009           999992934    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         SlowClock      1e+009           999985273    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         SlowClock_1    1e+009           999985275    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock     CyILO          1e+009           999998787    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock     SlowClock      2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   CyILO          1e+009           999998783    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   SlowClock      41666.7          33217        N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   SlowClock_1    2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 97.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31433  RISE       1
Net_721/main_0                   macrocell9    4672   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 141.53 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992934p

Capture Clock Arrival Time                          0
+ Clock path delay                               6764
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   8014  999992934  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2306  10320  999992934  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 118.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_4/main_1  macrocell5    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SlowClock
***************************************
Clock: SlowClock
Frequency: 97.71 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31433  RISE       1
Net_721/main_0                   macrocell9    4672   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SlowClock_1
*****************************************
Clock: SlowClock_1
Frequency: 100.06 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 31673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31673  RISE       1
Net_853/main_0                      macrocell10   4684   6484  31673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992934p

Capture Clock Arrival Time                          0
+ Clock path delay                               6764
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   8014  999992934  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2306  10320  999992934  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1


5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999985273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell11   1250   8014  999985273  RISE       1
Net_721/main_1                macrocell9    3203  11217  999985273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999985275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           11215
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell13   1250   8014  999985275  RISE       1
Net_853/main_1                macrocell10   3201  11215  999985275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1


5.4::Critical Path Report for (SlowClock:R vs. CyILO:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999998787p

Capture Clock Arrival Time                              0
+ Clock path delay                                   6764
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell12   1250   1250  999998787  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell11   3217   4467  999998787  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1


5.5::Critical Path Report for (SlowClock:R vs. SlowClock:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_2/main_2
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999990031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_2/main_2  macrocell3    5209   6459  24999990031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1


5.6::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999998783p

Capture Clock Arrival Time                                0
+ Clock path delay                                     6764
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell14   1250   1250  999998783  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell13   3221   4471  999998783  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1


5.7::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_4/main_1  macrocell5    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1


5.8::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell10   1250   1250  24999991107  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell14   4133   5383  24999991107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 37304p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6764
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3       2052   2052  37304  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell11   5564   7616  37304  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31433  RISE       1
Net_721/main_0                   macrocell9    4672   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
**************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 31673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31673  RISE       1
Net_853/main_0                      macrocell10   4684   6484  31673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31433  RISE       1
Net_721/main_0                   macrocell9    4672   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb     iocell3       2052   2052  31433  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell12   4672   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 31673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31673  RISE       1
Net_853/main_0                      macrocell10   4684   6484  31673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 31673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31673  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell14   4684   6484  31673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_4/main_1  macrocell5    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_5/main_1
Capture Clock  : Net_130_5/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_5/main_1  macrocell6    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_6/main_1
Capture Clock  : Net_130_6/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_6/main_1  macrocell7    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_7/main_1
Capture Clock  : Net_130_7/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_7/main_1  macrocell8    3690   4940  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_0/main_1
Capture Clock  : Net_130_0/clock_0
Path slack     : 33218p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_0/main_1  macrocell1    3688   4938  33218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_1/main_1
Capture Clock  : Net_130_1/clock_0
Path slack     : 33218p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_1/main_1  macrocell2    3688   4938  33218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_2/main_1
Capture Clock  : Net_130_2/clock_0
Path slack     : 33218p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_2/main_1  macrocell3    3688   4938  33218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_3/main_1
Capture Clock  : Net_130_3/clock_0
Path slack     : 33218p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  33217  RISE       1
Net_130_3/main_1  macrocell4    3688   4938  33218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 37304p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6764
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3       2052   2052  37304  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell11   5564   7616  37304  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 37517p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6764
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  37517  RISE       1
\PulseConvert_2:in_sample\/main_0   macrocell13   5604   7404  37517  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999985273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell11   1250   8014  999985273  RISE       1
Net_721/main_1                macrocell9    3203  11217  999985273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999985273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q        macrocell11   1250   8014  999985273  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell12   3203  11217  999985273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999985275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           11215
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell13   1250   8014  999985275  RISE       1
Net_853/main_1                macrocell10   3201  11215  999985275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 999985275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           11215
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q        macrocell13   1250   8014  999985275  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell14   3201  11215  999985275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992934p

Capture Clock Arrival Time                          0
+ Clock path delay                               6764
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   8014  999992934  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2306  10320  999992934  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999992953p

Capture Clock Arrival Time                          0
+ Clock path delay                               6764
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                      6764
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q       macrocell11   1250   8014  999992953  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell11   2287  10301  999992953  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999998783p

Capture Clock Arrival Time                                0
+ Clock path delay                                     6764
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell14   1250   1250  999998783  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell13   3221   4471  999998783  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      6764   6764  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999998787p

Capture Clock Arrival Time                              0
+ Clock path delay                                   6764
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000003254

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell12   1250   1250  999998787  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell11   3217   4467  999998787  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      6764   6764  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_2/main_2
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999990031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_2/main_2  macrocell3    5209   6459  24999990031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_3/main_3
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999990031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_3/main_3  macrocell4    5209   6459  24999990031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_4/main_6
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999990224p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_4/main_6  macrocell5    5016   6266  24999990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_5/main_7
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999990224p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_5/main_7  macrocell6    5016   6266  24999990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_6/main_8
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990224p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_6/main_8  macrocell7    5016   6266  24999990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_7/main_9
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990224p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_7/main_9  macrocell8    5016   6266  24999990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_0/main_2
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999990244p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_0/main_2  macrocell1    4996   6246  24999990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_1/main_3
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999990244p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_1/main_3  macrocell2    4996   6246  24999990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_2/main_4
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999990244p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_2/main_4  macrocell3    4996   6246  24999990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_3/main_5
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999990244p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999990224  RISE       1
Net_130_3/main_5  macrocell4    4996   6246  24999990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_7/q
Path End       : Net_130_7/main_2
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990521p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_7/q       macrocell8    1250   1250  24999990521  RISE       1
Net_130_7/main_2  macrocell8    4719   5969  24999990521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_6/main_2
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990813p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell7    1250   1250  24999990813  RISE       1
Net_130_6/main_2  macrocell7    4427   5677  24999990813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_7/main_3
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990813p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell7    1250   1250  24999990813  RISE       1
Net_130_7/main_3  macrocell8    4427   5677  24999990813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell10   1250   1250  24999991107  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell14   4133   5383  24999991107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_4/main_4
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999991115p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_4/main_4  macrocell5    4125   5375  24999991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_5/main_5
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999991115p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_5/main_5  macrocell6    4125   5375  24999991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_6/main_6
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999991115p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_6/main_6  macrocell7    4125   5375  24999991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_7/main_7
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999991115p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990031  RISE       1
Net_130_7/main_7  macrocell8    4125   5375  24999991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_1/main_2
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999992129p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_1/main_2  macrocell2    3111   4361  24999992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_2/main_3
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999992129p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_2/main_3  macrocell3    3111   4361  24999992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_3/main_4
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992129p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_3/main_4  macrocell4    3111   4361  24999992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_3/main_2
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992129p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992129  RISE       1
Net_130_3/main_2  macrocell4    3111   4361  24999992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_4/main_3
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992129  RISE       1
Net_130_4/main_3  macrocell5    3108   4358  24999992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_5/main_4
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992129  RISE       1
Net_130_5/main_4  macrocell6    3108   4358  24999992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_6/main_5
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992129  RISE       1
Net_130_6/main_5  macrocell7    3108   4358  24999992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_7/main_6
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992129  RISE       1
Net_130_7/main_6  macrocell8    3108   4358  24999992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_4/main_5
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992133p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_4/main_5  macrocell5    3107   4357  24999992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_5/main_6
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992133p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_5/main_6  macrocell6    3107   4357  24999992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_6/main_7
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992133p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_6/main_7  macrocell7    3107   4357  24999992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_7/main_8
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992133p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992129  RISE       1
Net_130_7/main_8  macrocell8    3107   4357  24999992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_4/main_0  macrocell5    3065   4315  24999992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_5/main_0
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_5/main_0  macrocell6    3065   4315  24999992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_6/main_0
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_6/main_0  macrocell7    3065   4315  24999992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_7/main_0
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_7/main_0  macrocell8    3065   4315  24999992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999992176p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_721/q                           macrocell9    1250   1250  24999992175  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell12   3064   4314  24999992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_0/main_0
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999992297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_0/main_0  macrocell1    2943   4193  24999992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_1/main_0
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999992297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_1/main_0  macrocell2    2943   4193  24999992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_2/main_0
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999992297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_2/main_0  macrocell3    2943   4193  24999992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_3/main_0
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999992175  RISE       1
Net_130_3/main_0  macrocell4    2943   4193  24999992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_5/main_2
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992444  RISE       1
Net_130_5/main_2  macrocell6    2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_6/main_3
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992444  RISE       1
Net_130_6/main_3  macrocell7    2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_7/main_4
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992444  RISE       1
Net_130_7/main_4  macrocell8    2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_4/main_2
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992462p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999992462  RISE       1
Net_130_4/main_2  macrocell5    2778   4028  24999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_5/main_3
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992462p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999992462  RISE       1
Net_130_5/main_3  macrocell6    2778   4028  24999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_6/main_4
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992462p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999992462  RISE       1
Net_130_6/main_4  macrocell7    2778   4028  24999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_7/main_5
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992462p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999992462  RISE       1
Net_130_7/main_5  macrocell8    2778   4028  24999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_721/main_2
Capture Clock  : Net_721/clock_0
Path slack     : 24999992929p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell12   1250   1250  24999992929  RISE       1
Net_721/main_2                 macrocell9    2311   3561  24999992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999992929p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell12   1250   1250  24999992929  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell12   2311   3561  24999992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_853/main_2
Capture Clock  : Net_853/clock_0
Path slack     : 24999992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell14   1250   1250  24999992945  RISE       1
Net_853/main_2                 macrocell10   2295   3545  24999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell14   1250   1250  24999992945  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell14   2295   3545  24999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

