

================================================================
== Vivado HLS Report for 'load_weight_3x3_from'
================================================================
* Date:           Mon Sep 14 09:29:08 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47| 0.188 us | 0.188 us |   47|   47|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       45|       45|        14|          4|          4|     9|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    748|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        0|      -|    2675|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2675|    990|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln146_fu_807_p2                |     +    |      0|  0|  12|           4|           1|
    |add_ln151_1_fu_733_p2              |     +    |      0|  0|  17|          10|           2|
    |add_ln151_2_fu_765_p2              |     +    |      0|  0|  17|          10|           2|
    |add_ln151_fu_701_p2                |     +    |      0|  0|  17|          10|           1|
    |add_ln321_fu_1123_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln647_10_fu_995_p2             |     +    |      0|  0|  19|          64|          64|
    |add_ln647_11_fu_1000_p2            |     +    |      0|  0|  19|          64|          64|
    |add_ln647_1_fu_885_p2              |     +    |      0|  0|  21|          14|          14|
    |add_ln647_2_fu_927_p2              |     +    |      0|  0|  21|          14|          14|
    |add_ln647_3_fu_953_p2              |     +    |      0|  0|  21|          14|          14|
    |add_ln647_4_fu_874_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_5_fu_880_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_6_fu_917_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_7_fu_922_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_8_fu_985_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_9_fu_990_p2              |     +    |      0|  0|  19|          64|          64|
    |add_ln647_fu_844_p2                |     +    |      0|  0|  21|          14|          14|
    |m_fu_813_p2                        |     +    |      0|  0|   9|           1|           2|
    |n_fu_1005_p2                       |     +    |      0|  0|   9|           1|           2|
    |sub_ln321_fu_1110_p2               |     -    |      0|  0|  15|           5|           5|
    |sub_ln647_1_fu_723_p2              |     -    |      0|  0|  20|          13|          13|
    |sub_ln647_2_fu_755_p2              |     -    |      0|  0|  20|          13|          13|
    |sub_ln647_3_fu_787_p2              |     -    |      0|  0|  20|          13|          13|
    |sub_ln647_4_fu_865_p2              |     -    |      0|  0|  71|          64|          64|
    |sub_ln647_5_fu_905_p2              |     -    |      0|  0|  71|          64|          64|
    |sub_ln647_6_fu_947_p2              |     -    |      0|  0|  71|          64|          64|
    |sub_ln647_7_fu_973_p2              |     -    |      0|  0|  71|          64|          64|
    |sub_ln647_fu_691_p2                |     -    |      0|  0|  20|          13|          13|
    |ap_block_state11_pp0_stage1_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln146_fu_801_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln147_fu_819_p2               |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|   2|           1|           1|
    |select_ln151_1_fu_833_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln151_fu_825_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 748|         939|         915|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_646_p4  |   9|          2|    4|          8|
    |ap_phi_mux_m_0_phi_fu_657_p4             |   9|          2|    2|          4|
    |ap_phi_mux_n_0_phi_fu_668_p4             |   9|          2|    2|          4|
    |indvar_flatten_reg_642                   |   9|          2|    4|          8|
    |m_0_reg_653                              |   9|          2|    2|          4|
    |m_axi_src_V_ARADDR                       |  27|          5|   32|        160|
    |n_0_reg_664                              |   9|          2|    2|          4|
    |src_V_blk_n_AR                           |   9|          2|    1|          2|
    |src_V_blk_n_R                            |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 146|         30|   52|        205|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln146_reg_1395         |   4|   0|    4|          0|
    |add_ln647_11_reg_1456      |  64|   0|   64|          0|
    |add_ln647_5_reg_1429       |  64|   0|   64|          0|
    |add_ln647_7_reg_1440       |  64|   0|   64|          0|
    |add_ln647_9_reg_1451       |  64|   0|   64|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |icmp_ln146_reg_1391        |   1|   0|    1|          0|
    |indvar_flatten_reg_642     |   4|   0|    4|          0|
    |m_0_reg_653                |   2|   0|    2|          0|
    |n_0_reg_664                |   2|   0|    2|          0|
    |n_reg_1461                 |   2|   0|    2|          0|
    |p_Result_199_0_1_reg_1483  |  64|   0|   64|          0|
    |p_Result_199_0_2_reg_1488  |  64|   0|   64|          0|
    |p_Result_199_0_3_reg_1493  |  64|   0|   64|          0|
    |p_Result_199_0_4_reg_1498  |  64|   0|   64|          0|
    |p_Result_199_0_5_reg_1503  |  64|   0|   64|          0|
    |p_Result_199_0_6_reg_1508  |  64|   0|   64|          0|
    |p_Result_199_0_7_reg_1513  |  64|   0|   64|          0|
    |p_Result_199_1_1_reg_1551  |  64|   0|   64|          0|
    |p_Result_199_1_2_reg_1556  |  64|   0|   64|          0|
    |p_Result_199_1_3_reg_1561  |  64|   0|   64|          0|
    |p_Result_199_1_4_reg_1566  |  64|   0|   64|          0|
    |p_Result_199_1_5_reg_1571  |  64|   0|   64|          0|
    |p_Result_199_1_6_reg_1576  |  64|   0|   64|          0|
    |p_Result_199_1_7_reg_1581  |  64|   0|   64|          0|
    |p_Result_199_2_1_reg_1591  |  64|   0|   64|          0|
    |p_Result_199_2_2_reg_1596  |  64|   0|   64|          0|
    |p_Result_199_2_3_reg_1601  |  64|   0|   64|          0|
    |p_Result_199_2_4_reg_1606  |  64|   0|   64|          0|
    |p_Result_199_2_5_reg_1611  |  64|   0|   64|          0|
    |p_Result_199_2_6_reg_1616  |  64|   0|   64|          0|
    |p_Result_199_2_7_reg_1621  |  64|   0|   64|          0|
    |p_Result_199_3_1_reg_1631  |  64|   0|   64|          0|
    |p_Result_199_3_2_reg_1636  |  64|   0|   64|          0|
    |p_Result_199_3_3_reg_1641  |  64|   0|   64|          0|
    |p_Result_199_3_4_reg_1646  |  64|   0|   64|          0|
    |p_Result_199_3_5_reg_1651  |  64|   0|   64|          0|
    |p_Result_199_3_6_reg_1656  |  64|   0|   64|          0|
    |p_Result_199_3_7_reg_1661  |  64|   0|   64|          0|
    |select_ln151_1_reg_1407    |   2|   0|    2|          0|
    |select_ln151_reg_1400      |   2|   0|    2|          0|
    |sext_ln321_1_reg_1518      |  64|   0|   64|          0|
    |sext_ln647_1_reg_1368      |  14|   0|   14|          0|
    |sext_ln647_2_reg_1373      |  14|   0|   14|          0|
    |sext_ln647_3_reg_1378      |  14|   0|   14|          0|
    |sext_ln647_reg_1363        |  14|   0|   14|          0|
    |trunc_ln647_1_reg_1546     |  64|   0|   64|          0|
    |trunc_ln647_2_reg_1586     |  64|   0|   64|          0|
    |trunc_ln647_3_reg_1626     |  64|   0|   64|          0|
    |trunc_ln647_reg_1478       |  64|   0|   64|          0|
    |zext_ln151_reg_1422        |   2|   0|   64|         62|
    |zext_ln321_reg_1415        |   2|   0|   14|         12|
    |zext_ln647_4_reg_1383      |  26|   0|   64|         38|
    |icmp_ln146_reg_1391        |  64|  32|    1|          0|
    |select_ln151_1_reg_1407    |  64|  32|    2|          0|
    |select_ln151_reg_1400      |  64|  32|    2|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |2675|  96| 2600|        112|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|ap_start              |  in |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|ap_done               | out |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|ap_idle               | out |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|ap_ready              | out |    1| ap_ctrl_hs | load_weight_3x3_from | return value |
|dest_0_V_address0     | out |    6|  ap_memory |       dest_0_V       |     array    |
|dest_0_V_ce0          | out |    1|  ap_memory |       dest_0_V       |     array    |
|dest_0_V_we0          | out |    1|  ap_memory |       dest_0_V       |     array    |
|dest_0_V_d0           | out |   64|  ap_memory |       dest_0_V       |     array    |
|dest_1_V_address0     | out |    6|  ap_memory |       dest_1_V       |     array    |
|dest_1_V_ce0          | out |    1|  ap_memory |       dest_1_V       |     array    |
|dest_1_V_we0          | out |    1|  ap_memory |       dest_1_V       |     array    |
|dest_1_V_d0           | out |   64|  ap_memory |       dest_1_V       |     array    |
|dest_2_V_address0     | out |    6|  ap_memory |       dest_2_V       |     array    |
|dest_2_V_ce0          | out |    1|  ap_memory |       dest_2_V       |     array    |
|dest_2_V_we0          | out |    1|  ap_memory |       dest_2_V       |     array    |
|dest_2_V_d0           | out |   64|  ap_memory |       dest_2_V       |     array    |
|dest_3_V_address0     | out |    6|  ap_memory |       dest_3_V       |     array    |
|dest_3_V_ce0          | out |    1|  ap_memory |       dest_3_V       |     array    |
|dest_3_V_we0          | out |    1|  ap_memory |       dest_3_V       |     array    |
|dest_3_V_d0           | out |   64|  ap_memory |       dest_3_V       |     array    |
|dest_4_V_address0     | out |    6|  ap_memory |       dest_4_V       |     array    |
|dest_4_V_ce0          | out |    1|  ap_memory |       dest_4_V       |     array    |
|dest_4_V_we0          | out |    1|  ap_memory |       dest_4_V       |     array    |
|dest_4_V_d0           | out |   64|  ap_memory |       dest_4_V       |     array    |
|dest_5_V_address0     | out |    6|  ap_memory |       dest_5_V       |     array    |
|dest_5_V_ce0          | out |    1|  ap_memory |       dest_5_V       |     array    |
|dest_5_V_we0          | out |    1|  ap_memory |       dest_5_V       |     array    |
|dest_5_V_d0           | out |   64|  ap_memory |       dest_5_V       |     array    |
|dest_6_V_address0     | out |    6|  ap_memory |       dest_6_V       |     array    |
|dest_6_V_ce0          | out |    1|  ap_memory |       dest_6_V       |     array    |
|dest_6_V_we0          | out |    1|  ap_memory |       dest_6_V       |     array    |
|dest_6_V_d0           | out |   64|  ap_memory |       dest_6_V       |     array    |
|dest_7_V_address0     | out |    6|  ap_memory |       dest_7_V       |     array    |
|dest_7_V_ce0          | out |    1|  ap_memory |       dest_7_V       |     array    |
|dest_7_V_we0          | out |    1|  ap_memory |       dest_7_V       |     array    |
|dest_7_V_d0           | out |   64|  ap_memory |       dest_7_V       |     array    |
|dest_8_V_address0     | out |    6|  ap_memory |       dest_8_V       |     array    |
|dest_8_V_ce0          | out |    1|  ap_memory |       dest_8_V       |     array    |
|dest_8_V_we0          | out |    1|  ap_memory |       dest_8_V       |     array    |
|dest_8_V_d0           | out |   64|  ap_memory |       dest_8_V       |     array    |
|dest_9_V_address0     | out |    6|  ap_memory |       dest_9_V       |     array    |
|dest_9_V_ce0          | out |    1|  ap_memory |       dest_9_V       |     array    |
|dest_9_V_we0          | out |    1|  ap_memory |       dest_9_V       |     array    |
|dest_9_V_d0           | out |   64|  ap_memory |       dest_9_V       |     array    |
|dest_10_V_address0    | out |    6|  ap_memory |       dest_10_V      |     array    |
|dest_10_V_ce0         | out |    1|  ap_memory |       dest_10_V      |     array    |
|dest_10_V_we0         | out |    1|  ap_memory |       dest_10_V      |     array    |
|dest_10_V_d0          | out |   64|  ap_memory |       dest_10_V      |     array    |
|dest_11_V_address0    | out |    6|  ap_memory |       dest_11_V      |     array    |
|dest_11_V_ce0         | out |    1|  ap_memory |       dest_11_V      |     array    |
|dest_11_V_we0         | out |    1|  ap_memory |       dest_11_V      |     array    |
|dest_11_V_d0          | out |   64|  ap_memory |       dest_11_V      |     array    |
|dest_12_V_address0    | out |    6|  ap_memory |       dest_12_V      |     array    |
|dest_12_V_ce0         | out |    1|  ap_memory |       dest_12_V      |     array    |
|dest_12_V_we0         | out |    1|  ap_memory |       dest_12_V      |     array    |
|dest_12_V_d0          | out |   64|  ap_memory |       dest_12_V      |     array    |
|dest_13_V_address0    | out |    6|  ap_memory |       dest_13_V      |     array    |
|dest_13_V_ce0         | out |    1|  ap_memory |       dest_13_V      |     array    |
|dest_13_V_we0         | out |    1|  ap_memory |       dest_13_V      |     array    |
|dest_13_V_d0          | out |   64|  ap_memory |       dest_13_V      |     array    |
|dest_14_V_address0    | out |    6|  ap_memory |       dest_14_V      |     array    |
|dest_14_V_ce0         | out |    1|  ap_memory |       dest_14_V      |     array    |
|dest_14_V_we0         | out |    1|  ap_memory |       dest_14_V      |     array    |
|dest_14_V_d0          | out |   64|  ap_memory |       dest_14_V      |     array    |
|dest_15_V_address0    | out |    6|  ap_memory |       dest_15_V      |     array    |
|dest_15_V_ce0         | out |    1|  ap_memory |       dest_15_V      |     array    |
|dest_15_V_we0         | out |    1|  ap_memory |       dest_15_V      |     array    |
|dest_15_V_d0          | out |   64|  ap_memory |       dest_15_V      |     array    |
|dest_16_V_address0    | out |    6|  ap_memory |       dest_16_V      |     array    |
|dest_16_V_ce0         | out |    1|  ap_memory |       dest_16_V      |     array    |
|dest_16_V_we0         | out |    1|  ap_memory |       dest_16_V      |     array    |
|dest_16_V_d0          | out |   64|  ap_memory |       dest_16_V      |     array    |
|dest_17_V_address0    | out |    6|  ap_memory |       dest_17_V      |     array    |
|dest_17_V_ce0         | out |    1|  ap_memory |       dest_17_V      |     array    |
|dest_17_V_we0         | out |    1|  ap_memory |       dest_17_V      |     array    |
|dest_17_V_d0          | out |   64|  ap_memory |       dest_17_V      |     array    |
|dest_18_V_address0    | out |    6|  ap_memory |       dest_18_V      |     array    |
|dest_18_V_ce0         | out |    1|  ap_memory |       dest_18_V      |     array    |
|dest_18_V_we0         | out |    1|  ap_memory |       dest_18_V      |     array    |
|dest_18_V_d0          | out |   64|  ap_memory |       dest_18_V      |     array    |
|dest_19_V_address0    | out |    6|  ap_memory |       dest_19_V      |     array    |
|dest_19_V_ce0         | out |    1|  ap_memory |       dest_19_V      |     array    |
|dest_19_V_we0         | out |    1|  ap_memory |       dest_19_V      |     array    |
|dest_19_V_d0          | out |   64|  ap_memory |       dest_19_V      |     array    |
|dest_20_V_address0    | out |    6|  ap_memory |       dest_20_V      |     array    |
|dest_20_V_ce0         | out |    1|  ap_memory |       dest_20_V      |     array    |
|dest_20_V_we0         | out |    1|  ap_memory |       dest_20_V      |     array    |
|dest_20_V_d0          | out |   64|  ap_memory |       dest_20_V      |     array    |
|dest_21_V_address0    | out |    6|  ap_memory |       dest_21_V      |     array    |
|dest_21_V_ce0         | out |    1|  ap_memory |       dest_21_V      |     array    |
|dest_21_V_we0         | out |    1|  ap_memory |       dest_21_V      |     array    |
|dest_21_V_d0          | out |   64|  ap_memory |       dest_21_V      |     array    |
|dest_22_V_address0    | out |    6|  ap_memory |       dest_22_V      |     array    |
|dest_22_V_ce0         | out |    1|  ap_memory |       dest_22_V      |     array    |
|dest_22_V_we0         | out |    1|  ap_memory |       dest_22_V      |     array    |
|dest_22_V_d0          | out |   64|  ap_memory |       dest_22_V      |     array    |
|dest_23_V_address0    | out |    6|  ap_memory |       dest_23_V      |     array    |
|dest_23_V_ce0         | out |    1|  ap_memory |       dest_23_V      |     array    |
|dest_23_V_we0         | out |    1|  ap_memory |       dest_23_V      |     array    |
|dest_23_V_d0          | out |   64|  ap_memory |       dest_23_V      |     array    |
|dest_24_V_address0    | out |    6|  ap_memory |       dest_24_V      |     array    |
|dest_24_V_ce0         | out |    1|  ap_memory |       dest_24_V      |     array    |
|dest_24_V_we0         | out |    1|  ap_memory |       dest_24_V      |     array    |
|dest_24_V_d0          | out |   64|  ap_memory |       dest_24_V      |     array    |
|dest_25_V_address0    | out |    6|  ap_memory |       dest_25_V      |     array    |
|dest_25_V_ce0         | out |    1|  ap_memory |       dest_25_V      |     array    |
|dest_25_V_we0         | out |    1|  ap_memory |       dest_25_V      |     array    |
|dest_25_V_d0          | out |   64|  ap_memory |       dest_25_V      |     array    |
|dest_26_V_address0    | out |    6|  ap_memory |       dest_26_V      |     array    |
|dest_26_V_ce0         | out |    1|  ap_memory |       dest_26_V      |     array    |
|dest_26_V_we0         | out |    1|  ap_memory |       dest_26_V      |     array    |
|dest_26_V_d0          | out |   64|  ap_memory |       dest_26_V      |     array    |
|dest_27_V_address0    | out |    6|  ap_memory |       dest_27_V      |     array    |
|dest_27_V_ce0         | out |    1|  ap_memory |       dest_27_V      |     array    |
|dest_27_V_we0         | out |    1|  ap_memory |       dest_27_V      |     array    |
|dest_27_V_d0          | out |   64|  ap_memory |       dest_27_V      |     array    |
|dest_28_V_address0    | out |    6|  ap_memory |       dest_28_V      |     array    |
|dest_28_V_ce0         | out |    1|  ap_memory |       dest_28_V      |     array    |
|dest_28_V_we0         | out |    1|  ap_memory |       dest_28_V      |     array    |
|dest_28_V_d0          | out |   64|  ap_memory |       dest_28_V      |     array    |
|dest_29_V_address0    | out |    6|  ap_memory |       dest_29_V      |     array    |
|dest_29_V_ce0         | out |    1|  ap_memory |       dest_29_V      |     array    |
|dest_29_V_we0         | out |    1|  ap_memory |       dest_29_V      |     array    |
|dest_29_V_d0          | out |   64|  ap_memory |       dest_29_V      |     array    |
|dest_30_V_address0    | out |    6|  ap_memory |       dest_30_V      |     array    |
|dest_30_V_ce0         | out |    1|  ap_memory |       dest_30_V      |     array    |
|dest_30_V_we0         | out |    1|  ap_memory |       dest_30_V      |     array    |
|dest_30_V_d0          | out |   64|  ap_memory |       dest_30_V      |     array    |
|dest_31_V_address0    | out |    6|  ap_memory |       dest_31_V      |     array    |
|dest_31_V_ce0         | out |    1|  ap_memory |       dest_31_V      |     array    |
|dest_31_V_we0         | out |    1|  ap_memory |       dest_31_V      |     array    |
|dest_31_V_d0          | out |   64|  ap_memory |       dest_31_V      |     array    |
|m_axi_src_V_AWVALID   | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWREADY   |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWADDR    | out |   32|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWID      | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWLEN     | out |   32|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWSIZE    | out |    3|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWBURST   | out |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWLOCK    | out |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWCACHE   | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWPROT    | out |    3|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWQOS     | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWREGION  | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_AWUSER    | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WVALID    | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WREADY    |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WDATA     | out |  512|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WSTRB     | out |   64|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WLAST     | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WID       | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_WUSER     | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARVALID   | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARREADY   |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARADDR    | out |   32|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARID      | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARLEN     | out |   32|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARSIZE    | out |    3|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARBURST   | out |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARLOCK    | out |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARCACHE   | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARPROT    | out |    3|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARQOS     | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARREGION  | out |    4|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_ARUSER    | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RVALID    |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RREADY    | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RDATA     |  in |  512|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RLAST     |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RID       |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RUSER     |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_RRESP     |  in |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_BVALID    |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_BREADY    | out |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_BRESP     |  in |    2|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_BID       |  in |    1|    m_axi   |         src_V        |    pointer   |
|m_axi_src_V_BUSER     |  in |    1|    m_axi   |         src_V        |    pointer   |
|src_V_offset          |  in |   26|   ap_none  |     src_V_offset     |    scalar    |
|index                 |  in |   10|   ap_none  |         index        |    scalar    |
+----------------------+-----+-----+------------+----------------------+--------------+

