<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file status_status.ncd.
Design name: TOP
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.41
Performance Hardware Data Status:   Final          Version 25.4
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Tue Apr 28 22:29:37 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "SYSCLK_c" 205.592000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  76.173MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 205.592000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT_3500MS[24]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ_3500MS  (to SYSCLK_c +)

   Delay:              12.962ns  (37.5% logic, 62.5% route), 9 logic levels.

 Constraint Details:

     12.962ns physical path delay LED_CNT_INST/SLICE_53 to LED_CNT_INST/SLICE_95 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.698ns) by 8.264ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_53 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C24A.CLK to      R7C24A.Q1 LED_CNT_INST/SLICE_53 (from SYSCLK_c)
ROUTE         3     1.350      R7C24A.Q1 to      R6C23B.B1 LED_CNT_INST/CNT_3500MS[24]
CTOF_DEL    ---     0.495      R6C23B.B1 to      R6C23B.F1 LED_CNT_INST/SLICE_338
ROUTE         4     0.445      R6C23B.F1 to      R6C23B.C0 LED_CNT_INST/N_90_mux
CTOF_DEL    ---     0.495      R6C23B.C0 to      R6C23B.F0 LED_CNT_INST/SLICE_338
ROUTE         1     1.001      R6C23B.F0 to      R6C22A.B1 LED_CNT_INST/N_6_0
CTOF_DEL    ---     0.495      R6C22A.B1 to      R6C22A.F1 LED_CNT_INST/SLICE_331
ROUTE         2     0.995      R6C22A.F1 to      R5C22C.A0 LED_CNT_INST/N_96_mux
CTOOFX_DEL  ---     0.721      R5C22C.A0 to    R5C22C.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_10/SLICE_280
ROUTE         1     1.903    R5C22C.OFX0 to      R6C20B.C1 LED_CNT_INST/i15_mux
CTOF_DEL    ---     0.495      R6C20B.C1 to      R6C20B.F1 SLICE_143
ROUTE         1     0.964      R6C20B.F1 to      R6C21D.A1 LED_CNT_INST/N_135_mux
CTOOFX_DEL  ---     0.721      R6C21D.A1 to    R6C21D.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_2/SLICE_281
ROUTE         1     0.747    R6C21D.OFX0 to      R6C21A.C1 LED_CNT_INST/i20_mux
CTOF_DEL    ---     0.495      R6C21A.C1 to      R6C21A.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.693      R6C21A.F1 to      R6C21A.B0 LED_CNT_INST/N_141_mux
CTOF_DEL    ---     0.495      R6C21A.B0 to      R6C21A.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R6C21A.F0 to     R6C21A.DI0 LED_CNT_INST/CLK_4HZ_3500MS_0 (to SYSCLK_c)
                  --------
                   12.962   (37.5% logic, 62.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R7C24A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R6C21A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT_3500MS[16]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ_3500MS  (to SYSCLK_c +)

   Delay:              12.661ns  (38.4% logic, 61.6% route), 9 logic levels.

 Constraint Details:

     12.661ns physical path delay LED_CNT_INST/SLICE_57 to LED_CNT_INST/SLICE_95 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.698ns) by 7.963ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_57 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C23A.CLK to      R7C23A.Q1 LED_CNT_INST/SLICE_57 (from SYSCLK_c)
ROUTE         2     1.049      R7C23A.Q1 to      R6C23B.D1 LED_CNT_INST/CNT_3500MS[16]
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 LED_CNT_INST/SLICE_338
ROUTE         4     0.445      R6C23B.F1 to      R6C23B.C0 LED_CNT_INST/N_90_mux
CTOF_DEL    ---     0.495      R6C23B.C0 to      R6C23B.F0 LED_CNT_INST/SLICE_338
ROUTE         1     1.001      R6C23B.F0 to      R6C22A.B1 LED_CNT_INST/N_6_0
CTOF_DEL    ---     0.495      R6C22A.B1 to      R6C22A.F1 LED_CNT_INST/SLICE_331
ROUTE         2     0.995      R6C22A.F1 to      R5C22C.A0 LED_CNT_INST/N_96_mux
CTOOFX_DEL  ---     0.721      R5C22C.A0 to    R5C22C.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_10/SLICE_280
ROUTE         1     1.903    R5C22C.OFX0 to      R6C20B.C1 LED_CNT_INST/i15_mux
CTOF_DEL    ---     0.495      R6C20B.C1 to      R6C20B.F1 SLICE_143
ROUTE         1     0.964      R6C20B.F1 to      R6C21D.A1 LED_CNT_INST/N_135_mux
CTOOFX_DEL  ---     0.721      R6C21D.A1 to    R6C21D.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_2/SLICE_281
ROUTE         1     0.747    R6C21D.OFX0 to      R6C21A.C1 LED_CNT_INST/i20_mux
CTOF_DEL    ---     0.495      R6C21A.C1 to      R6C21A.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.693      R6C21A.F1 to      R6C21A.B0 LED_CNT_INST/N_141_mux
CTOF_DEL    ---     0.495      R6C21A.B0 to      R6C21A.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R6C21A.F0 to     R6C21A.DI0 LED_CNT_INST/CLK_4HZ_3500MS_0 (to SYSCLK_c)
                  --------
                   12.661   (38.4% logic, 61.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R7C23A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R6C21A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.845ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT_3500MS[3]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ_3500MS  (to SYSCLK_c +)

   Delay:              12.543ns  (34.8% logic, 65.2% route), 8 logic levels.

 Constraint Details:

     12.543ns physical path delay LED_CNT_INST/SLICE_63 to LED_CNT_INST/SLICE_95 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.698ns) by 7.845ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_63 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C21C.CLK to      R7C21C.Q0 LED_CNT_INST/SLICE_63 (from SYSCLK_c)
ROUTE         3     2.144      R7C21C.Q0 to      R5C22D.A0 LED_CNT_INST/CNT_3500MS[3]
CTOF_DEL    ---     0.495      R5C22D.A0 to      R5C22D.F0 LED_CNT_INST/SLICE_443
ROUTE         1     0.747      R5C22D.F0 to      R5C22A.C0 LED_CNT_INST/m35_2
CTOF_DEL    ---     0.495      R5C22A.C0 to      R5C22A.F0 LED_CNT_INST/SLICE_341
ROUTE         2     0.976      R5C22A.F0 to      R5C22C.A1 LED_CNT_INST/N_99_mux
CTOOFX_DEL  ---     0.721      R5C22C.A1 to    R5C22C.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_10/SLICE_280
ROUTE         1     1.903    R5C22C.OFX0 to      R6C20B.C1 LED_CNT_INST/i15_mux
CTOF_DEL    ---     0.495      R6C20B.C1 to      R6C20B.F1 SLICE_143
ROUTE         1     0.964      R6C20B.F1 to      R6C21D.A1 LED_CNT_INST/N_135_mux
CTOOFX_DEL  ---     0.721      R6C21D.A1 to    R6C21D.OFX0 LED_CNT_INST/CLK_4HZ_3500MS_0_RNO_2/SLICE_281
ROUTE         1     0.747    R6C21D.OFX0 to      R6C21A.C1 LED_CNT_INST/i20_mux
CTOF_DEL    ---     0.495      R6C21A.C1 to      R6C21A.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.693      R6C21A.F1 to      R6C21A.B0 LED_CNT_INST/N_141_mux
CTOF_DEL    ---     0.495      R6C21A.B0 to      R6C21A.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R6C21A.F0 to     R6C21A.DI0 LED_CNT_INST/CLK_4HZ_3500MS_0 (to SYSCLK_c)
                  --------
                   12.543   (34.8% logic, 65.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R7C21C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R6C21A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[22]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[21]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_6 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C8D.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C8D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[2]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[1]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_16 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C6B.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C6B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[10]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[9]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_12 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C7B.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[14]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[13]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_10 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C7D.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[0]  (to SYSCLK_c +)

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_17 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C6A.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C6A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[18]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[17]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_8 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C8B.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C8B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/CNT[6]  (to SYSCLK_c +)
                   FF                        SGPIO_INST2/CNT[5]

   Delay:              12.289ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

     12.289ns physical path delay SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_14 exceeds
      4.864ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 4.582ns) by 7.707ns

 Physical Path Details:

      Data path SGPIO_INST2/SLICE_13 to SGPIO_INST2/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7A.CLK to      R10C7A.Q1 SGPIO_INST2/SLICE_13 (from SYSCLK_c)
ROUTE         3     1.207      R10C7A.Q1 to      R11C6A.C1 SGPIO_INST2/CNT[8]
CTOF_DEL    ---     0.495      R11C6A.C1 to      R11C6A.F1 SGPIO_INST2/SLICE_318
ROUTE         1     0.693      R11C6A.F1 to      R11C6A.B0 SGPIO_INST2/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C6A.B0 to      R11C6A.F0 SGPIO_INST2/SLICE_318
ROUTE         1     0.744      R11C6A.F0 to      R11C7A.C1 SGPIO_INST2/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C7A.C1 to      R11C7A.F1 SGPIO_INST2/SLICE_317
ROUTE         1     0.693      R11C7A.F1 to      R11C7A.B0 SGPIO_INST2/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C7A.B0 to      R11C7A.F0 SGPIO_INST2/SLICE_317
ROUTE         1     1.336      R11C7A.F0 to      R13C8D.B1 SGPIO_INST2/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8D.B1 to      R13C8D.F1 SGPIO_INST2/SLICE_316
ROUTE         1     0.436      R13C8D.F1 to      R13C8D.C0 SGPIO_INST2/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8D.C0 to      R13C8D.F0 SGPIO_INST2/SLICE_316
ROUTE        13     3.758      R13C8D.F0 to      R10C6D.CE SGPIO_INST2/un7_CNT_i (to SYSCLK_c)
                  --------
                   12.289   (27.8% logic, 72.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST2/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C7A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST2/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     2.379      128.PADDI to     R10C6D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  76.173MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 205.592000 MHz |             |             |
;                                       |  205.592 MHz|   76.173 MHz|   9 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 334
   Covered under: FREQUENCY NET "SYSCLK_c" 205.592000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 8977514
Cumulative negative slack: 8973702

Constraints cover 7314 paths, 1 nets, and 3323 connections (94.6% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Tue Apr 28 22:29:38 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SYSCLK_c" 205.592000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 205.592000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/NEXT_STATE_D1[0]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/NEXT_STATE_D2[0]  (to SYSCLK_c +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_169 to SLICE_169 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_169 to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R4C15B.CLK to      R4C15B.Q0 SLICE_169 (from SYSCLK_c)
ROUTE         1     0.149      R4C15B.Q0 to      R4C15B.M1 I2C_INST/NEXT_STATE_D1_Q[0] (to SYSCLK_c)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R4C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R4C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/RD_END1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/RD_END2  (to SYSCLK_c +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_173 to SLICE_173 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C13A.CLK to     R11C13A.Q0 SLICE_173 (from SYSCLK_c)
ROUTE         1     0.149     R11C13A.Q0 to     R11C13A.M1 I2C_INST/RD_END1 (to SYSCLK_c)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C13A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C13A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SCL_PCLKD2  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/I2C_NACK  (to SYSCLK_c +)

   Delay:               0.275ns  (47.6% logic, 52.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay SLICE_181 to I2C_INST/SLICE_167 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_181 to I2C_INST/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C16A.CLK to     R11C16A.Q1 SLICE_181 (from SYSCLK_c)
ROUTE         2     0.144     R11C16A.Q1 to     R10C16C.CE I2C_INST/SCL_PCLKD2 (to SYSCLK_c)
                  --------
                    0.275   (47.6% logic, 52.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C16A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to I2C_INST/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R10C16C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SCL_PCLKD1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SCL_PCLKD2  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_181 to SLICE_181 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C16A.CLK to     R11C16A.Q0 SLICE_181 (from SYSCLK_c)
ROUTE         2     0.151     R11C16A.Q0 to     R11C16A.M1 I2C_INST/SCL_PCLKD1 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C16A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C16A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SDA_D1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SDA_D2  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_182 to SLICE_182 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_182 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R12C14C.CLK to     R12C14C.Q0 SLICE_182 (from SYSCLK_c)
ROUTE         6     0.151     R12C14C.Q0 to     R12C14C.M1 I2C_INST/SDA_D1 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R12C14C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R12C14C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/SCLK_D2  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/SCLK_D3  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_248 to SLICE_248 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_248 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C12D.CLK to      R9C12D.Q0 SLICE_248 (from SYSCLK_c)
ROUTE         2     0.151      R9C12D.Q0 to      R9C12D.M1 SGPIO_INST1/SCLK_D2 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R9C12D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R9C12D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/SCLK_D2  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/SCLK_D3  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_271 to SLICE_271 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_271 to SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R10C14B.CLK to     R10C14B.Q0 SLICE_271 (from SYSCLK_c)
ROUTE         2     0.151     R10C14B.Q0 to     R10C14B.M1 SGPIO_INST2/SCLK_D2 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R10C14B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R10C14B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SHIFT_DIN[7]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/DOUT[7]  (to SYSCLK_c +)

   Delay:               0.283ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay I2C_INST/SLICE_186 to SLICE_161 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.302ns

 Physical Path Details:

      Data path I2C_INST/SLICE_186 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C13C.CLK to      R7C13C.Q1 I2C_INST/SLICE_186 (from SYSCLK_c)
ROUTE         3     0.152      R7C13C.Q1 to      R7C13B.M1 I2C_INST/SHIFT_DIN[7] (to SYSCLK_c)
                  --------
                    0.283   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R7C13C.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R7C13B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/PORT_CS[0]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/PORT_CSD1[0]  (to SYSCLK_c +)

   Delay:               0.284ns  (46.1% logic, 53.9% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay I2C_INST/SLICE_226 to SLICE_171 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.303ns

 Physical Path Details:

      Data path I2C_INST/SLICE_226 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C13D.CLK to      R7C13D.Q0 I2C_INST/SLICE_226 (from SYSCLK_c)
ROUTE         2     0.153      R7C13D.Q0 to      R6C13D.M0 PORT_CS[0] (to SYSCLK_c)
                  --------
                    0.284   (46.1% logic, 53.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R7C13D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to     R6C13D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SCL_PCLK  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SCL_PCLKD1  (to SYSCLK_c +)

   Delay:               0.287ns  (45.6% logic, 54.4% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_180 to SLICE_181 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_180 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C15A.CLK to     R11C15A.Q0 SLICE_180 (from SYSCLK_c)
ROUTE         3     0.156     R11C15A.Q0 to     R11C16A.M0 I2C_INST/SCL_PCLK (to SYSCLK_c)
                  --------
                    0.287   (45.6% logic, 54.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C15A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       334     0.840      128.PADDI to    R11C16A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 205.592000 MHz |             |             |
;                                       |     0.000 ns|     0.299 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 334
   Covered under: FREQUENCY NET "SYSCLK_c" 205.592000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7314 paths, 1 nets, and 3323 connections (94.6% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 8977514 (setup), 0 (hold)
Cumulative negative slack: 8973702 (8973702+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
