// Seed: 2799739382
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  always @(posedge 1 or negedge "") id_1 <= 1'b0;
  reg id_3;
  initial begin
    id_3 <= 1'b0;
    id_3 <= id_1;
    id_3 = id_1;
  end
endmodule
