 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP3
Date   : Fri Mar 10 01:50:21 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:        984.89
  Critical Path Slack:           2.69
  Critical Path Clk Period:   1000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              21985
  Buf/Inv Cell Count:            7549
  Buf Cell Count:                 248
  Inv Cell Count:                7301
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19861
  Sequential Cell Count:         2124
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1784.985644
  Noncombinational Area:   619.358377
  Buf/Inv Area:            333.809104
  Total Buffer Area:            14.46
  Total Inverter Area:         319.35
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2404.344021
  Design Area:            2404.344021


  Design Rules
  -----------------------------------
  Total Number of Nets:         26061
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-146

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  9.26
  Mapping Optimization:               10.18
  -----------------------------------------
  Overall Compile Time:               22.75
  Overall Compile Wall Clock Time:    12.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
