Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 11 22:51:21 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred} -source [ get_ports {clk} ] [ get_pins {pll_250/u_pll_e3:CLKOUT0} ] -master_clock {LA_test|clk} -edges {1 2 3} -edge_shift {0.000000 -400.000000 -800.000000} -add
create_clock -period {1000} -waveform {0 500} -name {LA_test|clk} [get_ports {clk}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1} [get_pins {u_logic_analyzer/u_pll/u_pll_e3.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2} [get_pins {u_logic_analyzer/u_pll/u_pll_e3.CLKOUT2}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3} [get_pins {u_logic_analyzer/u_pll/u_pll_e3.CLKOUT3}] -add
create_clock -period {1000} -waveform {0 500} -name {ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0} [get_pins {u_Signal_generators/u_pll/u_pll_e3.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {LA_test|clk}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2}]
set_clock_groups -name {Inferred_clock_group_3} -asynchronous -group [get_clocks {PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3}]
set_clock_groups -name {Inferred_clock_group_4} -asynchronous -group [get_clocks {ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0}]


Logical Constraint:
+-----------------------------------------------------------------------------+
| Object                                    | Attribute          | Value     
+-----------------------------------------------------------------------------+
| p:key_1_start                             | PAP_MARK_DEBUG     | true      
| i:ND0                                     | PAP_MARK_DEBUG     | true      
| i:ND1[0]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[1]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[2]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[3]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[4]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[5]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[6]                                  | PAP_MARK_DEBUG     | true      
| i:ND1[7]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[0]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[1]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[2]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[3]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[4]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[5]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[6]                                  | PAP_MARK_DEBUG     | true      
| i:ND2[7]                                  | PAP_MARK_DEBUG     | true      
| i:ND3                                     | PAP_MARK_DEBUG     | true      
| i:key_1_start_ibuf                        | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[0]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[1]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[2]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[3]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[4]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[5]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[6]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND5[7]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND6                 | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND7                 | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND8[0]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND8[1]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND9[0]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND9[1]              | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[0]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[1]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[2]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[3]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[4]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[5]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[6]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[7]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[8]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[9]             | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[10]            | PAP_MARK_DEBUG     | true      
| i:u_Signal_generators/ND10[11]            | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND3                    | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[0]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[1]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[2]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[3]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[4]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[5]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[6]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND4[7]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND5[0]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND5[1]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND6[0]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND6[1]                 | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND7                    | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND8                    | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND9                    | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[0]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[1]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[2]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[3]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[4]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[5]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[6]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[7]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[8]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND10[9]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[0]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[1]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[2]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[3]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[4]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[5]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[6]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[7]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[8]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND11[9]                | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/ND12                   | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/u_pll/u_pll_e3         | PAP_MARK_DEBUG     | true      
| i:u_logic_analyzer/u_sampler/ND2          | PAP_MARK_DEBUG     | true      
| n:clk_250M                                | PAP_MARK_DEBUG     | true      
| n:data_out[0]                             | PAP_MARK_DEBUG     | true      
| n:data_out[1]                             | PAP_MARK_DEBUG     | true      
| n:data_out[2]                             | PAP_MARK_DEBUG     | true      
| n:data_out[3]                             | PAP_MARK_DEBUG     | true      
| n:data_out[4]                             | PAP_MARK_DEBUG     | true      
| n:data_out[5]                             | PAP_MARK_DEBUG     | true      
| n:data_out[6]                             | PAP_MARK_DEBUG     | true      
| n:data_out[7]                             | PAP_MARK_DEBUG     | true      
| n:data_read[0]                            | PAP_MARK_DEBUG     | true      
| n:data_read[1]                            | PAP_MARK_DEBUG     | true      
| n:data_read[2]                            | PAP_MARK_DEBUG     | true      
| n:data_read[3]                            | PAP_MARK_DEBUG     | true      
| n:data_read[4]                            | PAP_MARK_DEBUG     | true      
| n:data_read[5]                            | PAP_MARK_DEBUG     | true      
| n:data_read[6]                            | PAP_MARK_DEBUG     | true      
| n:data_read[7]                            | PAP_MARK_DEBUG     | true      
| n:nt_key_1_start                          | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/key_4_en            | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/key_5_en            | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/mode_4_wave [0]     | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/mode_4_wave [1]     | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/mode_5_frq [0]      | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/mode_5_frq [1]      | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/u_rom_addr [0]      | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/u_rom_addr [1]      | PAP_MARK_DEBUG     | true      
| n:u_Signal_generators/u_rom_addr [2]      | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [0]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [1]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [2]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [3]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [4]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [5]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [6]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [7]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [8]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/addrq [9]              | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/key_en1                | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/key_en2                | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/key_en3                | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/mode_2_frq [0]         | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/mode_2_frq [1]         | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/mode_3_tri [0]         | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/mode_3_tri [1]         | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [0]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [1]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [2]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [3]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [4]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [5]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [6]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [7]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [8]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/rd_addr [9]            | PAP_MARK_DEBUG     | true      
| n:u_logic_analyzer/wren                   | PAP_MARK_DEBUG     | true      
+-----------------------------------------------------------------------------+

IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk             | input             | P20     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_1_start     | input             | K18     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_2_frq       | input             | L15     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_3_tri       | input             | J17     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_4_wave      | input             | K16     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_5_frq       | input             | J16     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst             | input             | H17     | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+---------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                        | Clk_Inst_Name     | Net_Name                       | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------+
| CLKOUT0             | pll_250/u_pll_e3                       | clkbufg_3         | clk_250M                       | 1          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG             | clkbufg_4         | u_CORES/drck_o                 | 1          
| O                   | clk_ibuf                               | clkbufg_5         | nt_clk                         | 6          
| CLKOUT0             | u_Signal_generators/u_pll/u_pll_e3     | clkbufg_6         | u_Signal_generators/da_clk     | 1          
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG             | clkbufg_7         | u_CORES/capt_o                 | 1          
| CLKOUT2             | u_logic_analyzer/u_pll/u_pll_e3        | clkbufg_8         | u_logic_analyzer/clkout_2      | 2          
| CLKOUT1             | u_logic_analyzer/u_pll/u_pll_e3        | clkbufg_9         | u_logic_analyzer/clkout_1      | 2          
| CLKOUT3             | u_logic_analyzer/u_pll/u_pll_e3        | clkbufg_10        | u_logic_analyzer/clkout_3      | 2          
+---------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 67         
| u_Signal_generators/N0                          | u_Signal_generators/N0                          | 58         
| u_logic_analyzer/N40                            | u_logic_analyzer/N40                            | 84         
| u_logic_analyzer/N48                            | u_logic_analyzer/N48                            | 38         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 804        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_Signal_generators/key_4_en                                       | u_Signal_generators/u_key_4/key_flag                                   | 2          
| u_Signal_generators/N82                                            | u_Signal_generators/N82                                                | 2          
| u_logic_analyzer/key_en2                                           | u_logic_analyzer/u_key_2/key_flag                                      | 2          
| u_logic_analyzer/key_en3                                           | u_logic_analyzer/u_key_3/key_flag                                      | 2          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N176                                            | u_CORES/u_jtag_hub/N176_0                                              | 9          
| u_logic_analyzer/u_sampler/N4210                                   | u_logic_analyzer/u_sampler/N4210                                       | 8          
| u_logic_analyzer/u_sampler/N4216                                   | u_logic_analyzer/u_sampler/N4216                                       | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/N3389                          | u_CORES/u_debug_core_0/u0_trig_unit/N3389                              | 166        
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 60         
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                    | u_CORES/u_debug_core_0/u_Storage_Condition/N418                        | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                    | u_CORES/u_debug_core_0/u_Storage_Condition/N422                        | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N434                    | u_CORES/u_debug_core_0/u_Storage_Condition/N434_3                      | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N426                    | u_CORES/u_debug_core_0/u_Storage_Condition/N426                        | 13         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N129                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N129                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 14         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N623            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N623_inv            | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv     | 2          
| _$$_GND_$$_                                                        | _$$_GND_$$_                                                            | 4          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Driver                                                                    | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                        | clkbufg_3                                                                 | 812        
| u_CORES/u_debug_core_0/N1                                          | u_CORES/u_debug_core_0/N1                                                 | 804        
| u_logic_analyzer/clkout_4                                          | u_logic_analyzer/u_glitch_free/N19_3                                      | 323        
| ntclkbufg_1                                                        | clkbufg_4                                                                 | 291        
| u_CORES/u_debug_core_0/data_start_d1                               | u_CORES/u_debug_core_0/data_start_d1                                      | 275        
| u_logic_analyzer/addrq [0]                                         | u_logic_analyzer/u_sampler/addrq[0]                                       | 262        
| u_logic_analyzer/rd_addr [0]                                       | u_logic_analyzer/read_cnt[0]                                              | 261        
| u_logic_analyzer/addrq [1]                                         | u_logic_analyzer/u_sampler/addrq[1]                                       | 261        
| u_logic_analyzer/addrq [4]                                         | u_logic_analyzer/u_sampler/addrq[4]                                       | 260        
| u_logic_analyzer/addrq [3]                                         | u_logic_analyzer/u_sampler/addrq[3]                                       | 260        
| u_logic_analyzer/rd_addr [1]                                       | u_logic_analyzer/read_cnt[1]                                              | 260        
| u_logic_analyzer/addrq [2]                                         | u_logic_analyzer/u_sampler/addrq[2]                                       | 260        
| u_logic_analyzer/rd_addr [2]                                       | u_logic_analyzer/read_cnt[2]                                              | 259        
| u_logic_analyzer/rd_addr [4]                                       | u_logic_analyzer/read_cnt[4]                                              | 259        
| u_logic_analyzer/rd_addr [3]                                       | u_logic_analyzer/read_cnt[3]                                              | 259        
| u_CORES/u_debug_core_0/conf_rst                                    | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                  | 201        
| u_CORES/u_debug_core_0/u0_trig_unit/N3389                          | u_CORES/u_debug_core_0/u0_trig_unit/N3389                                 | 166        
| ntclkbufg_2                                                        | clkbufg_5                                                                 | 89         
| u_logic_analyzer/N40                                               | u_logic_analyzer/N40                                                      | 84         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                        | u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | 70         
| u_logic_analyzer/rd_addr [9]                                       | u_logic_analyzer/read_cnt[9]                                              | 67         
| u_logic_analyzer/rd_addr [8]                                       | u_logic_analyzer/read_cnt[8]                                              | 67         
| u_Signal_generators/N0                                             | u_Signal_generators/N0                                                    | 58         
| u_CORES/u_debug_core_0/rst_trig [1]                                | u_CORES/u_debug_core_0/rst_trig[1]                                        | 47         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]             | 46         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                   | 45         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                   | 45         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]             | 43         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]               | 40         
| u_logic_analyzer/N48                                               | u_logic_analyzer/N48                                                      | 38         
| u_logic_analyzer/addrq [7]                                         | u_logic_analyzer/u_sampler/addrq[7]                                       | 36         
| u_logic_analyzer/addrq [5]                                         | u_logic_analyzer/u_sampler/addrq[5]                                       | 36         
| u_logic_analyzer/addrq [6]                                         | u_logic_analyzer/u_sampler/addrq[6]                                       | 36         
| u_logic_analyzer/wren                                              | u_logic_analyzer/u_sampler/wren                                           | 35         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]               | 35         
| u_logic_analyzer/rd_addr [7]                                       | u_logic_analyzer/read_cnt[7]                                              | 35         
| u_logic_analyzer/data_q [7]                                        | u_logic_analyzer/u_sampler/Q[7]                                           | 34         
| u_logic_analyzer/data_q [5]                                        | u_logic_analyzer/u_sampler/Q[5]                                           | 34         
| u_logic_analyzer/data_q [4]                                        | u_logic_analyzer/u_sampler/Q[4]                                           | 34         
| u_logic_analyzer/data_q [3]                                        | u_logic_analyzer/u_sampler/Q[3]                                           | 34         
| u_logic_analyzer/data_q [2]                                        | u_logic_analyzer/u_sampler/Q[2]                                           | 34         
| u_logic_analyzer/data_q [1]                                        | u_logic_analyzer/u_sampler/Q[1]                                           | 34         
| u_logic_analyzer/data_q [0]                                        | u_logic_analyzer/u_sampler/Q[0]                                           | 34         
| u_logic_analyzer/data_q [6]                                        | u_logic_analyzer/u_sampler/Q[6]                                           | 34         
| u_CORES/u_debug_core_0/ram_radr [0]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]          | 31         
| u_CORES/u_debug_core_0/ram_radr [1]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]          | 30         
| u_CORES/u_debug_core_0/ram_radr [5]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]          | 29         
| u_CORES/u_debug_core_0/ram_radr [6]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]          | 29         
| u_CORES/u_debug_core_0/ram_radr [11]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]         | 29         
| u_CORES/u_debug_core_0/ram_radr [4]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]          | 29         
| u_CORES/u_debug_core_0/ram_radr [3]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]          | 29         
| u_CORES/u_debug_core_0/ram_radr [10]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]         | 29         
| u_CORES/u_debug_core_0/ram_radr [7]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]          | 29         
| u_CORES/u_debug_core_0/ram_radr [9]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]          | 29         
| u_CORES/u_debug_core_0/ram_radr [2]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]          | 29         
| u_CORES/u_debug_core_0/ram_radr [12]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]         | 29         
| u_CORES/u_debug_core_0/ram_radr [8]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]          | 29         
| u_CORES/u_debug_core_0/ram_wadr [3]                                | u_CORES/u_debug_core_0/ram_wadr[3]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [2]                                | u_CORES/u_debug_core_0/ram_wadr[2]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [7]                                | u_CORES/u_debug_core_0/ram_wadr[7]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [1]                                | u_CORES/u_debug_core_0/ram_wadr[1]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [0]                                | u_CORES/u_debug_core_0/ram_wadr[0]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [6]                                | u_CORES/u_debug_core_0/ram_wadr[6]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [9]                                | u_CORES/u_debug_core_0/ram_wadr[9]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [8]                                | u_CORES/u_debug_core_0/ram_wadr[8]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [5]                                | u_CORES/u_debug_core_0/ram_wadr[5]                                        | 28         
| u_CORES/u_debug_core_0/ram_wren                                    | u_CORES/u_debug_core_0/ram_wren                                           | 28         
| u_CORES/u_debug_core_0/ram_wadr [12]                               | u_CORES/u_debug_core_0/ram_wadr[12]                                       | 28         
| u_CORES/u_debug_core_0/ram_wadr [11]                               | u_CORES/u_debug_core_0/ram_wadr[11]                                       | 28         
| u_CORES/u_debug_core_0/ram_wadr [4]                                | u_CORES/u_debug_core_0/ram_wadr[4]                                        | 28         
| u_CORES/u_debug_core_0/ram_wadr [10]                               | u_CORES/u_debug_core_0/ram_wadr[10]                                       | 28         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]               | 25         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]               | 25         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]             | 23         
| u_CORES/u_debug_core_0/conf_id_o [2]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]             | 21         
| u_CORES/u_debug_core_0/conf_id_o [0]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]             | 21         
| nt_key_5_frq                                                       | key_5_frq_ibuf                                                            | 20         
| nt_key_1_start                                                     | key_1_start_ibuf                                                          | 20         
| nt_key_3_tri                                                       | key_3_tri_ibuf                                                            | 20         
| nt_key_2_frq                                                       | key_2_frq_ibuf                                                            | 20         
| nt_key_4_wave                                                      | key_4_wave_ibuf                                                           | 20         
| ntclkbufg_3                                                        | clkbufg_6                                                                 | 20         
| u_logic_analyzer/rd_addr [6]                                       | u_logic_analyzer/read_cnt[6]                                              | 19         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2913                        | u_CORES/u_debug_core_0/u_rd_addr_gen/N69_303                              | 18         
| u_CORES/u_debug_core_0/conf_sel_o                                  | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini          | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                    | u_CORES/u_debug_core_0/u_Storage_Condition/N422                           | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                   | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                   | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                   | 16         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]               | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                   | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | 15         
| u_logic_analyzer/key_en1                                           | u_logic_analyzer/u_key_1/key_flag                                         | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                    | u_CORES/u_debug_core_0/u_Storage_Condition/N418                           | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N434                    | u_CORES/u_debug_core_0/u_Storage_Condition/N434_3                         | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N426                    | u_CORES/u_debug_core_0/u_Storage_Condition/N426                           | 13         
| u_Signal_generators/N3                                             | u_Signal_generators/N3_mux11                                              | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1108                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12:0]_2     | 12         
| u_logic_analyzer/mode_3_tri [0]                                    | u_logic_analyzer/mode_3_tri[0]                                            | 12         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.12 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 1254     | 64200         | 2                  
| LUT                   | 1532     | 42800         | 4                  
| Distributed RAM       | 256      | 17000         | 2                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 30.5     | 134           | 23                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 296           | 3                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 3        | 5             | 60                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 8        | 30            | 27                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.adf     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.fic     
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/device_map/LA_test_map.adf     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/device_map/LA_test_dmr.prt     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/device_map/LA_test.dmr         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/device_map/dmr.db              
+-----------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 267 MB
Total CPU  time to dev_map completion : 0h:0m:1s
Process Total CPU  time to dev_map completion : 0h:0m:1s
Total real time to dev_map completion : 0h:0m:17s
