#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe2d200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe3c3c0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xe2b0e0 .functor NOT 1, L_0xe845b0, C4<0>, C4<0>, C4<0>;
L_0xe2b5e0 .functor XOR 1, L_0xe842b0, L_0xe84350, C4<0>, C4<0>;
L_0xe2bd60 .functor XOR 1, L_0xe2b5e0, L_0xe84440, C4<0>, C4<0>;
v0xe72e70_0 .net *"_ivl_10", 0 0, L_0xe84440;  1 drivers
v0xe72f70_0 .net *"_ivl_12", 0 0, L_0xe2bd60;  1 drivers
v0xe73050_0 .net *"_ivl_2", 0 0, L_0xe84210;  1 drivers
v0xe73110_0 .net *"_ivl_4", 0 0, L_0xe842b0;  1 drivers
v0xe731f0_0 .net *"_ivl_6", 0 0, L_0xe84350;  1 drivers
v0xe73320_0 .net *"_ivl_8", 0 0, L_0xe2b5e0;  1 drivers
v0xe73400_0 .var "clk", 0 0;
v0xe734a0_0 .net "in", 0 0, v0xe71910_0;  1 drivers
v0xe73540_0 .net "out_dut", 0 0, L_0xe84030;  1 drivers
v0xe73670_0 .net "out_ref", 0 0, L_0xe83da0;  1 drivers
v0xe73710_0 .net "reset", 0 0, v0xe719e0_0;  1 drivers
v0xe737b0_0 .var/2u "stats1", 159 0;
v0xe73850_0 .var/2u "strobe", 0 0;
v0xe73910_0 .net "tb_match", 0 0, L_0xe845b0;  1 drivers
v0xe739b0_0 .net "tb_mismatch", 0 0, L_0xe2b0e0;  1 drivers
v0xe73a50_0 .net "wavedrom_enable", 0 0, v0xe71b80_0;  1 drivers
v0xe73af0_0 .net "wavedrom_title", 511 0, v0xe71c70_0;  1 drivers
L_0xe84210 .concat [ 1 0 0 0], L_0xe83da0;
L_0xe842b0 .concat [ 1 0 0 0], L_0xe83da0;
L_0xe84350 .concat [ 1 0 0 0], L_0xe84030;
L_0xe84440 .concat [ 1 0 0 0], L_0xe83da0;
L_0xe845b0 .cmp/eeq 1, L_0xe84210, L_0xe2bd60;
S_0xe44ab0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xe3c3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xe4dd30 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xe4dd70 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0xe2fc50_0 .net *"_ivl_0", 31 0, L_0xe73bf0;  1 drivers
L_0x7f52fe1bb018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2fe40_0 .net *"_ivl_3", 30 0, L_0x7f52fe1bb018;  1 drivers
L_0x7f52fe1bb060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe2b150_0 .net/2u *"_ivl_4", 31 0, L_0x7f52fe1bb060;  1 drivers
v0xe2b3f0_0 .net "clk", 0 0, v0xe73400_0;  1 drivers
v0xe2b6b0_0 .net "in", 0 0, v0xe71910_0;  alias, 1 drivers
v0xe2beb0_0 .var "next", 0 0;
v0xe2c370_0 .net "out", 0 0, L_0xe83da0;  alias, 1 drivers
v0xe70910_0 .net "reset", 0 0, v0xe719e0_0;  alias, 1 drivers
v0xe709d0_0 .var "state", 0 0;
E_0xe3a010 .event posedge, v0xe2b3f0_0;
E_0xe39db0 .event anyedge, v0xe709d0_0, v0xe2b6b0_0;
L_0xe73bf0 .concat [ 1 31 0 0], v0xe709d0_0, L_0x7f52fe1bb018;
L_0xe83da0 .cmp/eq 32, L_0xe73bf0, L_0x7f52fe1bb060;
S_0xe70ba0 .scope module, "stim1" "stimulus_gen" 3 137, 3 32 0, S_0xe3c3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xe71840_0 .net "clk", 0 0, v0xe73400_0;  alias, 1 drivers
v0xe71910_0 .var "in", 0 0;
v0xe719e0_0 .var "reset", 0 0;
v0xe71ae0_0 .net "tb_match", 0 0, L_0xe845b0;  alias, 1 drivers
v0xe71b80_0 .var "wavedrom_enable", 0 0;
v0xe71c70_0 .var "wavedrom_title", 511 0;
E_0xe239f0/0 .event negedge, v0xe2b3f0_0;
E_0xe239f0/1 .event posedge, v0xe2b3f0_0;
E_0xe239f0 .event/or E_0xe239f0/0, E_0xe239f0/1;
S_0xe70e40 .scope task, "reset_test" "reset_test" 3 40, 3 40 0, S_0xe70ba0;
 .timescale -12 -12;
v0xe71080_0 .var/2u "arfail", 0 0;
v0xe71160_0 .var "async", 0 0;
v0xe71220_0 .var/2u "datafail", 0 0;
v0xe712c0_0 .var/2u "srfail", 0 0;
E_0xe52e30 .event negedge, v0xe2b3f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe3a010;
    %wait E_0xe3a010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe719e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3a010;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe52e30;
    %load/vec4 v0xe71ae0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe71220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe719e0_0, 0;
    %wait E_0xe3a010;
    %load/vec4 v0xe71ae0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe71080_0, 0, 1;
    %wait E_0xe3a010;
    %load/vec4 v0xe71ae0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe712c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe719e0_0, 0;
    %load/vec4 v0xe712c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 54 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe71080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe71160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe71220_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe71160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 56 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe71380 .scope task, "wavedrom_start" "wavedrom_start" 3 67, 3 67 0, S_0xe70ba0;
 .timescale -12 -12;
v0xe71580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe71660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 70, 3 70 0, S_0xe70ba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe71dd0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xe3c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xe71fb0 .param/l "A" 0 4 8, C4<0>;
P_0xe71ff0 .param/l "B" 0 4 8, C4<1>;
L_0x7f52fe1bb0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe2b320 .functor XNOR 1, v0xe72ad0_0, L_0x7f52fe1bb0a8, C4<0>, C4<0>;
v0xe72260_0 .net/2u *"_ivl_0", 0 0, L_0x7f52fe1bb0a8;  1 drivers
v0xe72360_0 .net *"_ivl_2", 0 0, L_0xe2b320;  1 drivers
L_0x7f52fe1bb0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe72420_0 .net/2u *"_ivl_4", 0 0, L_0x7f52fe1bb0f0;  1 drivers
L_0x7f52fe1bb138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe72510_0 .net/2u *"_ivl_6", 0 0, L_0x7f52fe1bb138;  1 drivers
v0xe725f0_0 .net "clk", 0 0, v0xe73400_0;  alias, 1 drivers
v0xe72730_0 .net "in", 0 0, v0xe71910_0;  alias, 1 drivers
v0xe72820_0 .var "next_state", 0 0;
v0xe728e0_0 .net "out", 0 0, L_0xe84030;  alias, 1 drivers
v0xe729a0_0 .net "reset", 0 0, v0xe719e0_0;  alias, 1 drivers
v0xe72ad0_0 .var "state", 0 0;
E_0xe3a530 .event posedge, v0xe70910_0, v0xe2b3f0_0;
E_0xe72200 .event anyedge, v0xe72ad0_0, v0xe2b6b0_0;
L_0xe84030 .functor MUXZ 1, L_0x7f52fe1bb138, L_0x7f52fe1bb0f0, L_0xe2b320, C4<>;
S_0xe72c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xe3c3c0;
 .timescale -12 -12;
E_0xe72df0 .event anyedge, v0xe73850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe73850_0;
    %nor/r;
    %assign/vec4 v0xe73850_0, 0;
    %wait E_0xe72df0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe70ba0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe719e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %wait E_0xe3a010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe719e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe71160_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe70e40;
    %join;
    %wait E_0xe3a010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe3a010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71910_0, 0;
    %wait E_0xe52e30;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe71660;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe239f0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe71910_0, 0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xe719e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe44ab0;
T_5 ;
Ewait_0 .event/or E_0xe39db0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xe709d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xe2b6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0xe2beb0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xe2b6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0xe2beb0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xe44ab0;
T_6 ;
    %wait E_0xe3a010;
    %load/vec4 v0xe70910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe709d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe2beb0_0;
    %assign/vec4 v0xe709d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe71dd0;
T_7 ;
    %wait E_0xe72200;
    %load/vec4 v0xe72ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe72820_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xe72730_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0xe72820_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xe72730_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0xe72820_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe71dd0;
T_8 ;
    %wait E_0xe3a530;
    %load/vec4 v0xe729a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe72ad0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xe72820_0;
    %assign/vec4 v0xe72ad0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe3c3c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe73400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe73850_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe3c3c0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe73400_0;
    %inv;
    %store/vec4 v0xe73400_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe3c3c0;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe71840_0, v0xe739b0_0, v0xe73400_0, v0xe734a0_0, v0xe73710_0, v0xe73670_0, v0xe73540_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe3c3c0;
T_12 ;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe3c3c0;
T_13 ;
    %wait E_0xe239f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe737b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe737b0_0, 4, 32;
    %load/vec4 v0xe73910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe737b0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe737b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe737b0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe73670_0;
    %load/vec4 v0xe73670_0;
    %load/vec4 v0xe73540_0;
    %xor;
    %load/vec4 v0xe73670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe737b0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe737b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe737b0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm1s/fsm1s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/fsm1s/iter0/response7/top_module.sv";
