<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal </title></head>
<body>
<h1>PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>0F 74 /<em>r</em><sup>1</sup></p>
<p>PCMPEQB <em>mm, mm/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>MMX</td>
<td>Compare packed bytes in <em>mm/m64</em> and <em>mm </em>for equality.</td></tr>
<tr>
<td>
<p>66 0F 74 /<em>r</em></p>
<p>PCMPEQB <em>xmm1</em>, <em>xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed bytes in <em>xmm2/m128</em> and <em>xmm1</em> for equality.</td></tr>
<tr>
<td>
<p>0F 75 /<em>r</em><sup>1</sup></p>
<p>PCMPEQW <em>mm, mm/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>MMX</td>
<td>Compare packed words in <em>mm/m64</em> and <em>mm </em>for equality.</td></tr>
<tr>
<td>
<p>66 0F 75 /<em>r</em></p>
<p>PCMPEQW <em>xmm1</em>, <em>xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed words in <em>xmm2/m128</em> and <em>xmm1</em> for equality.</td></tr>
<tr>
<td>
<p>0F 76 /<em>r</em><sup>1</sup></p>
<p>PCMPEQD <em>mm, mm/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>MMX</td>
<td>Compare packed doublewords in <em>mm/m64</em> and <em>mm</em> for equality.</td></tr>
<tr>
<td>
<p>66 0F 76 /<em>r</em></p>
<p>PCMPEQD <em>xmm1</em>, <em>xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed doublewords in <em>xmm2/m128 </em>and<em> xmm1</em> for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F.WIG 74 /r</p>
<p>VPCMPEQB <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed bytes in <em>xmm3/m128</em> and <em>xmm2</em> for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F.WIG 75 /r</p>
<p>VPCMPEQW <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed words in <em>xmm3/m128</em> and <em>xmm2</em> for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F.WIG 76 /r</p>
<p>VPCMPEQD <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed doublewords in <em>xmm3/m128 </em>and <em>xmm2</em> for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F.WIG 74 /r</p>
<p>VPCMPEQB ymm1, ymm2, ymm3 /m256</p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed bytes in ymm3/m256 and ymm2 for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F.WIG 75 /r</p>
<p>VPCMPEQW <em>ymm1, ymm2, ymm3 /m256</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed words in <em>ymm3/m256</em> and <em>ymm2</em> for equality.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F.WIG 76 /r</p>
<p>VPCMPEQD <em>ymm1, ymm2, ymm3 /m256</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed doublewords in <em>ymm3/m256 </em>and <em>ymm2</em> for equality.</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F.W0 76 /r</p>
<p>VPCMPEQD k1 {k2}, xmm2, xmm3/m128/m32bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>
<p>AVX512V L</p>
<p>AVX512F</p></td>
<td>Compare Equal between int32 vector xmm2 and int32 vector xmm3/m128/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F.W0 76 /r</p>
<p>VPCMPEQD k1 {k2}, ymm2, ymm3/m256/m32bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>
<p>AVX512V L</p>
<p>AVX512F</p></td>
<td>Compare Equal between int32 vector ymm2 and int32 vector ymm3/m256/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F.W0 76 /r</p>
<p>VPCMPEQD k1 {k2}, zmm2, zmm3/m512/m32bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare Equal between int32 vectors in zmm2 and zmm3/m512/m32bcst, and set destination k1 according to the comparison results under writemask k2,</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F.WIG 74 /r</p>
<p>VPCMPEQB k1 {k2}, xmm2, xmm3 /m128</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512V L AVX512B W</td>
<td>Compare packed bytes in xmm3/m128 and xmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr></table>
<table>
<tr>
<td>
<p>EVEX.NDS.256.66.0F.WIG 74 /r</p>
<p>VPCMPEQB k1 {k2}, ymm2, ymm3 /m256</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512V L AVX512B W</td>
<td>Compare packed bytes in ymm3/m256 and ymm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F.WIG 74 /r</p>
<p>VPCMPEQB k1 {k2}, zmm2, zmm3 /m512</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512B W</td>
<td>Compare packed bytes in zmm3/m512 and zmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F.WIG 75 /r</p>
<p>VPCMPEQW k1 {k2}, xmm2, xmm3 /m128</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512V L AVX512B W</td>
<td>Compare packed words in xmm3/m128 and xmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F.WIG 75 /r</p>
<p>VPCMPEQW k1 {k2}, ymm2, ymm3 /m256</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512V L AVX512B W</td>
<td>Compare packed words in ymm3/m256 and ymm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F.WIG 75 /r</p>
<p>VPCMPEQW k1 {k2}, zmm2, zmm3 /m512</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512B W</td>
<td>Compare packed words in zmm3/m512 and zmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td></tr></table>
<p>NOTES:</p>
<p>1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A</em> and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A</em>.</p>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s.</p>
<p>The (V)PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the (V)PCMPEQW instruction compares the corresponding words in the destination and source operands; and the (V)PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.</p>
<p>In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.</p>
<p>128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.</p>
<p>VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<p>EVEX encoded VPCMPEQD: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.</p>
<p>EVEX encoded VPCMPEQB/W: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.</p>
<h2>Operation</h2>
<p><strong>PCMPEQB (with 64-bit operands)</strong></p>
<pre>    IF DEST[7:0] = SRC[7:0]
         THEN DEST[7:0) ← FFH;
         ELSE DEST[7:0] ← 0; FI;
    (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
    IF DEST[63:56] = SRC[63:56]
         THEN DEST[63:56] ← FFH;
         ELSE DEST[63:56] ← 0; FI;</pre>
<p><strong>COMPARE_BYTES_EQUAL (SRC1, SRC2)</strong></p>
<pre>    IF SRC1[7:0] = SRC2[7:0]
    THEN DEST[7:0] (cid:197)FFH;
    ELSE DEST[7:0] (cid:197)0; FI;
(* Continue comparison of 2nd through 15th bytes in SRC1 and SRC2 *)
    IF SRC1[127:120] = SRC2[127:120]
    THEN DEST[127:120] (cid:197)FFH;
    ELSE DEST[127:120] (cid:197)0; FI;</pre>
<p><strong>COMPARE_WORDS_EQUAL (SRC1, SRC2)</strong></p>
<pre>    IF SRC1[15:0] = SRC2[15:0]
    THEN DEST[15:0] (cid:197)FFFFH;
    ELSE DEST[15:0] (cid:197)0; FI;
(* Continue comparison of 2nd through 7th 16-bit words in SRC1 and SRC2 *)
    IF SRC1[127:112] = SRC2[127:112]
    THEN DEST[127:112] (cid:197)FFFFH;
    ELSE DEST[127:112] (cid:197)0; FI;</pre>
<p><strong>COMPARE_DWORDS_EQUAL (SRC1, SRC2)</strong></p>
<pre>    IF SRC1[31:0] = SRC2[31:0]
    THEN DEST[31:0] (cid:197)FFFFFFFFH;
    ELSE DEST[31:0] (cid:197)0; FI;
(* Continue comparison of 2nd through 3rd 32-bit dwords in SRC1 and SRC2 *)
    IF SRC1[127:96] = SRC2[127:96]
    THEN DEST[127:96] (cid:197)FFFFFFFFH;
    ELSE DEST[127:96] (cid:197)0; FI;</pre>
<p><strong>PCMPEQB (with 128-bit operands)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_BYTES_EQUAL(DEST[127:0],SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)</pre>
<p><strong>VPCMPEQB (VEX.128 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] (cid:197) 0</pre>
<p><strong>VPCMPEQB (VEX.256 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] (cid:197)COMPARE_BYTES_EQUAL(SRC1[255:128],SRC2[255:128])
DEST[VLMAX-1:256] (cid:197) 0</pre>
<p><strong>VPCMPEQB (EVEX encoded versions)</strong></p>
<pre>(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 8
    IF k2[j] OR *no writemask*
         THEN
              /* signed comparison */
              CMP (cid:197) SRC1[i+7:i] == SRC2[i+7:i];
              IF CMP = TRUE
                    THEN DEST[j] (cid:197) 1;
                    ELSE DEST[j] (cid:197) 0; FI;
         ELSE
                    DEST[j] (cid:197) 0
                                                    ; zeroing-masking onlyFI;
    FI;
ENDFOR
DEST[MAX_KL-1:KL] (cid:197) 0</pre>
<p><strong>PCMPEQW (with 64-bit operands)</strong></p>
<pre>    IF DEST[15:0] = SRC[15:0]
         THEN DEST[15:0] ← FFFFH;
         ELSE DEST[15:0] ← 0; FI;
    (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
    IF DEST[63:48] = SRC[63:48]
         THEN DEST[63:48] ← FFFFH;
         ELSE DEST[63:48] ← 0; FI;</pre>
<p><strong>PCMPEQW (with 128-bit operands)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_WORDS_EQUAL(DEST[127:0],SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)</pre>
<p><strong>VPCMPEQW (VEX.128 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] (cid:197) 0</pre>
<p><strong>VPCMPEQW (VEX.256 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] (cid:197)COMPARE_WORDS_EQUAL(SRC1[255:128],SRC2[255:128])
DEST[VLMAX-1:256] (cid:197) 0</pre>
<p><strong>VPCMPEQW (EVEX encoded versions)</strong></p>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    IF k2[j] OR *no writemask*
         THEN
              /* signed comparison */
              CMP (cid:197) SRC1[i+15:i] == SRC2[i+15:i];
              IF CMP = TRUE
                    THEN DEST[j] (cid:197) 1;
                    ELSE DEST[j] (cid:197) 0; FI;
         ELSE
                    DEST[j] (cid:197) 0
                                                    ; zeroing-masking onlyFI;
    FI;
ENDFOR
DEST[MAX_KL-1:KL] (cid:197) 0</pre>
<p><strong>PCMPEQD (with 64-bit operands)</strong></p>
<pre>    IF DEST[31:0] = SRC[31:0]
         THEN DEST[31:0] ← FFFFFFFFH;
         ELSE DEST[31:0] ← 0; FI;
    IF DEST[63:32] = SRC[63:32]
         THEN DEST[63:32] ← FFFFFFFFH;
         ELSE DEST[63:32] ← 0; FI;</pre>
<p><strong>PCMPEQD (with 128-bit operands)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_DWORDS_EQUAL(DEST[127:0],SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)</pre>
<p><strong>VPCMPEQD (VEX.128 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] (cid:197) 0</pre>
<p><strong>VPCMPEQD (VEX.256 encoded version)</strong></p>
<pre>DEST[127:0] (cid:197)COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] (cid:197)COMPARE_DWORDS_EQUAL(SRC1[255:128],SRC2[255:128])
DEST[VLMAX-1:256] (cid:197) 0</pre>
<p><strong>VPCMPEQD (EVEX encoded versions)</strong></p>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 32
    IF k2[j] OR *no writemask*
         THEN
              /* signed comparison */
              IF (EVEX.b = 1) AND (SRC2 *is memory*)
                    THEN CMP (cid:197) SRC1[i+31:i] = SRC2[31:0];
                    ELSE CMP (cid:197) SRC1[i+31:i] = SRC2[i+31:i];
              FI;
              IF CMP = TRUE
                    THEN DEST[j] (cid:197) 1;
                    ELSE DEST[j] (cid:197) 0; FI;
         ELSE
                    DEST[j] (cid:197) 0
                                                    ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL] (cid:197) 0</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalents</h2>
<p>VPCMPEQB __mmask64 _mm512_cmpeq_epi8_mask(__m512i a, __m512i b);</p>
<p>VPCMPEQB __mmask64 _mm512_mask_cmpeq_epi8_mask(__mmask64 k, __m512i a, __m512i b);</p>
<p>VPCMPEQB __mmask32 _mm256_cmpeq_epi8_mask(__m256i a, __m256i b);</p>
<p>VPCMPEQB __mmask32 _mm256_mask_cmpeq_epi8_mask(__mmask32 k, __m256i a, __m256i b);</p>
<p>VPCMPEQB __mmask16 _mm_cmpeq_epi8_mask(__m128i a, __m128i b);</p>
<p>VPCMPEQB __mmask16 _mm_mask_cmpeq_epi8_mask(__mmask16 k, __m128i a, __m128i b);</p>
<p>VPCMPEQW __mmask32 _mm512_cmpeq_epi16_mask(__m512i a, __m512i b);</p>
<p>VPCMPEQW __mmask32 _mm512_mask_cmpeq_epi16_mask(__mmask32 k, __m512i a, __m512i b);</p>
<p>VPCMPEQW __mmask16 _mm256_cmpeq_epi16_mask(__m256i a, __m256i b);</p>
<p>VPCMPEQW __mmask16 _mm256_mask_cmpeq_epi16_mask(__mmask16 k, __m256i a, __m256i b);</p>
<p>VPCMPEQW __mmask8 _mm_cmpeq_epi16_mask(__m128i a, __m128i b);</p>
<p>VPCMPEQW __mmask8 _mm_mask_cmpeq_epi16_mask(__mmask8 k, __m128i a, __m128i b);</p>
<p>VPCMPEQD __mmask16 _mm512_cmpeq_epi32_mask( __m512i a, __m512i b);</p>
<p>VPCMPEQD __mmask16 _mm512_mask_cmpeq_epi32_mask(__mmask16 k, __m512i a, __m512i b);</p>
<p>VPCMPEQD __mmask8 _mm256_cmpeq_epi32_mask(__m256i a, __m256i b);</p>
<p>VPCMPEQD __mmask8 _mm256_mask_cmpeq_epi32_mask(__mmask8 k, __m256i a, __m256i b);</p>
<p>VPCMPEQD __mmask8 _mm_cmpeq_epi32_mask(__m128i a, __m128i b);</p>
<p>VPCMPEQD __mmask8 _mm_mask_cmpeq_epi32_mask(__mmask8 k, __m128i a, __m128i b);</p>
<p>PCMPEQB: __m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)</p>
<p>PCMPEQW: __m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)</p>
<p>PCMPEQD: __m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)</p>
<p>(V)PCMPEQB: __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)</p>
<p>(V)PCMPEQW: __m128i _mm_cmpeq_epi16 ( __m128i a, __m128i b)</p>
<p>(V)PCMPEQD: __m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b)</p>
<p>VPCMPEQB:</p>
<p>__m256i _mm256_cmpeq_epi8 ( __m256i a, __m256i b)</p>
<p>VPCMPEQW:</p>
<p>__m256i _mm256_cmpeq_epi16 ( __m256i a, __m256i b)</p>
<p>VPCMPEQD:</p>
<p>__m256i _mm256_cmpeq_epi32 ( __m256i a, __m256i b)</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<p>Non-EVEX-encoded instruction, see Exceptions Type 4.</p>
<table class="exception-table">
<tr>
<td>EVEX-encoded VPCMPEQD, see Exceptions Type E4.</td></tr>
<tr>
<td>EVEX-encoded VPCMPEQB/W, see Exceptions Type E4.nb.</td></tr></table></body></html>