#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f90424064c0 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v0x7f9042406620_0 .var "clk", 0 0;
    .scope S_0x7f90424064c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9042406620_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f90424064c0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7f9042406620_0;
    %inv;
    %store/vec4 v0x7f9042406620_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f90424064c0;
T_2 ;
    %delay 200, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f90424064c0;
T_3 ;
    %vpi_call 2 16 "$monitor", $time, " clk = %d", v0x7f9042406620_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Test.v";
