WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500047 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000047 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7544637 heartbeat IPC: 3.93 cumulative IPC: 3.862 (Simulation time: 00 hr 00 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 10123508 heartbeat IPC: 3.878 cumulative IPC: 3.873 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 12702243 heartbeat IPC: 3.878 cumulative IPC: 3.875 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 15280793 heartbeat IPC: 3.878 cumulative IPC: 3.876 (Simulation time: 00 hr 01 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 17859526 heartbeat IPC: 3.878 cumulative IPC: 3.876 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 20438259 heartbeat IPC: 3.878 cumulative IPC: 3.876 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 23016807 heartbeat IPC: 3.878 cumulative IPC: 3.877 (Simulation time: 00 hr 02 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 25595526 heartbeat IPC: 3.878 cumulative IPC: 3.877 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 28174262 heartbeat IPC: 3.878 cumulative IPC: 3.877 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 30752809 heartbeat IPC: 3.878 cumulative IPC: 3.877 (Simulation time: 00 hr 03 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_9.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 25790913 cumulative IPC: 3.877 (Simulation time: 00 hr 03 min 52 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 25790913 cumulative IPC: 3.877 (Simulation time: 00 hr 03 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_9.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.877 instructions: 100000001 cycles: 25790913
CPU 0 Branch Prediction Accuracy: 99.7% MPKI: 0.348 Average ROB Occupancy at Mispredict: 346.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00118
BRANCH_CONDITIONAL: 0.347
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   16455185 HIT:   11658076 MISS:    4797109
L1D LOAD         ACCESS:   16417978 HIT:   11630057 MISS:    4787921
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:      37204 HIT:      28019 MISS:       9185
L1D TRANSLATION  ACCESS:          3 HIT:          0 MISS:          3
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 0.2951 cycles
L1I TOTAL        ACCESS:       2404 HIT:       2349 MISS:         55
L1I LOAD         ACCESS:       2404 HIT:       2349 MISS:         55
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.691 cycles
L2C TOTAL        ACCESS:     993212 HIT:     992918 MISS:        294
L2C LOAD         ACCESS:     983670 HIT:     983386 MISS:        284
L2C RFO          ACCESS:       4375 HIT:       4367 MISS:          8
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:       5164 HIT:       5162 MISS:          2
L2C TRANSLATION  ACCESS:          3 HIT:          3 MISS:          0
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 138 cycles
LLC TOTAL        ACCESS:        301 HIT:         82 MISS:        219
LLC LOAD         ACCESS:        284 HIT:         67 MISS:        217
LLC RFO          ACCESS:          8 HIT:          6 MISS:          2
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          9 HIT:          9 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 157.6 cycles
cpu0_DTLB TOTAL        ACCESS:   14544287 HIT:   14318823 MISS:     225464
cpu0_DTLB LOAD         ACCESS:   14544287 HIT:   14318823 MISS:     225464
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0.447 cycles
cpu0_ITLB TOTAL        ACCESS:       2086 HIT:       1818 MISS:        268
cpu0_ITLB LOAD         ACCESS:       2086 HIT:       1818 MISS:        268
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.687 cycles
cpu0_STLB TOTAL        ACCESS:      51555 HIT:      51552 MISS:          3
cpu0_STLB LOAD         ACCESS:      51555 HIT:      51552 MISS:          3
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 217 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:        204
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
