Synthesizing design: mix_columns.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { mix_columns.sv}
Running PRESTO HDLC
Compiling source file ./source/mix_columns.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate mix_columns -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mix_columns'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 5.0
Warning: Can't find object 'clk' in design 'mix_columns'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================


Information: There are 129 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mix_columns'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'mix_columns' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
    0:00:00       0.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/mix_columns.rep
report_area >> reports/mix_columns.rep
report_power -hier >> reports/mix_columns.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/mix_columns.v"
Writing verilog file '/home/ecegrid/a/mg85/ece337/337Project/mapped/mix_columns.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue Apr 18 00:55:10 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    129
    Unconnected ports (LINT-28)                                     1
    Feedthrough (LINT-29)                                         128
--------------------------------------------------------------------------------

Warning: In design 'mix_columns', port 'i_mode' is not connected to any nets. (LINT-28)
Warning: In design 'mix_columns', input port 'i_data[127]' is connected directly to output port 'o_data[127]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[126]' is connected directly to output port 'o_data[126]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[125]' is connected directly to output port 'o_data[125]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[124]' is connected directly to output port 'o_data[124]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[123]' is connected directly to output port 'o_data[123]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[122]' is connected directly to output port 'o_data[122]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[121]' is connected directly to output port 'o_data[121]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[120]' is connected directly to output port 'o_data[120]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[119]' is connected directly to output port 'o_data[119]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[118]' is connected directly to output port 'o_data[118]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[117]' is connected directly to output port 'o_data[117]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[116]' is connected directly to output port 'o_data[116]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[115]' is connected directly to output port 'o_data[115]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[114]' is connected directly to output port 'o_data[114]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[113]' is connected directly to output port 'o_data[113]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[112]' is connected directly to output port 'o_data[112]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[111]' is connected directly to output port 'o_data[111]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[110]' is connected directly to output port 'o_data[110]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[109]' is connected directly to output port 'o_data[109]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[108]' is connected directly to output port 'o_data[108]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[107]' is connected directly to output port 'o_data[107]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[106]' is connected directly to output port 'o_data[106]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[105]' is connected directly to output port 'o_data[105]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[104]' is connected directly to output port 'o_data[104]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[103]' is connected directly to output port 'o_data[103]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[102]' is connected directly to output port 'o_data[102]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[101]' is connected directly to output port 'o_data[101]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[100]' is connected directly to output port 'o_data[100]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[99]' is connected directly to output port 'o_data[99]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[98]' is connected directly to output port 'o_data[98]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[97]' is connected directly to output port 'o_data[97]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[96]' is connected directly to output port 'o_data[96]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[95]' is connected directly to output port 'o_data[95]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[94]' is connected directly to output port 'o_data[94]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[93]' is connected directly to output port 'o_data[93]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[92]' is connected directly to output port 'o_data[92]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[91]' is connected directly to output port 'o_data[91]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[90]' is connected directly to output port 'o_data[90]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[89]' is connected directly to output port 'o_data[89]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[88]' is connected directly to output port 'o_data[88]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[87]' is connected directly to output port 'o_data[87]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[86]' is connected directly to output port 'o_data[86]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[85]' is connected directly to output port 'o_data[85]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[84]' is connected directly to output port 'o_data[84]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[83]' is connected directly to output port 'o_data[83]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[82]' is connected directly to output port 'o_data[82]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[81]' is connected directly to output port 'o_data[81]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[80]' is connected directly to output port 'o_data[80]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[79]' is connected directly to output port 'o_data[79]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[78]' is connected directly to output port 'o_data[78]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[77]' is connected directly to output port 'o_data[77]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[76]' is connected directly to output port 'o_data[76]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[75]' is connected directly to output port 'o_data[75]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[74]' is connected directly to output port 'o_data[74]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[73]' is connected directly to output port 'o_data[73]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[72]' is connected directly to output port 'o_data[72]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[71]' is connected directly to output port 'o_data[71]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[70]' is connected directly to output port 'o_data[70]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[69]' is connected directly to output port 'o_data[69]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[68]' is connected directly to output port 'o_data[68]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[67]' is connected directly to output port 'o_data[67]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[66]' is connected directly to output port 'o_data[66]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[65]' is connected directly to output port 'o_data[65]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[64]' is connected directly to output port 'o_data[64]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[63]' is connected directly to output port 'o_data[63]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[62]' is connected directly to output port 'o_data[62]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[61]' is connected directly to output port 'o_data[61]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[60]' is connected directly to output port 'o_data[60]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[59]' is connected directly to output port 'o_data[59]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[58]' is connected directly to output port 'o_data[58]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[57]' is connected directly to output port 'o_data[57]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[56]' is connected directly to output port 'o_data[56]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[55]' is connected directly to output port 'o_data[55]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[54]' is connected directly to output port 'o_data[54]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[53]' is connected directly to output port 'o_data[53]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[52]' is connected directly to output port 'o_data[52]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[51]' is connected directly to output port 'o_data[51]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[50]' is connected directly to output port 'o_data[50]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[49]' is connected directly to output port 'o_data[49]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[48]' is connected directly to output port 'o_data[48]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[47]' is connected directly to output port 'o_data[47]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[46]' is connected directly to output port 'o_data[46]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[45]' is connected directly to output port 'o_data[45]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[44]' is connected directly to output port 'o_data[44]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[43]' is connected directly to output port 'o_data[43]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[42]' is connected directly to output port 'o_data[42]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[41]' is connected directly to output port 'o_data[41]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[40]' is connected directly to output port 'o_data[40]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[39]' is connected directly to output port 'o_data[39]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[38]' is connected directly to output port 'o_data[38]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[37]' is connected directly to output port 'o_data[37]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[36]' is connected directly to output port 'o_data[36]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[35]' is connected directly to output port 'o_data[35]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[34]' is connected directly to output port 'o_data[34]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[33]' is connected directly to output port 'o_data[33]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[32]' is connected directly to output port 'o_data[32]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[31]' is connected directly to output port 'o_data[31]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[30]' is connected directly to output port 'o_data[30]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[29]' is connected directly to output port 'o_data[29]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[28]' is connected directly to output port 'o_data[28]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[27]' is connected directly to output port 'o_data[27]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[26]' is connected directly to output port 'o_data[26]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[25]' is connected directly to output port 'o_data[25]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[24]' is connected directly to output port 'o_data[24]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[23]' is connected directly to output port 'o_data[23]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[22]' is connected directly to output port 'o_data[22]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[21]' is connected directly to output port 'o_data[21]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[20]' is connected directly to output port 'o_data[20]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[19]' is connected directly to output port 'o_data[19]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[18]' is connected directly to output port 'o_data[18]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[17]' is connected directly to output port 'o_data[17]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[16]' is connected directly to output port 'o_data[16]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[15]' is connected directly to output port 'o_data[15]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[14]' is connected directly to output port 'o_data[14]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[13]' is connected directly to output port 'o_data[13]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[12]' is connected directly to output port 'o_data[12]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[11]' is connected directly to output port 'o_data[11]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[10]' is connected directly to output port 'o_data[10]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[9]' is connected directly to output port 'o_data[9]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[8]' is connected directly to output port 'o_data[8]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[7]' is connected directly to output port 'o_data[7]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[6]' is connected directly to output port 'o_data[6]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[5]' is connected directly to output port 'o_data[5]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[4]' is connected directly to output port 'o_data[4]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[3]' is connected directly to output port 'o_data[3]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[2]' is connected directly to output port 'o_data[2]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[1]' is connected directly to output port 'o_data[1]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[0]' is connected directly to output port 'o_data[0]'. (LINT-29)
quit

Thank you...
Done


