// Seed: 220698068
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7
);
  always @(posedge 1 - id_7 or negedge id_7) id_5 <= id_1;
  type_9(
      1'b0, 1'd0
  );
endmodule
