

#ifndef KS32_IO_H
#define KS32_IO_H

      
/* ///////////////////////////////////////////////////////
 * This file has been generated by the KS32 code generation module
 * Creation time     : domingo, 15 de janeiro de 2023 19:11:36
 * Modification count: 1214
 * Database name     : C:\PROGRA~1\MBDS_V~1\MBRT\eBSG_EVO_BTMS\database\MasterDB.mdb
 * Baseline Version  : 8.27.01.01
 * CodeGen GenDate   : ter?a-feira, 13 de setembro de 2022 14:08:42
 * /////////////////////////////////////////////////////// */

   

#include "cdef.h"                      /* General definitions and types */
#include "piacc_c1.h"

/* Defines for resolving signal macros generated by logiCAD */
    
         
typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_02_000035;
   bool boIN_DigitalInputs_IN_DIG_10_000096;
   bool boIN_DigitalInputs_IN_DIG_17_000016;
   bool boIN_DigitalInputs_IN_DIG_26_000034;
   bool boIN_DigitalInputs_IN_DIG_35_000058;
   bool boIN_DigitalInputs_IN_DIG_36_000060;
   bool boIN_DigitalInputs_IN_DIG_40_000068;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk0;

typedef struct
{
   uint16 u16IN_NVM_Parameter_ModelHoldMinTimeAfterPOR_002693;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk0;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk0 CGEN_stNVMPAR_DevId581_C00_Data_InTsk0;
} CGEN_tstNVMPAR_DevId581_C0_InTsk0;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk0 CGEN_stINDIG_DevId562_C00_Data_InTsk0;
} CGEN_tstINDIG_DevId562_C0_InTsk0;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk0 CGEN_stNVMPAR_DevId581_C0_InTsk0;
} CGEN_tstNVM_DevId579_C0_InTsk0;

typedef struct
{
   CGEN_tstINDIG_DevId562_C0_InTsk0 CGEN_stINDIG_DevId562_C0_InTsk0;
   CGEN_tstNVM_DevId579_C0_InTsk0 CGEN_stNVM_DevId579_C0_InTsk0;
} CGEN_tstInTsk0;

typedef struct
{
   bool boOUT_ModelControl_ModelHold_000001;
} CGEN_tstMTHD_DevId576_C00_Data_OutTsk0;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk0;

typedef struct
{
   CGEN_tstMTHD_DevId576_C00_Data_OutTsk0 CGEN_stMTHD_DevId576_C00_Data_OutTsk0;
} CGEN_tstMTHD_DevId576_C0_OutTsk0;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk0 CGEN_stRAMD_DevId583_C00_Data_OutTsk0;
} CGEN_tstRAMD_DevId583_C0_OutTsk0;

typedef struct
{
   CGEN_tstMTHD_DevId576_C0_OutTsk0 CGEN_stMTHD_DevId576_C0_OutTsk0;
   CGEN_tstRAMD_DevId583_C0_OutTsk0 CGEN_stRAMD_DevId583_C0_OutTsk0;
} CGEN_tstOutTsk0;

         extern CGEN_tstOutTsk0 CGEN_stOutTsk0;

         extern CGEN_tstInTsk0 CGEN_stInTsk0;

         
typedef struct
{
   uint16 u16IN_DEMDiagnosticEventManager_DeviceState_002238;
} CGEN_tstDEMD_DevId558_C00_Data_InTsk1;

typedef struct
{
   bool boIN_DM1_10_Filter_boFilter1_002234;
} CGEN_tstDTCF_DevId734_C20_Data_InTsk1;

typedef struct
{
   uint16 u16IN_PCAN_DM1_10_MessageState_002228;
   bool boIN_PCAN_DM1_10_AmberWarningLamp_002233;
   uint8 u8IN_PCAN_DM1_10_AmberWarningLampFlash_002232;
   bool boIN_PCAN_DM1_10_MalfunctionIndicatorLamp_002231;
   uint8 u8IN_PCAN_DM1_10_MalfunctionIndicatorLampFlash_002230;
   bool boIN_PCAN_DM1_10_ProtectLamp_002227;
   uint8 u8IN_PCAN_DM1_10_ProtectLampFlash_002226;
   bool boIN_PCAN_DM1_10_RedStopLamp_002225;
   uint8 u8IN_PCAN_DM1_10_RedStopLampFlash_002224;
} CGEN_tstDM1RX_DevId733_C20_Data_InTsk1;

typedef struct
{
   CGEN_tstDTCF_DevId734_C20_Data_InTsk1 CGEN_stDTCF_DevId734_C20_Data_InTsk1;
} CGEN_tstDTCF_DevId734_C2_InTsk1;

typedef struct
{
   CGEN_tstDTCF_DevId734_C2_InTsk1 CGEN_stDTCF_DevId734_C2_InTsk1;
   CGEN_tstDM1RX_DevId733_C20_Data_InTsk1 CGEN_stDM1RX_DevId733_C20_Data_InTsk1;
} CGEN_tstDM1RX_DevId733_C2_InTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C00_Data_InTsk1 CGEN_stDEMD_DevId558_C00_Data_InTsk1;
} CGEN_tstDEMD_DevId558_C0_InTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C2_InTsk1 CGEN_stDM1RX_DevId733_C2_InTsk1;
} CGEN_tstCANCH_DevId650_C2_InTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C0_InTsk1 CGEN_stDEMD_DevId558_C0_InTsk1;
   CGEN_tstCANCH_DevId650_C2_InTsk1 CGEN_stCANCH_DevId650_C2_InTsk1;
} CGEN_tstInTsk1;

typedef struct
{
   uint8 u8OUT_DEMDiagnosticEventManager_DEMList_DTC_01_002237;
} CGEN_tstDEM_DevId559_C00_Data_OutTsk1;

typedef struct
{
   uint32 u32OUT_DEMDiagnosticEventManager_DateAndTime_002242;
   uint32 u32OUT_DEMDiagnosticEventManager_Distance_002243;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame1_002241;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame10_002270;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame2_002253;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame3_002254;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame4_002255;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame5_002256;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame6_002266;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame7_002267;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame8_002268;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame9_002269;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition00_002239;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition01_002245;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition02_002246;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition03_002247;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition04_002248;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition05_002249;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition06_002250;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition07_002251;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition08_002252;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition09_002244;
   bool boOUT_DEMDiagnosticEventManager_OperationCycle_002235;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition00_002240;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition01_002258;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition02_002259;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition03_002260;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition04_002261;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition05_002262;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition06_002263;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition07_002264;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition08_002265;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition09_002257;
} CGEN_tstDEMD_DevId558_C00_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000501_MessageEnable_001327;
} CGEN_tstGWTCBD_DevId750_C01_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000502_MessageEnable_001328;
} CGEN_tstGWTCBD_DevId750_C02_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000503_MessageEnable_001329;
} CGEN_tstGWTCBD_DevId750_C03_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000504_MessageEnable_001330;
} CGEN_tstGWTCBD_DevId750_C04_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000FF1_MessageEnable_001331;
} CGEN_tstGWTCBD_DevId750_C05_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DA17F0_MessageEnable_001332;
} CGEN_tstGWTCBD_DevId750_C06_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DA17F1_MessageEnable_001333;
} CGEN_tstGWTCBD_DevId750_C07_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DAE1F1_MessageEnable_001334;
} CGEN_tstGWTCBD_DevId750_C08_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_MessageForwardingEnable_001337;
} CGEN_tstCANCH_DevId660_C00_Data_OutTsk1;

typedef struct
{
   bool boOUT_ACAN_GW_18DAF1E1_MessageEnable_002357;
} CGEN_tstGWTCBD_DevId817_C10_Data_OutTsk1;

typedef struct
{
   bool boOUT_ACAN_MessageForwardingEnable_002356;
} CGEN_tstCANCH_DevId617_C10_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_DM1_10_MessageEnable_002229;
} CGEN_tstDM1RX_DevId733_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_GenericDM1TxMessage_DeviceEnable_002236;
} CGEN_tstDM1TXB_DevId735_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_GW_00000FF3_MessageEnable_001348;
} CGEN_tstGWTCBD_DevId818_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_MessageForwardingEnable_001347;
} CGEN_tstCANCH_DevId650_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_00000600_MessageEnable_001343;
} CGEN_tstGWTCBD_DevId744_C30_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_00000FF4_MessageEnable_001344;
} CGEN_tstGWTCBD_DevId744_C31_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_18DAF017_MessageEnable_001345;
} CGEN_tstGWTCBD_DevId744_C32_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_18DAF117_MessageEnable_001346;
} CGEN_tstGWTCBD_DevId744_C33_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_MessageForwardingEnable_001342;
} CGEN_tstCANCH_DevId599_C30_Data_OutTsk1;

typedef struct
{
   bool boOUT_FMSCAN_GW_00000FF5_MessageEnable_001339;
} CGEN_tstGWTCBD_DevId729_C40_Data_OutTsk1;

typedef struct
{
   bool boOUT_FMSCAN_MessageForwardingEnable_001336;
} CGEN_tstCANCH_DevId640_C40_Data_OutTsk1;

typedef struct
{
   bool boOUT_DRCAN_GW_00000FF6_MessageEnable_001338;
} CGEN_tstGWTCBD_DevId711_C50_Data_OutTsk1;

typedef struct
{
   bool boOUT_DRCAN_MessageForwardingEnable_001335;
} CGEN_tstCANCH_DevId521_C50_Data_OutTsk1;

typedef struct
{
   bool boOUT_HCAN_GW_00000FF7_MessageEnable_001341;
} CGEN_tstGWTCBD_DevId720_C60_Data_OutTsk1;

typedef struct
{
   bool boOUT_HCAN_MessageForwardingEnable_001340;
} CGEN_tstCANCH_DevId630_C60_Data_OutTsk1;

typedef struct
{
   CGEN_tstDEM_DevId559_C00_Data_OutTsk1 CGEN_stDEM_DevId559_C00_Data_OutTsk1;
} CGEN_tstDEM_DevId559_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId750_C01_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C01_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C02_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C02_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C03_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C03_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C04_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C04_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C05_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C05_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C06_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C06_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C07_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C07_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C08_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C08_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId750_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId817_C10_Data_OutTsk1 CGEN_stGWTCBD_DevId817_C10_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId817_C1_OutTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C20_Data_OutTsk1 CGEN_stDM1RX_DevId733_C20_Data_OutTsk1;
} CGEN_tstDM1RX_DevId733_C2_OutTsk1;

typedef struct
{
   CGEN_tstDM1TXB_DevId735_C20_Data_OutTsk1 CGEN_stDM1TXB_DevId735_C20_Data_OutTsk1;
} CGEN_tstDM1TXB_DevId735_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId818_C20_Data_OutTsk1 CGEN_stGWTCBD_DevId818_C20_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId818_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId744_C30_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C30_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C31_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C31_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C32_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C32_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C33_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C33_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId744_C3_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId729_C40_Data_OutTsk1 CGEN_stGWTCBD_DevId729_C40_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId729_C4_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId711_C50_Data_OutTsk1 CGEN_stGWTCBD_DevId711_C50_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId711_C5_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId720_C60_Data_OutTsk1 CGEN_stGWTCBD_DevId720_C60_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId720_C6_OutTsk1;

typedef struct
{
   CGEN_tstDEM_DevId559_C0_OutTsk1 CGEN_stDEM_DevId559_C0_OutTsk1;
   CGEN_tstDEMD_DevId558_C00_Data_OutTsk1 CGEN_stDEMD_DevId558_C00_Data_OutTsk1;
} CGEN_tstDEMD_DevId558_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId750_C0_OutTsk1 CGEN_stGWTCBD_DevId750_C0_OutTsk1;
   CGEN_tstCANCH_DevId660_C00_Data_OutTsk1 CGEN_stCANCH_DevId660_C00_Data_OutTsk1;
} CGEN_tstCANCH_DevId660_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId817_C1_OutTsk1 CGEN_stGWTCBD_DevId817_C1_OutTsk1;
   CGEN_tstCANCH_DevId617_C10_Data_OutTsk1 CGEN_stCANCH_DevId617_C10_Data_OutTsk1;
} CGEN_tstCANCH_DevId617_C1_OutTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C2_OutTsk1 CGEN_stDM1RX_DevId733_C2_OutTsk1;
   CGEN_tstDM1TXB_DevId735_C2_OutTsk1 CGEN_stDM1TXB_DevId735_C2_OutTsk1;
   CGEN_tstGWTCBD_DevId818_C2_OutTsk1 CGEN_stGWTCBD_DevId818_C2_OutTsk1;
   CGEN_tstCANCH_DevId650_C20_Data_OutTsk1 CGEN_stCANCH_DevId650_C20_Data_OutTsk1;
} CGEN_tstCANCH_DevId650_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId744_C3_OutTsk1 CGEN_stGWTCBD_DevId744_C3_OutTsk1;
   CGEN_tstCANCH_DevId599_C30_Data_OutTsk1 CGEN_stCANCH_DevId599_C30_Data_OutTsk1;
} CGEN_tstCANCH_DevId599_C3_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId729_C4_OutTsk1 CGEN_stGWTCBD_DevId729_C4_OutTsk1;
   CGEN_tstCANCH_DevId640_C40_Data_OutTsk1 CGEN_stCANCH_DevId640_C40_Data_OutTsk1;
} CGEN_tstCANCH_DevId640_C4_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId711_C5_OutTsk1 CGEN_stGWTCBD_DevId711_C5_OutTsk1;
   CGEN_tstCANCH_DevId521_C50_Data_OutTsk1 CGEN_stCANCH_DevId521_C50_Data_OutTsk1;
} CGEN_tstCANCH_DevId521_C5_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId720_C6_OutTsk1 CGEN_stGWTCBD_DevId720_C6_OutTsk1;
   CGEN_tstCANCH_DevId630_C60_Data_OutTsk1 CGEN_stCANCH_DevId630_C60_Data_OutTsk1;
} CGEN_tstCANCH_DevId630_C6_OutTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C0_OutTsk1 CGEN_stDEMD_DevId558_C0_OutTsk1;
   CGEN_tstCANCH_DevId660_C0_OutTsk1 CGEN_stCANCH_DevId660_C0_OutTsk1;
   CGEN_tstCANCH_DevId617_C1_OutTsk1 CGEN_stCANCH_DevId617_C1_OutTsk1;
   CGEN_tstCANCH_DevId650_C2_OutTsk1 CGEN_stCANCH_DevId650_C2_OutTsk1;
   CGEN_tstCANCH_DevId599_C3_OutTsk1 CGEN_stCANCH_DevId599_C3_OutTsk1;
   CGEN_tstCANCH_DevId640_C4_OutTsk1 CGEN_stCANCH_DevId640_C4_OutTsk1;
   CGEN_tstCANCH_DevId521_C5_OutTsk1 CGEN_stCANCH_DevId521_C5_OutTsk1;
   CGEN_tstCANCH_DevId630_C6_OutTsk1 CGEN_stCANCH_DevId630_C6_OutTsk1;
} CGEN_tstOutTsk1;

         extern CGEN_tstOutTsk1 CGEN_stOutTsk1;

         extern CGEN_tstInTsk1 CGEN_stInTsk1;

         
typedef struct
{
   uint32 u32IN_AnalogInputsPWR_IN_PWR_000721;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G1_000723;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G2_000725;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G3_000733;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G4_000727;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G5_000729;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G7_000731;
} CGEN_tstINANA_DevId520_C00_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputs_IN_ANA_01_000634;
   uint32 u32IN_AnalogInputs_IN_ANA_02_000625;
   uint32 u32IN_AnalogInputs_IN_ANA_03_000627;
   uint32 u32IN_AnalogInputs_IN_ANA_04_000629;
   uint32 u32IN_AnalogInputs_IN_ANA_05_000631;
   uint32 u32IN_AnalogInputs_IN_ANA_06_000633;
   uint32 u32IN_AnalogInputs_IN_ANA_07_000637;
   uint32 u32IN_AnalogInputs_IN_ANA_08_SEL1_000639;
   uint32 u32IN_AnalogInputs_IN_ANA_08_SEL2_002274;
   uint32 u32IN_AnalogInputs_IN_ANA_09_SEL1_000641;
   uint32 u32IN_AnalogInputs_IN_ANA_09_SEL2_002276;
   uint32 u32IN_AnalogInputs_IN_ANA_10_SEL1_000643;
   uint32 u32IN_AnalogInputs_IN_ANA_10_SEL2_002278;
   uint32 u32IN_AnalogInputs_IN_ANA_11_SEL1_000645;
   uint32 u32IN_AnalogInputs_IN_ANA_11_SEL2_002280;
} CGEN_tstINANA_DevId786_C10_Data_InTsk2;

typedef struct
{
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_01_000744;
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_02_000746;
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_03_000748;
} CGEN_tstINANA_DevId785_C20_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputsCoolant_IN_ANA_12_000692;
   uint32 u32IN_AnalogInputsCoolant_IN_ANA_13_000694;
} CGEN_tstINANA_DevId798_C30_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_000696;
   uint32 u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_000698;
} CGEN_tstINANA_DevId799_C40_Data_InTsk2;

typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_01_000004;
   bool boIN_DigitalInputs_IN_DIG_02_000035;
   bool boIN_DigitalInputs_IN_DIG_03_000037;
   bool boIN_DigitalInputs_IN_DIG_04_000039;
   bool boIN_DigitalInputs_IN_DIG_05_000087;
   bool boIN_DigitalInputs_IN_DIG_06_000092;
   bool boIN_DigitalInputs_IN_DIG_07_000006;
   bool boIN_DigitalInputs_IN_DIG_08_000007;
   bool boIN_DigitalInputs_IN_DIG_09_000094;
   bool boIN_DigitalInputs_IN_DIG_10_000096;
   bool boIN_DigitalInputs_IN_DIG_11_000098;
   bool boIN_DigitalInputs_IN_DIG_12_000100;
   bool boIN_DigitalInputs_IN_DIG_13_000008;
   bool boIN_DigitalInputs_IN_DIG_14_000010;
   bool boIN_DigitalInputs_IN_DIG_15_000012;
   bool boIN_DigitalInputs_IN_DIG_16_000014;
   bool boIN_DigitalInputs_IN_DIG_17_000016;
   bool boIN_DigitalInputs_IN_DIG_18_000018;
   bool boIN_DigitalInputs_IN_DIG_19_000020;
   bool boIN_DigitalInputs_IN_DIG_20_000022;
   bool boIN_DigitalInputs_IN_DIG_21_000024;
   bool boIN_DigitalInputs_IN_DIG_22_000026;
   bool boIN_DigitalInputs_IN_DIG_23_000028;
   bool boIN_DigitalInputs_IN_DIG_24_000030;
   bool boIN_DigitalInputs_IN_DIG_25_000032;
   bool boIN_DigitalInputs_IN_DIG_26_000034;
   bool boIN_DigitalInputs_IN_DIG_27_000042;
   bool boIN_DigitalInputs_IN_DIG_28_000044;
   bool boIN_DigitalInputs_IN_DIG_29_000046;
   bool boIN_DigitalInputs_IN_DIG_30_000048;
   bool boIN_DigitalInputs_IN_DIG_31_000050;
   bool boIN_DigitalInputs_IN_DIG_32_000052;
   bool boIN_DigitalInputs_IN_DIG_33_000054;
   bool boIN_DigitalInputs_IN_DIG_34_000056;
   bool boIN_DigitalInputs_IN_DIG_35_000058;
   bool boIN_DigitalInputs_IN_DIG_36_000060;
   bool boIN_DigitalInputs_IN_DIG_37_000062;
   bool boIN_DigitalInputs_IN_DIG_38_000064;
   bool boIN_DigitalInputs_IN_DIG_39_000066;
   bool boIN_DigitalInputs_IN_DIG_40_000068;
   bool boIN_DigitalInputs_IN_DIG_41_000070;
   bool boIN_DigitalInputs_IN_DIG_42_000072;
   bool boIN_DigitalInputs_IN_DIG_43_000074;
   bool boIN_DigitalInputs_IN_DIG_44_000076;
   bool boIN_DigitalInputs_IN_DIG_45_000078;
   bool boIN_DigitalInputs_IN_DIG_46_000080;
   bool boIN_DigitalInputs_IN_DIG_48_000082;
   bool boIN_DigitalInputs_IN_DIG_49_000084;
   bool boIN_DigitalInputs_IN_DIG_50_000086;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_000306;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_002208;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_02_SENSE_000251;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_03_SENSE_000254;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_000257;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_002210;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_05_SENSE_000260;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_000263;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_002202;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_000290;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_002204;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_000299;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_002206;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_09_SENSE_000267;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_10_SENSE_000270;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_11_SENSE_000273;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_000285;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_002212;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_000328;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_002214;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_000335;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_002216;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_000345;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_002218;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_16_SENSE_000276;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_17_SENSE_000279;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_19_SENSE_000311;
   bool boIN_DigitalOutputsSTATIC_OUT_01_TD_000314;
   bool boIN_DigitalOutputsSTATIC_OUT_04_TD_000318;
   bool boIN_DigitalOutputsSTATIC_OUT_06_TD_000286;
   bool boIN_DigitalOutputsSTATIC_OUT_07_TD_000293;
   bool boIN_DigitalOutputsSTATIC_OUT_08_TD_000302;
   bool boIN_DigitalOutputsSTATIC_OUT_12_TD_000324;
   bool boIN_DigitalOutputsSTATIC_OUT_13_TD_000331;
   bool boIN_DigitalOutputsSTATIC_OUT_14_TD_000338;
   bool boIN_DigitalOutputsSTATIC_OUT_15_TD_000348;
} CGEN_tstOUTDIG_DevId563_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_DigitalOutputPWM_OUT_18_SENSE_002284;
   uint16 u16IN_DigitalOutputPWM_OUT_20_SENSE_000780;
   uint16 u16IN_DigitalOutputPWM_OUT_20_SENSE_PULSE_002220;
   uint16 u16IN_DigitalOutputPWM_OUT_21_SENSE_000788;
   uint16 u16IN_DigitalOutputPWM_OUT_21_SENSE_PULSE_002222;
   uint16 u16IN_DigitalOutputPWM_OUT_22_SENSE_000768;
   uint16 u16IN_DigitalOutputPWM_OUT_23_SENSE_000771;
   uint16 u16IN_DigitalOutputPWM_OUT_24_SENSE_000774;
   uint16 u16IN_DigitalOutputPWM_OUT_25_SENSE_000777;
   uint16 u16IN_DigitalOutputPWM_OUT_26_SENSE_000795;
   uint16 u16IN_DigitalOutputPWM_OUT_27_SENSE_000798;
   bool boIN_DigitalOutputPWM_OUT_20_TD_000783;
   bool boIN_DigitalOutputPWM_OUT_21_TD_000791;
} CGEN_tstOUTDIG_DevId592_C10_Data_InTsk2;

typedef struct
{
   uint16 u16IN_NVM_Parameter_BlinkSourcePeriod_002687;
   uint8 u8IN_NVM_Parameter_TrailerDetectionTime_002695;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageState_002168;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_08_SWT1_002163;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_09_SWT1_002164;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_10_SWT1_002165;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_11_SWT1_002166;
} CGEN_tstCDYRXB_DevId736_C20_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageState_001717;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_20_PWM_Ctrl_001711;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_21_PWM_Ctrl_001710;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_22_PWM_Ctrl_001709;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_23_PWM_Ctrl_001708;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_24_PWM_Ctrl_001707;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_25_PWM_Ctrl_001706;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_26_PWM_Ctrl_001705;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_27_PWM_Ctrl_001704;
} CGEN_tstCDYRXB_DevId736_C21_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_Out_Ctrl_MessageState_001715;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_01_Ctrl_001703;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_02_Ctrl_001702;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_001701;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_001700;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_05_Ctrl_001699;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_06_Ctrl_001698;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_07_Ctrl_001697;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_08_Ctrl_001696;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_09_Ctrl_001695;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_10_Ctrl_001694;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_001693;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_001692;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_001691;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_001690;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_001689;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_001688;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_001687;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_18_PWM_Ctrl_002295;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_001685;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_001684;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_02_Ctrl_001683;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_03_Ctrl_001682;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002686;
} CGEN_tstCDYRXB_DevId736_C22_Data_InTsk2;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk2 CGEN_stNVMPAR_DevId581_C00_Data_InTsk2;
} CGEN_tstNVMPAR_DevId581_C0_InTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C20_Data_InTsk2 CGEN_stCDYRXB_DevId736_C20_Data_InTsk2;
   CGEN_tstCDYRXB_DevId736_C21_Data_InTsk2 CGEN_stCDYRXB_DevId736_C21_Data_InTsk2;
   CGEN_tstCDYRXB_DevId736_C22_Data_InTsk2 CGEN_stCDYRXB_DevId736_C22_Data_InTsk2;
} CGEN_tstCDYRXB_DevId736_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_InTsk2 CGEN_stINANA_DevId520_C00_Data_InTsk2;
} CGEN_tstINANA_DevId520_C0_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId786_C10_Data_InTsk2 CGEN_stINANA_DevId786_C10_Data_InTsk2;
} CGEN_tstINANA_DevId786_C1_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId785_C20_Data_InTsk2 CGEN_stINANA_DevId785_C20_Data_InTsk2;
} CGEN_tstINANA_DevId785_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId798_C30_Data_InTsk2 CGEN_stINANA_DevId798_C30_Data_InTsk2;
} CGEN_tstINANA_DevId798_C3_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId799_C40_Data_InTsk2 CGEN_stINANA_DevId799_C40_Data_InTsk2;
} CGEN_tstINANA_DevId799_C4_InTsk2;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk2 CGEN_stINDIG_DevId562_C00_Data_InTsk2;
} CGEN_tstINDIG_DevId562_C0_InTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_InTsk2 CGEN_stOUTDIG_DevId563_C00_Data_InTsk2;
} CGEN_tstOUTDIG_DevId563_C0_InTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_InTsk2 CGEN_stOUTDIG_DevId592_C10_Data_InTsk2;
} CGEN_tstOUTDIG_DevId592_C1_InTsk2;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk2 CGEN_stNVMPAR_DevId581_C0_InTsk2;
} CGEN_tstNVM_DevId579_C0_InTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_InTsk2 CGEN_stCDYRXB_DevId736_C2_InTsk2;
} CGEN_tstCANCH_DevId650_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C0_InTsk2 CGEN_stINANA_DevId520_C0_InTsk2;
   CGEN_tstINANA_DevId786_C1_InTsk2 CGEN_stINANA_DevId786_C1_InTsk2;
   CGEN_tstINANA_DevId785_C2_InTsk2 CGEN_stINANA_DevId785_C2_InTsk2;
   CGEN_tstINANA_DevId798_C3_InTsk2 CGEN_stINANA_DevId798_C3_InTsk2;
   CGEN_tstINANA_DevId799_C4_InTsk2 CGEN_stINANA_DevId799_C4_InTsk2;
   CGEN_tstINDIG_DevId562_C0_InTsk2 CGEN_stINDIG_DevId562_C0_InTsk2;
   CGEN_tstOUTDIG_DevId563_C0_InTsk2 CGEN_stOUTDIG_DevId563_C0_InTsk2;
   CGEN_tstOUTDIG_DevId592_C1_InTsk2 CGEN_stOUTDIG_DevId592_C1_InTsk2;
   CGEN_tstNVM_DevId579_C0_InTsk2 CGEN_stNVM_DevId579_C0_InTsk2;
   CGEN_tstCANCH_DevId650_C2_InTsk2 CGEN_stCANCH_DevId650_C2_InTsk2;
} CGEN_tstInTsk2;

typedef struct
{
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_08_SWT1_002285;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_09_SWT1_002286;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_10_SWT1_002287;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_11_SWT1_002288;
   bool boOUT_DigitalOutputsSTATIC_OUT_01_000304;
   bool boOUT_DigitalOutputsSTATIC_OUT_01_TD_START_000315;
   bool boOUT_DigitalOutputsSTATIC_OUT_02_000249;
   bool boOUT_DigitalOutputsSTATIC_OUT_03_000252;
   bool boOUT_DigitalOutputsSTATIC_OUT_04_000255;
   bool boOUT_DigitalOutputsSTATIC_OUT_04_TD_START_000320;
   bool boOUT_DigitalOutputsSTATIC_OUT_05_000258;
   bool boOUT_DigitalOutputsSTATIC_OUT_06_000261;
   bool boOUT_DigitalOutputsSTATIC_OUT_06_TD_START_000295;
   bool boOUT_DigitalOutputsSTATIC_OUT_07_000288;
   bool boOUT_DigitalOutputsSTATIC_OUT_07_TD_START_000296;
   bool boOUT_DigitalOutputsSTATIC_OUT_08_000297;
   bool boOUT_DigitalOutputsSTATIC_OUT_08_TD_START_000321;
   bool boOUT_DigitalOutputsSTATIC_OUT_09_000266;
   bool boOUT_DigitalOutputsSTATIC_OUT_10_000268;
   bool boOUT_DigitalOutputsSTATIC_OUT_11_000271;
   bool boOUT_DigitalOutputsSTATIC_OUT_12_000283;
   bool boOUT_DigitalOutputsSTATIC_OUT_12_TD_START_000350;
   bool boOUT_DigitalOutputsSTATIC_OUT_13_000326;
   bool boOUT_DigitalOutputsSTATIC_OUT_13_TD_START_000351;
   bool boOUT_DigitalOutputsSTATIC_OUT_14_000333;
   bool boOUT_DigitalOutputsSTATIC_OUT_14_TD_START_000352;
   bool boOUT_DigitalOutputsSTATIC_OUT_15_000343;
   bool boOUT_DigitalOutputsSTATIC_OUT_15_TD_START_000353;
   bool boOUT_DigitalOutputsSTATIC_OUT_16_000274;
   bool boOUT_DigitalOutputsSTATIC_OUT_17_000277;
   bool boOUT_DigitalOutputsSTATIC_OUT_19_000309;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_01_000340;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_02_000341;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_03_000342;
} CGEN_tstOUTDIG_DevId563_C00_Data_OutTsk2;

typedef struct
{
   uint8 u8OUT_DigitalOutputPWM_OUT_18_PWM_002282;
   uint8 u8OUT_DigitalOutputPWM_OUT_20_PWM_000799;
   bool boOUT_DigitalOutputPWM_OUT_20_TD_START_000785;
   uint8 u8OUT_DigitalOutputPWM_OUT_21_PWM_000786;
   bool boOUT_DigitalOutputPWM_OUT_21_TD_START_000793;
   uint8 u8OUT_DigitalOutputPWM_OUT_22_PWM_000766;
   uint8 u8OUT_DigitalOutputPWM_OUT_23_PWM_000769;
   uint8 u8OUT_DigitalOutputPWM_OUT_24_PWM_000772;
   uint8 u8OUT_DigitalOutputPWM_OUT_25_PWM_000775;
   uint8 u8OUT_DigitalOutputPWM_OUT_26_PWM_000778;
   uint8 u8OUT_DigitalOutputPWM_OUT_27_PWM_000796;
} CGEN_tstOUTDIG_DevId592_C10_Data_OutTsk2;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageEnable_002167;
} CGEN_tstCDYRXB_DevId736_C20_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageEnable_001716;
} CGEN_tstCDYRXB_DevId736_C21_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_001714;
} CGEN_tstCDYRXB_DevId736_C22_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002189;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002190;
   bool boOUT_PCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002201;
} CGEN_tstCDYTXB_DevId737_C20_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_002187;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_DIAG_002188;
   bool boOUT_PCAN_Tx_Out_Out_20_TD_Sts_MessageEnable_002200;
} CGEN_tstCDYTXB_DevId737_C21_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_002185;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_DIAG_002186;
   bool boOUT_PCAN_Tx_Out_Out_15_TD_Sts_MessageEnable_002199;
} CGEN_tstCDYTXB_DevId737_C22_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_002183;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_DIAG_002184;
   bool boOUT_PCAN_Tx_Out_Out_14_TD_Sts_MessageEnable_002198;
} CGEN_tstCDYTXB_DevId737_C23_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_002181;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_DIAG_002182;
   bool boOUT_PCAN_Tx_Out_Out_13_TD_Sts_MessageEnable_002197;
} CGEN_tstCDYTXB_DevId737_C24_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002179;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002180;
   bool boOUT_PCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002196;
} CGEN_tstCDYTXB_DevId737_C25_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_002177;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_DIAG_002178;
   bool boOUT_PCAN_Tx_Out_Out_08_TD_Sts_MessageEnable_002195;
} CGEN_tstCDYTXB_DevId737_C26_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_002175;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_DIAG_002176;
   bool boOUT_PCAN_Tx_Out_Out_07_TD_Sts_MessageEnable_002194;
} CGEN_tstCDYTXB_DevId737_C27_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_002173;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_DIAG_002174;
   bool boOUT_PCAN_Tx_Out_Out_06_TD_Sts_MessageEnable_002193;
} CGEN_tstCDYTXB_DevId737_C28_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_002171;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_DIAG_002172;
   bool boOUT_PCAN_Tx_Out_Out_04_TD_Sts_MessageEnable_002192;
} CGEN_tstCDYTXB_DevId737_C29_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_002169;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_DIAG_002170;
   bool boOUT_PCAN_Tx_Out_Out_01_TD_Sts_MessageEnable_002191;
} CGEN_tstCDYTXB_DevId737_C210_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_Val_002154;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_DIAG_002153;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_MessageEnable_002162;
} CGEN_tstCDYTXB_DevId737_C215_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_Val_002150;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_DIAG_002149;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_MessageEnable_002160;
} CGEN_tstCDYTXB_DevId737_C216_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_Val_002146;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_DIAG_002145;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_MessageEnable_002158;
} CGEN_tstCDYTXB_DevId737_C217_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_Val_002142;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_DIAG_002141;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_MessageEnable_002156;
} CGEN_tstCDYTXB_DevId737_C218_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_Val_001747;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_DIAG_001746;
   bool boOUT_PCAN_Tx_Ana_In_Ana_15_Sts_MessageEnable_001762;
} CGEN_tstCDYTXB_DevId737_C219_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_Val_001745;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_DIAG_001744;
   bool boOUT_PCAN_Tx_Ana_In_Ana_14_Sts_MessageEnable_001761;
} CGEN_tstCDYTXB_DevId737_C220_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_Val_001743;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_DIAG_001742;
   bool boOUT_PCAN_Tx_Ana_In_Ana_13_Sts_MessageEnable_001760;
} CGEN_tstCDYTXB_DevId737_C221_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_001741;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_001740;
   bool boOUT_PCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_001759;
} CGEN_tstCDYTXB_DevId737_C222_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_Val_002152;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_DIAG_002151;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_MessageEnable_002161;
} CGEN_tstCDYTXB_DevId737_C223_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_Val_002148;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_DIAG_002147;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_MessageEnable_002159;
} CGEN_tstCDYTXB_DevId737_C224_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_Val_002144;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_DIAG_002143;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_MessageEnable_002157;
} CGEN_tstCDYTXB_DevId737_C225_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_Val_002140;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_DIAG_002139;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_MessageEnable_002155;
} CGEN_tstCDYTXB_DevId737_C226_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_001731;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_001730;
   bool boOUT_PCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_001754;
} CGEN_tstCDYTXB_DevId737_C227_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_001729;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_001728;
   bool boOUT_PCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_001753;
} CGEN_tstCDYTXB_DevId737_C228_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_001727;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_001726;
   bool boOUT_PCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_001752;
} CGEN_tstCDYTXB_DevId737_C229_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_001725;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_001724;
   bool boOUT_PCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_001751;
} CGEN_tstCDYTXB_DevId737_C230_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_001723;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_001722;
   bool boOUT_PCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_001750;
} CGEN_tstCDYTXB_DevId737_C231_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_001721;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_001720;
   bool boOUT_PCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_001749;
} CGEN_tstCDYTXB_DevId737_C232_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_001719;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_001718;
   bool boOUT_PCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_001748;
} CGEN_tstCDYTXB_DevId737_C233_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_DIAG_001773;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_Val_001774;
   bool boOUT_PCAN_Tx_Pwr_PWR_G7_Sts_MessageEnable_001782;
} CGEN_tstCDYTXB_DevId737_C235_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_001771;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_001772;
   bool boOUT_PCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_001781;
} CGEN_tstCDYTXB_DevId737_C236_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_001769;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_001770;
   bool boOUT_PCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_001780;
} CGEN_tstCDYTXB_DevId737_C237_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_001767;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_001768;
   bool boOUT_PCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_001779;
} CGEN_tstCDYTXB_DevId737_C238_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_001765;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_001766;
   bool boOUT_PCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_001778;
} CGEN_tstCDYTXB_DevId737_C239_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_001763;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_001764;
   bool boOUT_PCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_001777;
} CGEN_tstCDYTXB_DevId737_C240_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_Val_001776;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_001775;
   bool boOUT_PCAN_Tx_Pwr_PWR_Sts_MessageEnable_001783;
} CGEN_tstCDYTXB_DevId737_C241_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_DIAG_001497;
   bool boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_Val_001498;
   bool boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_MessageEnable_001539;
} CGEN_tstCDYTXB_DevId737_C242_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_DIAG_001495;
   bool boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_Val_001496;
   bool boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_MessageEnable_001538;
} CGEN_tstCDYTXB_DevId737_C243_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_DIAG_001493;
   bool boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_Val_001494;
   bool boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_MessageEnable_001537;
} CGEN_tstCDYTXB_DevId737_C244_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_DIAG_001491;
   bool boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_Val_001492;
   bool boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_MessageEnable_001536;
} CGEN_tstCDYTXB_DevId737_C245_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_DIAG_001489;
   bool boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_Val_001490;
   bool boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_MessageEnable_001535;
} CGEN_tstCDYTXB_DevId737_C246_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_DIAG_001487;
   bool boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_Val_001488;
   bool boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_MessageEnable_001534;
} CGEN_tstCDYTXB_DevId737_C247_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_DIAG_001485;
   bool boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_Val_001486;
   bool boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_MessageEnable_001533;
} CGEN_tstCDYTXB_DevId737_C248_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_DIAG_001483;
   bool boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_Val_001484;
   bool boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_MessageEnable_001532;
} CGEN_tstCDYTXB_DevId737_C249_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_DIAG_001481;
   bool boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_Val_001482;
   bool boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_MessageEnable_001531;
} CGEN_tstCDYTXB_DevId737_C250_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_DIAG_001479;
   bool boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_Val_001480;
   bool boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_MessageEnable_001530;
} CGEN_tstCDYTXB_DevId737_C251_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_DIAG_001477;
   bool boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_Val_001478;
   bool boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_MessageEnable_001529;
} CGEN_tstCDYTXB_DevId737_C252_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_DIAG_001475;
   bool boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_Val_001476;
   bool boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_MessageEnable_001528;
} CGEN_tstCDYTXB_DevId737_C253_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_DIAG_001473;
   bool boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_Val_001474;
   bool boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_MessageEnable_001527;
} CGEN_tstCDYTXB_DevId737_C254_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_DIAG_001471;
   bool boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_Val_001472;
   bool boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_MessageEnable_001526;
} CGEN_tstCDYTXB_DevId737_C255_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_DIAG_001469;
   bool boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_Val_001470;
   bool boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_MessageEnable_001525;
} CGEN_tstCDYTXB_DevId737_C256_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_DIAG_001467;
   bool boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_Val_001468;
   bool boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_MessageEnable_001524;
} CGEN_tstCDYTXB_DevId737_C257_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_DIAG_001465;
   bool boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_Val_001466;
   bool boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_MessageEnable_001523;
} CGEN_tstCDYTXB_DevId737_C258_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_DIAG_001463;
   bool boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_Val_001464;
   bool boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_MessageEnable_001522;
} CGEN_tstCDYTXB_DevId737_C259_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_DIAG_001461;
   bool boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_Val_001462;
   bool boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_MessageEnable_001521;
} CGEN_tstCDYTXB_DevId737_C260_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_DIAG_001459;
   bool boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_Val_001460;
   bool boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_MessageEnable_001520;
} CGEN_tstCDYTXB_DevId737_C261_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_DIAG_001457;
   bool boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_Val_001458;
   bool boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_MessageEnable_001519;
} CGEN_tstCDYTXB_DevId737_C262_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_DIAG_001455;
   bool boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_Val_001456;
   bool boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_MessageEnable_001518;
} CGEN_tstCDYTXB_DevId737_C263_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_DIAG_001453;
   bool boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_Val_001454;
   bool boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_MessageEnable_001517;
} CGEN_tstCDYTXB_DevId737_C264_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_DIAG_001451;
   bool boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_Val_001452;
   bool boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_MessageEnable_001516;
} CGEN_tstCDYTXB_DevId737_C265_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_DIAG_001449;
   bool boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_Val_001450;
   bool boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_MessageEnable_001514;
} CGEN_tstCDYTXB_DevId737_C266_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_DIAG_001447;
   bool boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_Val_001448;
   bool boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_MessageEnable_001515;
} CGEN_tstCDYTXB_DevId737_C267_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_DIAG_001445;
   bool boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_Val_001446;
   bool boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_MessageEnable_001800;
} CGEN_tstCDYTXB_DevId737_C268_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_001443;
   bool boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_001444;
   bool boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_001799;
} CGEN_tstCDYTXB_DevId737_C269_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_001441;
   bool boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_001442;
   bool boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_001513;
} CGEN_tstCDYTXB_DevId737_C270_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_001439;
   bool boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_001440;
   bool boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_001512;
} CGEN_tstCDYTXB_DevId737_C271_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_001437;
   bool boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_001438;
   bool boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_001511;
} CGEN_tstCDYTXB_DevId737_C272_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_001435;
   bool boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_001436;
   bool boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_001510;
} CGEN_tstCDYTXB_DevId737_C273_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_001433;
   bool boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_001434;
   bool boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_001509;
} CGEN_tstCDYTXB_DevId737_C274_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_001431;
   bool boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_001432;
   bool boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_001508;
} CGEN_tstCDYTXB_DevId737_C275_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_001429;
   bool boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_001430;
   bool boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_001507;
} CGEN_tstCDYTXB_DevId737_C276_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_001427;
   bool boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_001428;
   bool boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_001506;
} CGEN_tstCDYTXB_DevId737_C277_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_001425;
   bool boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_001426;
   bool boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_001505;
} CGEN_tstCDYTXB_DevId737_C278_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_001423;
   bool boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_001424;
   bool boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_001798;
} CGEN_tstCDYTXB_DevId737_C279_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_001421;
   bool boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_001422;
   bool boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_001504;
} CGEN_tstCDYTXB_DevId737_C280_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_001419;
   bool boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_001420;
   bool boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_001797;
} CGEN_tstCDYTXB_DevId737_C281_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_001417;
   bool boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_001418;
   bool boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_001796;
} CGEN_tstCDYTXB_DevId737_C282_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_001415;
   bool boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_001416;
   bool boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_001795;
} CGEN_tstCDYTXB_DevId737_C283_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_001413;
   bool boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_001414;
   bool boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_001794;
} CGEN_tstCDYTXB_DevId737_C284_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_001411;
   bool boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_001412;
   bool boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_001503;
} CGEN_tstCDYTXB_DevId737_C285_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_001409;
   bool boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_001410;
   bool boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_001793;
} CGEN_tstCDYTXB_DevId737_C286_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_001407;
   bool boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_001408;
   bool boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_001502;
} CGEN_tstCDYTXB_DevId737_C287_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_001405;
   bool boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_001406;
   bool boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_001501;
} CGEN_tstCDYTXB_DevId737_C288_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_001403;
   bool boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_001404;
   bool boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_001500;
} CGEN_tstCDYTXB_DevId737_C289_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_001401;
   bool boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_001402;
   bool boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_001499;
} CGEN_tstCDYTXB_DevId737_C290_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_DIAG_001788;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_Val_001789;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_MessageEnable_001792;
} CGEN_tstCDYTXB_DevId737_C291_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_DIAG_001786;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_Val_001787;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_MessageEnable_001791;
} CGEN_tstCDYTXB_DevId737_C292_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_001784;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_001785;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_001790;
} CGEN_tstCDYTXB_DevId737_C293_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_DIAG_001641;
   uint16 u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_SENSE_001640;
   bool boOUT_PCAN_Tx_Out_Out_27_Sts_MessageEnable_001675;
   uint8 u8OUT_PCAN_Tx_Out_Out_27_Sts_Out_STATUS_001642;
} CGEN_tstCDYTXB_DevId737_C296_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_DIAG_001638;
   uint16 u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_SENSE_001637;
   bool boOUT_PCAN_Tx_Out_Out_26_Sts_MessageEnable_001674;
   uint8 u8OUT_PCAN_Tx_Out_Out_26_Sts_Out_STATUS_001639;
} CGEN_tstCDYTXB_DevId737_C297_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_DIAG_001635;
   uint16 u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_SENSE_001634;
   bool boOUT_PCAN_Tx_Out_Out_25_Sts_MessageEnable_001673;
   uint8 u8OUT_PCAN_Tx_Out_Out_25_Sts_Out_STATUS_001636;
} CGEN_tstCDYTXB_DevId737_C298_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_DIAG_001632;
   uint16 u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_SENSE_001631;
   bool boOUT_PCAN_Tx_Out_Out_24_Sts_MessageEnable_001672;
   uint8 u8OUT_PCAN_Tx_Out_Out_24_Sts_Out_STATUS_001633;
} CGEN_tstCDYTXB_DevId737_C299_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_DIAG_001629;
   uint16 u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_SENSE_001628;
   bool boOUT_PCAN_Tx_Out_Out_23_Sts_MessageEnable_001671;
   uint8 u8OUT_PCAN_Tx_Out_Out_23_Sts_Out_STATUS_001630;
} CGEN_tstCDYTXB_DevId737_C2100_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_DIAG_001626;
   uint16 u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_SENSE_001625;
   bool boOUT_PCAN_Tx_Out_Out_22_Sts_MessageEnable_001670;
   uint8 u8OUT_PCAN_Tx_Out_Out_22_Sts_Out_STATUS_001627;
} CGEN_tstCDYTXB_DevId737_C2101_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_DIAG_001623;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_SENSE_001622;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_001620;
   bool boOUT_PCAN_Tx_Out_Out_21_Sts_MessageEnable_001669;
   uint8 u8OUT_PCAN_Tx_Out_Out_21_Sts_Out_STATUS_001624;
   bool boOUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_001621;
} CGEN_tstCDYTXB_DevId737_C2102_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_DIAG_001618;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_SENSE_001617;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_DIAG_001615;
   bool boOUT_PCAN_Tx_Out_Out_20_Sts_MessageEnable_001668;
   uint8 u8OUT_PCAN_Tx_Out_Out_20_Sts_Out_STATUS_001619;
   bool boOUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_001616;
} CGEN_tstCDYTXB_DevId737_C2103_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_DIAG_001613;
   uint16 u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_SENSE_001612;
   bool boOUT_PCAN_Tx_Out_Out_19_Sts_MessageEnable_001667;
   uint8 u8OUT_PCAN_Tx_Out_Out_19_Sts_Out_STATUS_001614;
} CGEN_tstCDYTXB_DevId737_C2104_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_DIAG_001610;
   uint16 u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_SENSE_001609;
   bool boOUT_PCAN_Tx_Out_Out_18_Sts_MessageEnable_001666;
   uint8 u8OUT_PCAN_Tx_Out_Out_18_Sts_Out_STATUS_001611;
} CGEN_tstCDYTXB_DevId737_C2105_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_DIAG_001607;
   uint16 u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_SENSE_001606;
   bool boOUT_PCAN_Tx_Out_Out_17_Sts_MessageEnable_001665;
   uint8 u8OUT_PCAN_Tx_Out_Out_17_Sts_Out_STATUS_001608;
} CGEN_tstCDYTXB_DevId737_C2106_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_DIAG_001604;
   uint16 u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_SENSE_001603;
   bool boOUT_PCAN_Tx_Out_Out_16_Sts_MessageEnable_001664;
   uint8 u8OUT_PCAN_Tx_Out_Out_16_Sts_Out_STATUS_001605;
} CGEN_tstCDYTXB_DevId737_C2107_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_DIAG_001601;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_SENSE_001600;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_DIAG_001598;
   bool boOUT_PCAN_Tx_Out_Out_15_Sts_MessageEnable_001663;
   uint8 u8OUT_PCAN_Tx_Out_Out_15_Sts_Out_STATUS_001602;
   bool boOUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_001599;
} CGEN_tstCDYTXB_DevId737_C2108_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_DIAG_001596;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_SENSE_001595;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_DIAG_001593;
   bool boOUT_PCAN_Tx_Out_Out_14_Sts_MessageEnable_001662;
   uint8 u8OUT_PCAN_Tx_Out_Out_14_Sts_Out_STATUS_001597;
   bool boOUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_001594;
} CGEN_tstCDYTXB_DevId737_C2109_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_DIAG_001591;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_SENSE_001590;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_DIAG_001588;
   bool boOUT_PCAN_Tx_Out_Out_13_Sts_MessageEnable_001661;
   uint8 u8OUT_PCAN_Tx_Out_Out_13_Sts_Out_STATUS_001592;
   bool boOUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_001589;
} CGEN_tstCDYTXB_DevId737_C2110_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_DIAG_001586;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_SENSE_001585;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_001583;
   bool boOUT_PCAN_Tx_Out_Out_12_Sts_MessageEnable_001660;
   uint8 u8OUT_PCAN_Tx_Out_Out_12_Sts_Out_STATUS_001587;
   bool boOUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_001584;
} CGEN_tstCDYTXB_DevId737_C2111_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_DIAG_001581;
   uint16 u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_SENSE_001580;
   bool boOUT_PCAN_Tx_Out_Out_11_Sts_MessageEnable_001659;
   uint8 u8OUT_PCAN_Tx_Out_Out_11_Sts_Out_STATUS_001582;
} CGEN_tstCDYTXB_DevId737_C2112_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_DIAG_001578;
   uint16 u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_SENSE_001577;
   bool boOUT_PCAN_Tx_Out_Out_10_Sts_MessageEnable_001658;
   uint8 u8OUT_PCAN_Tx_Out_Out_10_Sts_Out_STATUS_001579;
} CGEN_tstCDYTXB_DevId737_C2113_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_DIAG_001575;
   uint16 u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_SENSE_001574;
   bool boOUT_PCAN_Tx_Out_Out_09_Sts_MessageEnable_001657;
   uint8 u8OUT_PCAN_Tx_Out_Out_09_Sts_Out_STATUS_001576;
} CGEN_tstCDYTXB_DevId737_C2114_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_DIAG_001572;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_SENSE_001571;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_DIAG_001569;
   bool boOUT_PCAN_Tx_Out_Out_08_Sts_MessageEnable_001656;
   uint8 u8OUT_PCAN_Tx_Out_Out_08_Sts_Out_STATUS_001573;
   bool boOUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_001570;
} CGEN_tstCDYTXB_DevId737_C2115_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_DIAG_001567;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_SENSE_001566;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_DIAG_001564;
   bool boOUT_PCAN_Tx_Out_Out_07_Sts_MessageEnable_001655;
   uint8 u8OUT_PCAN_Tx_Out_Out_07_Sts_Out_STATUS_001568;
   bool boOUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_001565;
} CGEN_tstCDYTXB_DevId737_C2116_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_DIAG_001562;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_SENSE_001561;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_DIAG_001559;
   bool boOUT_PCAN_Tx_Out_Out_06_Sts_MessageEnable_001654;
   uint8 u8OUT_PCAN_Tx_Out_Out_06_Sts_Out_STATUS_001563;
   bool boOUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_001560;
} CGEN_tstCDYTXB_DevId737_C2117_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_DIAG_001557;
   uint16 u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_SENSE_001556;
   bool boOUT_PCAN_Tx_Out_Out_05_Sts_MessageEnable_001653;
   uint8 u8OUT_PCAN_Tx_Out_Out_05_Sts_Out_STATUS_001558;
} CGEN_tstCDYTXB_DevId737_C2118_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_DIAG_001554;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_SENSE_001553;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_DIAG_001551;
   bool boOUT_PCAN_Tx_Out_Out_04_Sts_MessageEnable_001652;
   uint8 u8OUT_PCAN_Tx_Out_Out_04_Sts_Out_STATUS_001555;
   bool boOUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_001552;
} CGEN_tstCDYTXB_DevId737_C2119_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_DIAG_001549;
   uint16 u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_SENSE_001548;
   bool boOUT_PCAN_Tx_Out_Out_03_Sts_MessageEnable_001651;
   uint8 u8OUT_PCAN_Tx_Out_Out_03_Sts_Out_STATUS_001550;
} CGEN_tstCDYTXB_DevId737_C2120_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_DIAG_001546;
   uint16 u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_SENSE_001545;
   bool boOUT_PCAN_Tx_Out_Out_02_Sts_MessageEnable_001650;
   uint8 u8OUT_PCAN_Tx_Out_Out_02_Sts_Out_STATUS_001547;
} CGEN_tstCDYTXB_DevId737_C2121_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_DIAG_001543;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_SENSE_001542;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_DIAG_001541;
   bool boOUT_PCAN_Tx_Out_Out_01_Sts_MessageEnable_001649;
   uint8 u8OUT_PCAN_Tx_Out_Out_01_Sts_Out_STATUS_001544;
   bool boOUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_001540;
} CGEN_tstCDYTXB_DevId737_C2122_Data_OutTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C20_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C20_Data_OutTsk2;
   CGEN_tstCDYRXB_DevId736_C21_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C21_Data_OutTsk2;
   CGEN_tstCDYRXB_DevId736_C22_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C22_Data_OutTsk2;
} CGEN_tstCDYRXB_DevId736_C2_OutTsk2;

typedef struct
{
   CGEN_tstCDYTXB_DevId737_C20_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C20_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C21_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C21_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C22_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C22_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C23_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C23_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C24_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C24_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C25_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C25_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C26_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C26_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C27_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C27_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C28_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C28_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C29_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C29_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C210_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C210_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C215_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C215_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C216_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C216_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C217_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C217_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C218_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C218_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C219_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C219_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C220_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C220_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C221_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C221_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C222_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C222_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C223_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C223_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C224_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C224_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C225_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C225_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C226_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C226_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C227_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C227_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C228_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C228_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C229_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C229_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C230_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C230_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C231_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C231_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C232_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C232_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C233_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C233_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C235_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C235_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C236_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C236_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C237_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C237_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C238_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C238_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C239_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C239_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C240_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C240_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C241_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C241_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C242_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C242_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C243_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C243_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C244_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C244_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C245_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C245_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C246_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C246_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C247_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C247_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C248_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C248_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C249_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C249_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C250_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C250_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C251_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C251_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C252_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C252_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C253_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C253_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C254_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C254_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C255_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C255_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C256_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C256_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C257_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C257_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C258_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C258_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C259_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C259_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C260_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C260_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C261_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C261_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C262_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C262_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C263_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C263_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C264_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C264_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C265_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C265_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C266_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C266_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C267_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C267_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C268_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C268_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C269_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C269_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C270_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C270_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C271_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C271_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C272_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C272_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C273_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C273_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C274_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C274_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C275_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C275_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C276_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C276_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C277_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C277_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C278_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C278_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C279_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C279_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C280_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C280_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C281_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C281_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C282_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C282_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C283_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C283_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C284_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C284_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C285_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C285_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C286_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C286_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C287_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C287_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C288_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C288_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C289_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C289_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C290_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C290_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C291_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C291_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C292_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C292_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C293_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C293_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C296_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C297_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C298_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C299_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2100_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2101_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2102_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2103_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2104_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2105_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2106_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2107_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2108_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2109_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2110_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2111_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2112_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2113_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2114_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2115_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2116_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2117_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2118_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2119_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2120_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2121_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2122_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2;
} CGEN_tstCDYTXB_DevId737_C2_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_OutTsk2 CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2;
} CGEN_tstOUTDIG_DevId563_C0_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_OutTsk2 CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2;
} CGEN_tstOUTDIG_DevId592_C1_OutTsk2;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk2 CGEN_stRAMD_DevId583_C00_Data_OutTsk2;
} CGEN_tstRAMD_DevId583_C0_OutTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_OutTsk2 CGEN_stCDYRXB_DevId736_C2_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2_OutTsk2 CGEN_stCDYTXB_DevId737_C2_OutTsk2;
} CGEN_tstCANCH_DevId650_C2_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C0_OutTsk2 CGEN_stOUTDIG_DevId563_C0_OutTsk2;
   CGEN_tstOUTDIG_DevId592_C1_OutTsk2 CGEN_stOUTDIG_DevId592_C1_OutTsk2;
   CGEN_tstRAMD_DevId583_C0_OutTsk2 CGEN_stRAMD_DevId583_C0_OutTsk2;
   CGEN_tstCANCH_DevId650_C2_OutTsk2 CGEN_stCANCH_DevId650_C2_OutTsk2;
} CGEN_tstOutTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_DIAG_000722;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G1_DIAG_000724;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G2_DIAG_000726;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G3_DIAG_000734;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G4_DIAG_000728;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G5_DIAG_000730;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G7_DIAG_000732;
} CGEN_tstINANA_DevId520_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputs_IN_ANA_01_DIAG_000635;
   uint16 u16DIAG_AnalogInputs_IN_ANA_02_DIAG_000626;
   uint16 u16DIAG_AnalogInputs_IN_ANA_03_DIAG_000628;
   uint16 u16DIAG_AnalogInputs_IN_ANA_04_DIAG_000630;
   uint16 u16DIAG_AnalogInputs_IN_ANA_05_DIAG_000632;
   uint16 u16DIAG_AnalogInputs_IN_ANA_06_DIAG_000636;
   uint16 u16DIAG_AnalogInputs_IN_ANA_07_DIAG_000638;
   uint16 u16DIAG_AnalogInputs_IN_ANA_08_SEL1_DIAG_000640;
   uint16 u16DIAG_AnalogInputs_IN_ANA_08_SEL2_DIAG_002275;
   uint16 u16DIAG_AnalogInputs_IN_ANA_09_SEL1_DIAG_000642;
   uint16 u16DIAG_AnalogInputs_IN_ANA_09_SEL2_DIAG_002277;
   uint16 u16DIAG_AnalogInputs_IN_ANA_10_SEL1_DIAG_000644;
   uint16 u16DIAG_AnalogInputs_IN_ANA_10_SEL2_DIAG_002279;
   uint16 u16DIAG_AnalogInputs_IN_ANA_11_SEL1_DIAG_000646;
   uint16 u16DIAG_AnalogInputs_IN_ANA_11_SEL2_DIAG_002281;
} CGEN_tstINANA_DevId786_C10_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_01_DIAG_000745;
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_02_DIAG_000747;
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_03_DIAG_000749;
} CGEN_tstINANA_DevId785_C20_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputsCoolant_IN_ANA_12_DIAG_000693;
   uint16 u16DIAG_AnalogInputsCoolant_IN_ANA_13_DIAG_000695;
} CGEN_tstINANA_DevId798_C30_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_DIAG_000697;
   uint16 u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_DIAG_000699;
} CGEN_tstINANA_DevId799_C40_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalInputs_IN_DIG_01_DIAG_000005;
   uint16 u16DIAG_DigitalInputs_IN_DIG_02_DIAG_000036;
   uint16 u16DIAG_DigitalInputs_IN_DIG_03_DIAG_000038;
   uint16 u16DIAG_DigitalInputs_IN_DIG_04_DIAG_000040;
   uint16 u16DIAG_DigitalInputs_IN_DIG_05_DIAG_000088;
   uint16 u16DIAG_DigitalInputs_IN_DIG_06_DIAG_000093;
   uint16 u16DIAG_DigitalInputs_IN_DIG_07_DIAG_000089;
   uint16 u16DIAG_DigitalInputs_IN_DIG_08_DIAG_000090;
   uint16 u16DIAG_DigitalInputs_IN_DIG_09_DIAG_000095;
   uint16 u16DIAG_DigitalInputs_IN_DIG_10_DIAG_000097;
   uint16 u16DIAG_DigitalInputs_IN_DIG_11_DIAG_000099;
   uint16 u16DIAG_DigitalInputs_IN_DIG_12_DIAG_000101;
   uint16 u16DIAG_DigitalInputs_IN_DIG_13_DIAG_000009;
   uint16 u16DIAG_DigitalInputs_IN_DIG_14_DIAG_000011;
   uint16 u16DIAG_DigitalInputs_IN_DIG_15_DIAG_000013;
   uint16 u16DIAG_DigitalInputs_IN_DIG_16_DIAG_000015;
   uint16 u16DIAG_DigitalInputs_IN_DIG_17_DIAG_000017;
   uint16 u16DIAG_DigitalInputs_IN_DIG_18_DIAG_000019;
   uint16 u16DIAG_DigitalInputs_IN_DIG_19_DIAG_000021;
   uint16 u16DIAG_DigitalInputs_IN_DIG_20_DIAG_000023;
   uint16 u16DIAG_DigitalInputs_IN_DIG_21_DIAG_000025;
   uint16 u16DIAG_DigitalInputs_IN_DIG_22_DIAG_000027;
   uint16 u16DIAG_DigitalInputs_IN_DIG_23_DIAG_000029;
   uint16 u16DIAG_DigitalInputs_IN_DIG_24_DIAG_000031;
   uint16 u16DIAG_DigitalInputs_IN_DIG_25_DIAG_000033;
   uint16 u16DIAG_DigitalInputs_IN_DIG_26_DIAG_000041;
   uint16 u16DIAG_DigitalInputs_IN_DIG_27_DIAG_000043;
   uint16 u16DIAG_DigitalInputs_IN_DIG_28_DIAG_000045;
   uint16 u16DIAG_DigitalInputs_IN_DIG_29_DIAG_000047;
   uint16 u16DIAG_DigitalInputs_IN_DIG_30_DIAG_000049;
   uint16 u16DIAG_DigitalInputs_IN_DIG_31_DIAG_000051;
   uint16 u16DIAG_DigitalInputs_IN_DIG_32_DIAG_000053;
   uint16 u16DIAG_DigitalInputs_IN_DIG_33_DIAG_000055;
   uint16 u16DIAG_DigitalInputs_IN_DIG_34_DIAG_000057;
   uint16 u16DIAG_DigitalInputs_IN_DIG_35_DIAG_000059;
   uint16 u16DIAG_DigitalInputs_IN_DIG_36_DIAG_000061;
   uint16 u16DIAG_DigitalInputs_IN_DIG_37_DIAG_000063;
   uint16 u16DIAG_DigitalInputs_IN_DIG_38_DIAG_000065;
   uint16 u16DIAG_DigitalInputs_IN_DIG_39_DIAG_000067;
   uint16 u16DIAG_DigitalInputs_IN_DIG_40_DIAG_000069;
   uint16 u16DIAG_DigitalInputs_IN_DIG_41_DIAG_000071;
   uint16 u16DIAG_DigitalInputs_IN_DIG_42_DIAG_000073;
   uint16 u16DIAG_DigitalInputs_IN_DIG_43_DIAG_000075;
   uint16 u16DIAG_DigitalInputs_IN_DIG_44_DIAG_000077;
   uint16 u16DIAG_DigitalInputs_IN_DIG_45_DIAG_000079;
   uint16 u16DIAG_DigitalInputs_IN_DIG_46_DIAG_000081;
   uint16 u16DIAG_DigitalInputs_IN_DIG_48_DIAG_000083;
   uint16 u16DIAG_DigitalInputs_IN_DIG_49_DIAG_000085;
   uint16 u16DIAG_DigitalInputs_IN_DIG_50_DIAG_000091;
} CGEN_tstINDIG_DevId562_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_DIAG_000305;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_DIAG_002209;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_TD_DIAG_000264;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_02_DIAG_000250;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_03_DIAG_000253;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_DIAG_000256;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_DIAG_002211;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_TD_DIAG_000319;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_05_DIAG_000259;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_DIAG_000262;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_DIAG_002203;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_TD_DIAG_000287;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_DIAG_000289;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_DIAG_002205;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_TD_DIAG_000294;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_DIAG_000298;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_DIAG_002207;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_TD_DIAG_000303;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_09_DIAG_000265;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_10_DIAG_000269;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_11_DIAG_000272;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_DIAG_000284;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_DIAG_002213;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_TD_DIAG_000325;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_DIAG_000327;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_DIAG_002215;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_TD_DIAG_000332;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_DIAG_000334;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_DIAG_002217;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_TD_DIAG_000339;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_DIAG_000344;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_DIAG_002219;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_TD_DIAG_000349;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_16_DIAG_000275;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_17_DIAG_000278;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_19_DIAG_000310;
} CGEN_tstOUTDIG_DevId563_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalOutputPWM_OUT_18_PWM_DIAG_002283;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_PWM_DIAG_000779;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_SENSE_PULSE_DIAG_002221;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_TD_DIAG_000784;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_PWM_DIAG_000787;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_SENSE_PULSE_DIAG_002223;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_TD_DIAG_000792;
   uint16 u16DIAG_DigitalOutputPWM_OUT_22_PWM_DIAG_000767;
   uint16 u16DIAG_DigitalOutputPWM_OUT_23_PWM_DIAG_000770;
   uint16 u16DIAG_DigitalOutputPWM_OUT_24_PWM_DIAG_000773;
   uint16 u16DIAG_DigitalOutputPWM_OUT_25_PWM_DIAG_000776;
   uint16 u16DIAG_DigitalOutputPWM_OUT_26_PWM_DIAG_000794;
   uint16 u16DIAG_DigitalOutputPWM_OUT_27_PWM_DIAG_000797;
} CGEN_tstOUTDIG_DevId592_C10_Data_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_DiagTsk2 CGEN_stINANA_DevId520_C00_Data_DiagTsk2;
} CGEN_tstINANA_DevId520_C0_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId786_C10_Data_DiagTsk2 CGEN_stINANA_DevId786_C10_Data_DiagTsk2;
} CGEN_tstINANA_DevId786_C1_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId785_C20_Data_DiagTsk2 CGEN_stINANA_DevId785_C20_Data_DiagTsk2;
} CGEN_tstINANA_DevId785_C2_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId798_C30_Data_DiagTsk2 CGEN_stINANA_DevId798_C30_Data_DiagTsk2;
} CGEN_tstINANA_DevId798_C3_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId799_C40_Data_DiagTsk2 CGEN_stINANA_DevId799_C40_Data_DiagTsk2;
} CGEN_tstINANA_DevId799_C4_DiagTsk2;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_DiagTsk2 CGEN_stINDIG_DevId562_C00_Data_DiagTsk2;
} CGEN_tstINDIG_DevId562_C0_DiagTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_DiagTsk2 CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2;
} CGEN_tstOUTDIG_DevId563_C0_DiagTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_DiagTsk2 CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2;
} CGEN_tstOUTDIG_DevId592_C1_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C0_DiagTsk2 CGEN_stINANA_DevId520_C0_DiagTsk2;
   CGEN_tstINANA_DevId786_C1_DiagTsk2 CGEN_stINANA_DevId786_C1_DiagTsk2;
   CGEN_tstINANA_DevId785_C2_DiagTsk2 CGEN_stINANA_DevId785_C2_DiagTsk2;
   CGEN_tstINANA_DevId798_C3_DiagTsk2 CGEN_stINANA_DevId798_C3_DiagTsk2;
   CGEN_tstINANA_DevId799_C4_DiagTsk2 CGEN_stINANA_DevId799_C4_DiagTsk2;
   CGEN_tstINDIG_DevId562_C0_DiagTsk2 CGEN_stINDIG_DevId562_C0_DiagTsk2;
   CGEN_tstOUTDIG_DevId563_C0_DiagTsk2 CGEN_stOUTDIG_DevId563_C0_DiagTsk2;
   CGEN_tstOUTDIG_DevId592_C1_DiagTsk2 CGEN_stOUTDIG_DevId592_C1_DiagTsk2;
} CGEN_tstDiagTsk2;

         extern CGEN_tstOutTsk2 CGEN_stOutTsk2;

         extern CGEN_tstInTsk2 CGEN_stInTsk2;

         extern CGEN_tstDiagTsk2 CGEN_stDiagTsk2;

         
typedef struct
{
   uint16 u16IN_NVM_Parameter_HBrakeTime_002689;
   uint16 u16IN_NVM_Parameter_HMaxActivationTimeTime_002690;
   uint16 u16IN_NVM_Parameter_HOpenLoadDetectTime_002691;
   uint16 u16IN_NVM_Parameter_HOpenLoadIntervalTime_002692;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk3;

typedef struct
{
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_01_000821;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_02_000817;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_03_000820;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_04_000823;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_05_000825;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_06_000827;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_07_000816;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_08_000804;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_09_000806;
   uint32 u32IN_ACAN_BSG_EXPA_IN_PWR_000838;
   uint16 u16IN_ACAN_BSG_EXPA_Frequency_002296;
   uint16 u16IN_ACAN_BSG_EXPA_IN_ANA_11_000814;
   uint16 u16IN_ACAN_BSG_EXPA_IN_ANA_12_000811;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G1_000836;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G2_000840;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G3_000829;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G4_000839;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G5_000831;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_01_HB_SENSE_000934;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_02_HB_SENSE_000901;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_03_SENSE_000904;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_04_SENSE_000907;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_05_HB_SENSE_000912;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_06_HB_SENSE_000889;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_07_HB_SENSE_000888;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_08_HB_SENSE_000969;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_09_HB_SENSE_000981;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_10_HB_SENSE_000977;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_11_SENSE_000974;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_000960;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_002297;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_13_SENSE_000965;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_14_SENSE_000962;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_15_SENSE_000909;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_16_SENSE_000947;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_17_SENSE_000944;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_18_SENSE_000941;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_19_SENSE_000950;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_20_SENSE_000956;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_000972;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_002299;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_22_SENSE_000951;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_23_SENSE_000980;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_24_SENSE_000925;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_25_SENSE_000922;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_26_SENSE_000929;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_27_SENSE_000917;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_28_SENSE_000914;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_ANA_PWR_01_000810;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_01_000872;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_02_000878;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_03_000870;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_04_000866;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_05_000864;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_06_000863;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_07_000868;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_08_000883;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_09_000881;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_10_000879;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_11_000860;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_12_000848;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_13_000844;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_14_000858;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_15_000856;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_16_000854;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_17_000853;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_18_000852;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_19_000845;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_20_000850;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_21_000876;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_22_000874;
   bool boIN_ACAN_BSG_EXPA_OUT_12_TD_000958;
   bool boIN_ACAN_BSG_EXPA_OUT_21_TD_000968;
} CGEN_tstMUX4_DevId618_C10_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageState_002682;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_29_HB_Ctrl_002672;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_30_HB_Ctrl_002673;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_31_HB_Ctrl_002674;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_32_HB_Ctrl_002675;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_33_HB_Ctrl_002676;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_34_HB_Ctrl_002677;
} CGEN_tstCDYRXB_DevId727_C40_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageState_002680;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_01_HB_Ctrl_002664;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_02_HB_Ctrl_002665;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_05_HB_Ctrl_002666;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_06_HB_Ctrl_002667;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_07_HB_Ctrl_002668;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_08_HB_Ctrl_002669;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_09_HB_Ctrl_002670;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_10_HB_Ctrl_002671;
} CGEN_tstCDYRXB_DevId727_C41_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageState_002678;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_002639;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_002640;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_002641;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_002642;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_002643;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_002644;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_002645;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_002646;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_002647;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_18_Ctrl_002648;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_002649;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_20_Ctrl_002650;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_21_Ctrl_002651;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_22_Ctrl_002652;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_23_Ctrl_002653;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_24_Ctrl_002654;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_25_Ctrl_002655;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_26_Ctrl_002656;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_27_Ctrl_002657;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_28_Ctrl_002658;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_01_Ctrl_002659;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_02_Ctrl_002660;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_03_Ctrl_002661;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_04_Ctrl_002662;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_002663;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002685;
} CGEN_tstCDYRXB_DevId727_C42_Data_InTsk3;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk3 CGEN_stNVMPAR_DevId581_C00_Data_InTsk3;
} CGEN_tstNVMPAR_DevId581_C0_InTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_InTsk3 CGEN_stMUX4_DevId618_C10_Data_InTsk3;
} CGEN_tstMUX4_DevId618_C1_InTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C40_Data_InTsk3 CGEN_stCDYRXB_DevId727_C40_Data_InTsk3;
   CGEN_tstCDYRXB_DevId727_C41_Data_InTsk3 CGEN_stCDYRXB_DevId727_C41_Data_InTsk3;
   CGEN_tstCDYRXB_DevId727_C42_Data_InTsk3 CGEN_stCDYRXB_DevId727_C42_Data_InTsk3;
} CGEN_tstCDYRXB_DevId727_C4_InTsk3;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk3 CGEN_stNVMPAR_DevId581_C0_InTsk3;
} CGEN_tstNVM_DevId579_C0_InTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_InTsk3 CGEN_stMUX4_DevId618_C1_InTsk3;
} CGEN_tstCANCH_DevId617_C1_InTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C4_InTsk3 CGEN_stCDYRXB_DevId727_C4_InTsk3;
} CGEN_tstCANCH_DevId640_C4_InTsk3;

typedef struct
{
   CGEN_tstNVM_DevId579_C0_InTsk3 CGEN_stNVM_DevId579_C0_InTsk3;
   CGEN_tstCANCH_DevId617_C1_InTsk3 CGEN_stCANCH_DevId617_C1_InTsk3;
   CGEN_tstCANCH_DevId640_C4_InTsk3 CGEN_stCANCH_DevId640_C4_InTsk3;
} CGEN_tstInTsk3;

typedef struct
{
   bool boOUT_MCANMaster_DeviceEnable_000800;
} CGEN_tstMCANM_DevId619_C10_Data_OutTsk3;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk3;

typedef struct
{
   int8 i8OUT_ACAN_BSG_EXPA_OUT_01_HB_000936;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_02_HB_000908;
   bool boOUT_ACAN_BSG_EXPA_OUT_03_000902;
   bool boOUT_ACAN_BSG_EXPA_OUT_04_000905;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_05_HB_000891;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_06_HB_000899;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_07_HB_000886;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_08_HB_000897;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_09_HB_000983;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_10_HB_000979;
   bool boOUT_ACAN_BSG_EXPA_OUT_11_000982;
   bool boOUT_ACAN_BSG_EXPA_OUT_12_000932;
   bool boOUT_ACAN_BSG_EXPA_OUT_12_TD_START_000928;
   bool boOUT_ACAN_BSG_EXPA_OUT_13_000911;
   bool boOUT_ACAN_BSG_EXPA_OUT_14_000964;
   bool boOUT_ACAN_BSG_EXPA_OUT_15_000924;
   bool boOUT_ACAN_BSG_EXPA_OUT_16_000921;
   bool boOUT_ACAN_BSG_EXPA_OUT_17_000946;
   bool boOUT_ACAN_BSG_EXPA_OUT_18_000943;
   bool boOUT_ACAN_BSG_EXPA_OUT_19_000930;
   bool boOUT_ACAN_BSG_EXPA_OUT_20_000949;
   bool boOUT_ACAN_BSG_EXPA_OUT_21_000954;
   bool boOUT_ACAN_BSG_EXPA_OUT_21_TD_START_000971;
   bool boOUT_ACAN_BSG_EXPA_OUT_22_000952;
   bool boOUT_ACAN_BSG_EXPA_OUT_23_000970;
   bool boOUT_ACAN_BSG_EXPA_OUT_24_000927;
   bool boOUT_ACAN_BSG_EXPA_OUT_25_000953;
   bool boOUT_ACAN_BSG_EXPA_OUT_26_000913;
   bool boOUT_ACAN_BSG_EXPA_OUT_27_000919;
   bool boOUT_ACAN_BSG_EXPA_OUT_28_000916;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_29_HB_002301;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_30_HB_002303;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_31_HB_002305;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_32_HB_002307;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_33_HB_002309;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_34_HB_002311;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_01_000959;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_02_000937;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_03_000895;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_04_000896;
   bool boOUT_ACAN_BSG_EXPA_OUT_SUP_ANA_01_000933;
} CGEN_tstMUX4_DevId618_C10_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageEnable_002683;
} CGEN_tstCDYRXB_DevId727_C40_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageEnable_002681;
} CGEN_tstCDYRXB_DevId727_C41_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_002679;
} CGEN_tstCDYRXB_DevId727_C42_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002501;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002502;
   bool boOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002565;
} CGEN_tstCDYTXB_DevId728_C40_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002470;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002471;
   bool boOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002555;
} CGEN_tstCDYTXB_DevId728_C41_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_002602;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_002601;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_002614;
} CGEN_tstCDYTXB_DevId728_C42_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_Val_002600;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_DIAG_002599;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_MessageEnable_002613;
} CGEN_tstCDYTXB_DevId728_C43_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_Val_002596;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_DIAG_002595;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_MessageEnable_002611;
} CGEN_tstCDYTXB_DevId728_C45_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_Val_002594;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_DIAG_002593;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_MessageEnable_002610;
} CGEN_tstCDYTXB_DevId728_C46_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_002592;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_002591;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_002609;
} CGEN_tstCDYTXB_DevId728_C47_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_002590;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_002589;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_002608;
} CGEN_tstCDYTXB_DevId728_C48_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_002588;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_002587;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_002607;
} CGEN_tstCDYTXB_DevId728_C49_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_002586;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_002585;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_002606;
} CGEN_tstCDYTXB_DevId728_C410_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_002584;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_002583;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_002605;
} CGEN_tstCDYTXB_DevId728_C411_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_002582;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_002581;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_002604;
} CGEN_tstCDYTXB_DevId728_C412_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_002580;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_002579;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_002603;
} CGEN_tstCDYTXB_DevId728_C413_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_Value_002637;
   bool boOUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_MessageEnable_002638;
} CGEN_tstCDYTXB_DevId728_C414_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_BatteryVoltage_002358;
   bool boOUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_MessageEnable_002365;
} CGEN_tstCDYTXB_DevId728_C415_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_002625;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_002626;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_002634;
} CGEN_tstCDYTXB_DevId728_C416_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_002623;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_002624;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_002633;
} CGEN_tstCDYTXB_DevId728_C417_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_002621;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_002622;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_002632;
} CGEN_tstCDYTXB_DevId728_C418_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_002619;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_002620;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_002631;
} CGEN_tstCDYTXB_DevId728_C419_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_002617;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_002618;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_002630;
} CGEN_tstCDYTXB_DevId728_C420_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_Val_002628;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_002627;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_Sts_MessageEnable_002635;
} CGEN_tstCDYTXB_DevId728_C421_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_002408;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_002409;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_002431;
} CGEN_tstCDYTXB_DevId728_C422_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_002406;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_002407;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_002430;
} CGEN_tstCDYTXB_DevId728_C423_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_002404;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_002405;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_002429;
} CGEN_tstCDYTXB_DevId728_C424_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_002402;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_002403;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_002428;
} CGEN_tstCDYTXB_DevId728_C425_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_002400;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_002401;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_002427;
} CGEN_tstCDYTXB_DevId728_C426_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_002398;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_002399;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_002426;
} CGEN_tstCDYTXB_DevId728_C427_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_002396;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_002397;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_002425;
} CGEN_tstCDYTXB_DevId728_C428_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_002394;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_002395;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_002424;
} CGEN_tstCDYTXB_DevId728_C429_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_002392;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_002393;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_002423;
} CGEN_tstCDYTXB_DevId728_C430_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_002390;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_002391;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_002422;
} CGEN_tstCDYTXB_DevId728_C431_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_002388;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_002389;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_002421;
} CGEN_tstCDYTXB_DevId728_C432_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_002386;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_002387;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_002420;
} CGEN_tstCDYTXB_DevId728_C433_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_002384;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_002385;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_002419;
} CGEN_tstCDYTXB_DevId728_C434_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_002382;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_002383;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_002418;
} CGEN_tstCDYTXB_DevId728_C435_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_002380;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_002381;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_002417;
} CGEN_tstCDYTXB_DevId728_C436_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_002378;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_002379;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_002416;
} CGEN_tstCDYTXB_DevId728_C437_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_002376;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_002377;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_002415;
} CGEN_tstCDYTXB_DevId728_C438_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_002374;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_002375;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_002414;
} CGEN_tstCDYTXB_DevId728_C439_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_002372;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_002373;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_002413;
} CGEN_tstCDYTXB_DevId728_C440_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_002370;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_002371;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_002412;
} CGEN_tstCDYTXB_DevId728_C441_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_002368;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_002369;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_002411;
} CGEN_tstCDYTXB_DevId728_C442_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_002366;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_002367;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_002410;
} CGEN_tstCDYTXB_DevId728_C443_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_002615;
   uint16 u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_002616;
   bool boOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_002629;
} CGEN_tstCDYTXB_DevId728_C444_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_DIAG_002539;
   bool boOUT_FMSCAN_Tx_Out_Out_34_Sts_MessageEnable_002578;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_STATUS_002541;
} CGEN_tstCDYTXB_DevId728_C445_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_DIAG_002536;
   bool boOUT_FMSCAN_Tx_Out_Out_33_Sts_MessageEnable_002577;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_STATUS_002538;
} CGEN_tstCDYTXB_DevId728_C446_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_DIAG_002533;
   bool boOUT_FMSCAN_Tx_Out_Out_32_Sts_MessageEnable_002576;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_STATUS_002535;
} CGEN_tstCDYTXB_DevId728_C447_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_DIAG_002530;
   bool boOUT_FMSCAN_Tx_Out_Out_31_Sts_MessageEnable_002575;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_STATUS_002532;
} CGEN_tstCDYTXB_DevId728_C448_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_DIAG_002527;
   bool boOUT_FMSCAN_Tx_Out_Out_30_Sts_MessageEnable_002574;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_STATUS_002529;
} CGEN_tstCDYTXB_DevId728_C449_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_DIAG_002524;
   bool boOUT_FMSCAN_Tx_Out_Out_29_Sts_MessageEnable_002573;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_STATUS_002526;
} CGEN_tstCDYTXB_DevId728_C450_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_DIAG_002521;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_SENSE_002522;
   bool boOUT_FMSCAN_Tx_Out_Out_28_Sts_MessageEnable_002572;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_STATUS_002523;
} CGEN_tstCDYTXB_DevId728_C451_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_DIAG_002518;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_SENSE_002519;
   bool boOUT_FMSCAN_Tx_Out_Out_27_Sts_MessageEnable_002571;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_STATUS_002520;
} CGEN_tstCDYTXB_DevId728_C452_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_DIAG_002515;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_SENSE_002516;
   bool boOUT_FMSCAN_Tx_Out_Out_26_Sts_MessageEnable_002570;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_STATUS_002517;
} CGEN_tstCDYTXB_DevId728_C453_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_DIAG_002512;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_SENSE_002513;
   bool boOUT_FMSCAN_Tx_Out_Out_25_Sts_MessageEnable_002569;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_STATUS_002514;
} CGEN_tstCDYTXB_DevId728_C454_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_DIAG_002509;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_SENSE_002510;
   bool boOUT_FMSCAN_Tx_Out_Out_24_Sts_MessageEnable_002568;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_STATUS_002511;
} CGEN_tstCDYTXB_DevId728_C455_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_DIAG_002506;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_SENSE_002507;
   bool boOUT_FMSCAN_Tx_Out_Out_23_Sts_MessageEnable_002567;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_STATUS_002508;
} CGEN_tstCDYTXB_DevId728_C456_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_DIAG_002503;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_SENSE_002504;
   bool boOUT_FMSCAN_Tx_Out_Out_22_Sts_MessageEnable_002566;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_STATUS_002505;
} CGEN_tstCDYTXB_DevId728_C457_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_DIAG_002496;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_SENSE_002497;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_002500;
   bool boOUT_FMSCAN_Tx_Out_Out_21_Sts_MessageEnable_002684;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_STATUS_002498;
   bool boOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_002499;
} CGEN_tstCDYTXB_DevId728_C458_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_DIAG_002493;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_SENSE_002494;
   bool boOUT_FMSCAN_Tx_Out_Out_20_Sts_MessageEnable_002563;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_STATUS_002495;
} CGEN_tstCDYTXB_DevId728_C459_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_DIAG_002490;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_SENSE_002491;
   bool boOUT_FMSCAN_Tx_Out_Out_19_Sts_MessageEnable_002562;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_STATUS_002492;
} CGEN_tstCDYTXB_DevId728_C460_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_DIAG_002487;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_SENSE_002488;
   bool boOUT_FMSCAN_Tx_Out_Out_18_Sts_MessageEnable_002561;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_STATUS_002489;
} CGEN_tstCDYTXB_DevId728_C461_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_DIAG_002484;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_SENSE_002485;
   bool boOUT_FMSCAN_Tx_Out_Out_17_Sts_MessageEnable_002560;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_STATUS_002486;
} CGEN_tstCDYTXB_DevId728_C462_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_DIAG_002481;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_SENSE_002482;
   bool boOUT_FMSCAN_Tx_Out_Out_16_Sts_MessageEnable_002559;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_STATUS_002483;
} CGEN_tstCDYTXB_DevId728_C463_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_DIAG_002478;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_SENSE_002479;
   bool boOUT_FMSCAN_Tx_Out_Out_15_Sts_MessageEnable_002558;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_STATUS_002480;
} CGEN_tstCDYTXB_DevId728_C464_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_DIAG_002475;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_SENSE_002476;
   bool boOUT_FMSCAN_Tx_Out_Out_14_Sts_MessageEnable_002557;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_STATUS_002477;
} CGEN_tstCDYTXB_DevId728_C465_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_DIAG_002472;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_SENSE_002473;
   bool boOUT_FMSCAN_Tx_Out_Out_13_Sts_MessageEnable_002556;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_STATUS_002474;
} CGEN_tstCDYTXB_DevId728_C466_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_DIAG_002465;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_SENSE_002466;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_002469;
   bool boOUT_FMSCAN_Tx_Out_Out_12_Sts_MessageEnable_002554;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_STATUS_002467;
   bool boOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_002468;
} CGEN_tstCDYTXB_DevId728_C467_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_DIAG_002462;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_SENSE_002463;
   bool boOUT_FMSCAN_Tx_Out_Out_11_Sts_MessageEnable_002552;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_STATUS_002464;
} CGEN_tstCDYTXB_DevId728_C468_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_DIAG_002459;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_SENSE_002460;
   bool boOUT_FMSCAN_Tx_Out_Out_10_Sts_MessageEnable_002551;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_STATUS_002461;
} CGEN_tstCDYTXB_DevId728_C469_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_DIAG_002456;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_SENSE_002457;
   bool boOUT_FMSCAN_Tx_Out_Out_09_Sts_MessageEnable_002550;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_STATUS_002458;
} CGEN_tstCDYTXB_DevId728_C470_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_DIAG_002453;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_SENSE_002454;
   bool boOUT_FMSCAN_Tx_Out_Out_08_Sts_MessageEnable_002549;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_STATUS_002455;
} CGEN_tstCDYTXB_DevId728_C471_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_DIAG_002450;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_SENSE_002451;
   bool boOUT_FMSCAN_Tx_Out_Out_07_Sts_MessageEnable_002548;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_STATUS_002452;
} CGEN_tstCDYTXB_DevId728_C472_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_DIAG_002447;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_SENSE_002448;
   bool boOUT_FMSCAN_Tx_Out_Out_06_Sts_MessageEnable_002547;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_STATUS_002449;
} CGEN_tstCDYTXB_DevId728_C473_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_DIAG_002444;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_SENSE_002445;
   bool boOUT_FMSCAN_Tx_Out_Out_05_Sts_MessageEnable_002546;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_STATUS_002446;
} CGEN_tstCDYTXB_DevId728_C474_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_DIAG_002441;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_SENSE_002442;
   bool boOUT_FMSCAN_Tx_Out_Out_04_Sts_MessageEnable_002545;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_STATUS_002443;
} CGEN_tstCDYTXB_DevId728_C475_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_DIAG_002438;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_SENSE_002439;
   bool boOUT_FMSCAN_Tx_Out_Out_03_Sts_MessageEnable_002544;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_STATUS_002440;
} CGEN_tstCDYTXB_DevId728_C476_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_DIAG_002435;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_SENSE_002436;
   bool boOUT_FMSCAN_Tx_Out_Out_02_Sts_MessageEnable_002543;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_STATUS_002437;
} CGEN_tstCDYTXB_DevId728_C477_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_DIAG_002432;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_SENSE_002433;
   bool boOUT_FMSCAN_Tx_Out_Out_01_Sts_MessageEnable_002542;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_STATUS_002434;
} CGEN_tstCDYTXB_DevId728_C478_Data_OutTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_OutTsk3 CGEN_stMUX4_DevId618_C10_Data_OutTsk3;
} CGEN_tstMUX4_DevId618_C1_OutTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C40_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C40_Data_OutTsk3;
   CGEN_tstCDYRXB_DevId727_C41_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C41_Data_OutTsk3;
   CGEN_tstCDYRXB_DevId727_C42_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C42_Data_OutTsk3;
} CGEN_tstCDYRXB_DevId727_C4_OutTsk3;

typedef struct
{
   CGEN_tstCDYTXB_DevId728_C40_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C40_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C41_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C41_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C42_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C42_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C43_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C43_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C45_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C45_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C46_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C46_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C47_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C47_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C48_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C48_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C49_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C49_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C410_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C410_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C411_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C411_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C412_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C412_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C413_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C413_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C414_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C414_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C415_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C415_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C416_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C416_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C417_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C417_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C418_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C418_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C419_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C419_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C420_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C420_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C421_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C421_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C422_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C422_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C423_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C423_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C424_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C424_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C425_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C425_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C426_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C426_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C427_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C427_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C428_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C428_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C429_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C429_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C430_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C430_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C431_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C431_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C432_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C432_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C433_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C433_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C434_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C434_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C435_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C435_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C436_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C436_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C437_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C437_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C438_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C438_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C439_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C439_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C440_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C440_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C441_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C441_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C442_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C442_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C443_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C443_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C444_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C444_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C445_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C445_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C446_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C446_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C447_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C447_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C448_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C448_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C449_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C449_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C450_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C450_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C451_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C452_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C453_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C454_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C455_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C456_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C457_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C458_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C459_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C460_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C461_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C462_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C463_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C464_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C465_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C466_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C467_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C468_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C469_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C470_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C471_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C472_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C473_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C474_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C475_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C476_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C477_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C478_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3;
} CGEN_tstCDYTXB_DevId728_C4_OutTsk3;

typedef struct
{
   CGEN_tstMCANM_DevId619_C10_Data_OutTsk3 CGEN_stMCANM_DevId619_C10_Data_OutTsk3;
} CGEN_tstMCANM_DevId619_C1_OutTsk3;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk3 CGEN_stRAMD_DevId583_C00_Data_OutTsk3;
} CGEN_tstRAMD_DevId583_C0_OutTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_OutTsk3 CGEN_stMUX4_DevId618_C1_OutTsk3;
} CGEN_tstCANCH_DevId617_C1_OutTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C4_OutTsk3 CGEN_stCDYRXB_DevId727_C4_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C4_OutTsk3 CGEN_stCDYTXB_DevId728_C4_OutTsk3;
} CGEN_tstCANCH_DevId640_C4_OutTsk3;

typedef struct
{
   CGEN_tstMCANM_DevId619_C1_OutTsk3 CGEN_stMCANM_DevId619_C1_OutTsk3;
   CGEN_tstRAMD_DevId583_C0_OutTsk3 CGEN_stRAMD_DevId583_C0_OutTsk3;
   CGEN_tstCANCH_DevId617_C1_OutTsk3 CGEN_stCANCH_DevId617_C1_OutTsk3;
   CGEN_tstCANCH_DevId640_C4_OutTsk3 CGEN_stCANCH_DevId640_C4_OutTsk3;
} CGEN_tstOutTsk3;

typedef struct
{
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_01_DIAG_000815;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_02_DIAG_000819;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_03_DIAG_000822;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_04_DIAG_000824;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_05_DIAG_000826;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_06_DIAG_000828;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_07_DIAG_000803;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_08_DIAG_000805;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_09_DIAG_000807;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_11_DIAG_000812;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_12_DIAG_000818;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_01_DIAG_000871;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_02_DIAG_000869;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_03_DIAG_000867;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_04_DIAG_000865;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_05_DIAG_000859;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_06_DIAG_000862;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_07_DIAG_000882;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_08_DIAG_000884;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_09_DIAG_000880;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_10_DIAG_000877;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_11_DIAG_000849;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_12_DIAG_000841;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_13_DIAG_000843;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_14_DIAG_000857;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_15_DIAG_000855;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_16_DIAG_000847;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_17_DIAG_000861;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_18_DIAG_000851;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_19_DIAG_000842;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_20_DIAG_000846;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_21_DIAG_000875;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_22_DIAG_000873;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_DIAG_000837;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G1_DIAG_000835;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G2_DIAG_000830;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G3_DIAG_000833;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G4_DIAG_000832;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G5_DIAG_000834;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_01_HB_DIAG_000935;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_02_HB_DIAG_000910;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_03_DIAG_000903;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_04_DIAG_000906;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_05_HB_DIAG_000900;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_06_HB_DIAG_000898;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_07_HB_DIAG_000887;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_08_HB_DIAG_000890;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_09_HB_DIAG_000976;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_10_HB_DIAG_000978;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_11_DIAG_000975;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_DIAG_000931;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_DIAG_002298;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_TD_DIAG_000957;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_13_DIAG_000926;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_14_DIAG_000963;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_15_DIAG_000961;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_16_DIAG_000948;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_17_DIAG_000945;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_18_DIAG_000942;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_19_DIAG_000939;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_20_DIAG_000938;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_DIAG_000966;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_DIAG_002300;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_TD_DIAG_000973;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_22_DIAG_000955;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_23_DIAG_000967;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_24_DIAG_000940;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_25_DIAG_000923;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_26_DIAG_000920;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_27_DIAG_000918;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_28_DIAG_000915;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_29_HB_DIAG_002302;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_30_HB_DIAG_002304;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_31_HB_DIAG_002306;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_32_HB_DIAG_002308;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_33_HB_DIAG_002310;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_34_HB_DIAG_002312;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_ANA_PWR_01_DIAG_000813;
} CGEN_tstMUX4_DevId618_C10_Data_DiagTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_DiagTsk3 CGEN_stMUX4_DevId618_C10_Data_DiagTsk3;
} CGEN_tstMUX4_DevId618_C1_DiagTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_DiagTsk3 CGEN_stMUX4_DevId618_C1_DiagTsk3;
} CGEN_tstCANCH_DevId617_C1_DiagTsk3;

typedef struct
{
   CGEN_tstCANCH_DevId617_C1_DiagTsk3 CGEN_stCANCH_DevId617_C1_DiagTsk3;
} CGEN_tstDiagTsk3;

         extern CGEN_tstOutTsk3 CGEN_stOutTsk3;

         extern CGEN_tstInTsk3 CGEN_stInTsk3;

         extern CGEN_tstDiagTsk3 CGEN_stDiagTsk3;

         
typedef struct
{
   uint32 u32IN_DateandTime_LocalTime_001317;
   uint32 u32IN_DateandTime_SystemTime_001323;
   uint32 u32IN_DateandTime_TicksCount_001325;
} CGEN_tstDATETIME_DevId557_C00_Data_InTsk4;

typedef struct
{
   uint32 u32IN_AnalogInputsPWR_IN_PWR_000721;
} CGEN_tstINANA_DevId520_C00_Data_InTsk4;

typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_36_000060;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk4;

typedef struct
{
   uint32 u32IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679;
   uint16 u16IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageState_001713;
   uint8 u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681;
   uint8 u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680;
   bool boIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_SetTime_001678;
} CGEN_tstCDYRXB_DevId736_C23_Data_InTsk4;

typedef struct
{
   uint16 u16IN_NodeDNR_DNR_Position_DeviceState_002273;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D1_001352;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D4_001353;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D7_001354;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_DM_001355;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_MsgCounter_001356;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_N_001351;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_R1_001350;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_RM_001349;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_SwitchStatus_001357;
} CGEN_tstLINRX_DevId566_C00_Data_InTsk4;

typedef struct
{
   uint16 u16IN_NodeMFL_MFL_BtnInfo_DeviceState_002272;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn1_001361;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn10_001370;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn2_001362;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3_001363;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3LPress_001372;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3SPress_001371;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4_001364;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4LPress_001374;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4SPress_001373;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5_001365;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5LPress_001376;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5SPress_001375;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn6_001366;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn7_001367;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn8_001368;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn9_001369;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorLoc_001360;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorType_001359;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_MsgCounter_001358;
} CGEN_tstLINRX_DevId566_C01_Data_InTsk4;

typedef struct
{
   uint16 u16IN_TSUD_ShaftSpeed_001300;
   uint16 u16IN_TSUD_VehicleSpeed_001302;
} CGEN_tstTSUD_DevId824_C00_Data_InTsk4;

typedef struct
{
   int16 i16IN_InertianSensor_Accelerometer_Ax_002138;
   int16 i16IN_InertianSensor_Accelerometer_Ay_002137;
   int16 i16IN_InertianSensor_Accelerometer_Az_002136;
} CGEN_tstINSDA_DevId838_C00_Data_InTsk4;

typedef struct
{
   uint16 u16IN_LinSlave_DeviceState_002325;
} CGEN_tstLINS_DevId840_C00_Data_InTsk4;

typedef struct
{
   CGEN_tstLINRX_DevId566_C00_Data_InTsk4 CGEN_stLINRX_DevId566_C00_Data_InTsk4;
   CGEN_tstLINRX_DevId566_C01_Data_InTsk4 CGEN_stLINRX_DevId566_C01_Data_InTsk4;
} CGEN_tstLINRX_DevId566_C0_InTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C23_Data_InTsk4 CGEN_stCDYRXB_DevId736_C23_Data_InTsk4;
} CGEN_tstCDYRXB_DevId736_C2_InTsk4;

typedef struct
{
   CGEN_tstLINRX_DevId566_C0_InTsk4 CGEN_stLINRX_DevId566_C0_InTsk4;
} CGEN_tstLINND_DevId565_C0_InTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C00_Data_InTsk4 CGEN_stINSDA_DevId838_C00_Data_InTsk4;
} CGEN_tstINSDA_DevId838_C0_InTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_InTsk4 CGEN_stDATETIME_DevId557_C00_Data_InTsk4;
} CGEN_tstDATETIME_DevId557_C0_InTsk4;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_InTsk4 CGEN_stINANA_DevId520_C00_Data_InTsk4;
} CGEN_tstINANA_DevId520_C0_InTsk4;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk4 CGEN_stINDIG_DevId562_C00_Data_InTsk4;
} CGEN_tstINDIG_DevId562_C0_InTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_InTsk4 CGEN_stCDYRXB_DevId736_C2_InTsk4;
} CGEN_tstCANCH_DevId650_C2_InTsk4;

typedef struct
{
   CGEN_tstLINND_DevId565_C0_InTsk4 CGEN_stLINND_DevId565_C0_InTsk4;
} CGEN_tstLINCH_DevId564_C0_InTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_InTsk4 CGEN_stTSUD_DevId824_C00_Data_InTsk4;
} CGEN_tstTSUD_DevId824_C0_InTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C0_InTsk4 CGEN_stINSDA_DevId838_C0_InTsk4;
} CGEN_tstINSD_DevId837_C0_InTsk4;

typedef struct
{
   CGEN_tstLINS_DevId840_C00_Data_InTsk4 CGEN_stLINS_DevId840_C00_Data_InTsk4;
} CGEN_tstLINS_DevId840_C0_InTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_InTsk4 CGEN_stDATETIME_DevId557_C0_InTsk4;
   CGEN_tstINANA_DevId520_C0_InTsk4 CGEN_stINANA_DevId520_C0_InTsk4;
   CGEN_tstINDIG_DevId562_C0_InTsk4 CGEN_stINDIG_DevId562_C0_InTsk4;
   CGEN_tstCANCH_DevId650_C2_InTsk4 CGEN_stCANCH_DevId650_C2_InTsk4;
   CGEN_tstLINCH_DevId564_C0_InTsk4 CGEN_stLINCH_DevId564_C0_InTsk4;
   CGEN_tstTSUD_DevId824_C0_InTsk4 CGEN_stTSUD_DevId824_C0_InTsk4;
   CGEN_tstINSD_DevId837_C0_InTsk4 CGEN_stINSD_DevId837_C0_InTsk4;
   CGEN_tstLINS_DevId840_C0_InTsk4 CGEN_stLINS_DevId840_C0_InTsk4;
} CGEN_tstInTsk4;

typedef struct
{
   uint32 u32OUT_DateandTime_NewSystemTime_001320;
   int8 i8OUT_DateandTime_HourOffset_001316;
   int8 i8OUT_DateandTime_MinuteOffset_001319;
   bool boOUT_DateandTime_SetTime_001321;
} CGEN_tstDATETIME_DevId557_C00_Data_OutTsk4;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageEnable_001712;
} CGEN_tstCDYRXB_DevId736_C23_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Date_DateTime_SetTime_Sts_DateTime_DIAG_001808;
   bool boOUT_PCAN_Tx_Date_DateTime_SetTime_Sts_MessageEnable_001814;
} CGEN_tstCDYTXB_DevId737_C211_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811;
   bool boOUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_MessageEnable_001816;
} CGEN_tstCDYTXB_DevId737_C212_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809;
   uint16 u16OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_DIAG_001810;
   bool boOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_MessageEnable_001815;
} CGEN_tstCDYTXB_DevId737_C213_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807;
   uint16 u16OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_DIAG_001806;
   bool boOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_MessageEnable_001813;
} CGEN_tstCDYTXB_DevId737_C214_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_001804;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_DIAG_001803;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_001802;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_DIAG_001801;
   bool boOUT_PCAN_Tx_Tsu_TSU_Sts_MessageEnable_001805;
} CGEN_tstCDYTXB_DevId737_C234_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Acc_Lin_Sts_BatteryVoltage_001647;
   bool boOUT_PCAN_Tx_Acc_Lin_Sts_Button_KL15_001648;
   bool boOUT_PCAN_Tx_Acc_Lin_Sts_MessageEnable_001677;
} CGEN_tstCDYTXB_DevId737_C294_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_X_002131;
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Y_002132;
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Z_002133;
   bool boOUT_PCAN_Tx_Acc_ACCELEROMETER_MessageEnable_002134;
} CGEN_tstCDYTXB_DevId737_C295_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_Tester_1_BSG_STATUS_BatteryVoltage_001395;
   uint8 u8OUT_Tester_1_BSG_STATUS_Button_KL15_001389;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_Normal_001390;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_OV1_001391;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_OV2_001392;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_UV1_001393;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_UV2_001394;
} CGEN_tstLINTX_DevId567_C01_Data_OutTsk4;

typedef struct
{
   bool boOUT_LIN_01_LinNetworkRequest1_001396;
   uint8 u8OUT_LIN_01_ScheduleTable_001397;
} CGEN_tstLINCH_DevId564_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_TSUD_DeviceEnable_001297;
   uint8 u8OUT_TSUD_SetDiagWriteOdoResponse_001304;
} CGEN_tstTSUD_DevId824_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_InertianSensor_Accelerometer_DeviceEnable_002135;
} CGEN_tstINSDA_DevId838_C00_Data_OutTsk4;

typedef struct
{
   uint8 au8OUT_LinSlave_SetFrameLss1B_002326[4];
   uint8 au8OUT_LinSlave_SetFrameMlfB_002327[4];
   bool boOUT_LinSlave_WakeupRequest_002328;
} CGEN_tstLINS_DevId840_C00_Data_OutTsk4;

typedef struct
{
   CGEN_tstLINTX_DevId567_C01_Data_OutTsk4 CGEN_stLINTX_DevId567_C01_Data_OutTsk4;
} CGEN_tstLINTX_DevId567_C0_OutTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C23_Data_OutTsk4 CGEN_stCDYRXB_DevId736_C23_Data_OutTsk4;
} CGEN_tstCDYRXB_DevId736_C2_OutTsk4;

typedef struct
{
   CGEN_tstCDYTXB_DevId737_C211_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C211_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C212_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C212_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C213_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C214_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C234_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C294_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C294_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C295_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4;
} CGEN_tstCDYTXB_DevId737_C2_OutTsk4;

typedef struct
{
   CGEN_tstLINTX_DevId567_C0_OutTsk4 CGEN_stLINTX_DevId567_C0_OutTsk4;
} CGEN_tstLINND_DevId565_C0_OutTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C00_Data_OutTsk4 CGEN_stINSDA_DevId838_C00_Data_OutTsk4;
} CGEN_tstINSDA_DevId838_C0_OutTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_OutTsk4 CGEN_stDATETIME_DevId557_C00_Data_OutTsk4;
} CGEN_tstDATETIME_DevId557_C0_OutTsk4;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk4 CGEN_stRAMD_DevId583_C00_Data_OutTsk4;
} CGEN_tstRAMD_DevId583_C0_OutTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_OutTsk4 CGEN_stCDYRXB_DevId736_C2_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C2_OutTsk4 CGEN_stCDYTXB_DevId737_C2_OutTsk4;
} CGEN_tstCANCH_DevId650_C2_OutTsk4;

typedef struct
{
   CGEN_tstLINND_DevId565_C0_OutTsk4 CGEN_stLINND_DevId565_C0_OutTsk4;
   CGEN_tstLINCH_DevId564_C00_Data_OutTsk4 CGEN_stLINCH_DevId564_C00_Data_OutTsk4;
} CGEN_tstLINCH_DevId564_C0_OutTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_OutTsk4 CGEN_stTSUD_DevId824_C00_Data_OutTsk4;
} CGEN_tstTSUD_DevId824_C0_OutTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C0_OutTsk4 CGEN_stINSDA_DevId838_C0_OutTsk4;
} CGEN_tstINSD_DevId837_C0_OutTsk4;

typedef struct
{
   CGEN_tstLINS_DevId840_C00_Data_OutTsk4 CGEN_stLINS_DevId840_C00_Data_OutTsk4;
} CGEN_tstLINS_DevId840_C0_OutTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_OutTsk4 CGEN_stDATETIME_DevId557_C0_OutTsk4;
   CGEN_tstRAMD_DevId583_C0_OutTsk4 CGEN_stRAMD_DevId583_C0_OutTsk4;
   CGEN_tstCANCH_DevId650_C2_OutTsk4 CGEN_stCANCH_DevId650_C2_OutTsk4;
   CGEN_tstLINCH_DevId564_C0_OutTsk4 CGEN_stLINCH_DevId564_C0_OutTsk4;
   CGEN_tstTSUD_DevId824_C0_OutTsk4 CGEN_stTSUD_DevId824_C0_OutTsk4;
   CGEN_tstINSD_DevId837_C0_OutTsk4 CGEN_stINSD_DevId837_C0_OutTsk4;
   CGEN_tstLINS_DevId840_C0_OutTsk4 CGEN_stLINS_DevId840_C0_OutTsk4;
} CGEN_tstOutTsk4;

typedef struct
{
   uint16 u16DIAG_DateandTime_LocalTime_DIAG_001318;
   uint16 u16DIAG_DateandTime_SetTime_DIAG_001322;
   uint16 u16DIAG_DateandTime_SystemTime_DIAG_001324;
} CGEN_tstDATETIME_DevId557_C00_Data_DiagTsk4;

typedef struct
{
   uint16 u16DIAG_TSUD_ShaftSpeed_DIAG_001301;
   uint16 u16DIAG_TSUD_VehicleSpeed_DIAG_001303;
} CGEN_tstTSUD_DevId824_C00_Data_DiagTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_DiagTsk4 CGEN_stDATETIME_DevId557_C00_Data_DiagTsk4;
} CGEN_tstDATETIME_DevId557_C0_DiagTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_DiagTsk4 CGEN_stTSUD_DevId824_C00_Data_DiagTsk4;
} CGEN_tstTSUD_DevId824_C0_DiagTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_DiagTsk4 CGEN_stDATETIME_DevId557_C0_DiagTsk4;
   CGEN_tstTSUD_DevId824_C0_DiagTsk4 CGEN_stTSUD_DevId824_C0_DiagTsk4;
} CGEN_tstDiagTsk4;

         extern CGEN_tstOutTsk4 CGEN_stOutTsk4;

         extern CGEN_tstInTsk4 CGEN_stInTsk4;

         extern CGEN_tstDiagTsk4 CGEN_stDiagTsk4;

         
         

         
         #define IN_NVM_Parameter_HOpenLoadIntervalTime_002692 (* (uint16 *)&CGEN_stInTsk3.CGEN_stNVM_DevId579_C0_InTsk3.CGEN_stNVMPAR_DevId581_C0_InTsk3.CGEN_stNVMPAR_DevId581_C00_Data_InTsk3.u16IN_NVM_Parameter_HOpenLoadIntervalTime_002692)
         #define IN_NVM_Parameter_ModelHoldMinTimeAfterPOR_002693 (* (uint16 *)&CGEN_stInTsk0.CGEN_stNVM_DevId579_C0_InTsk0.CGEN_stNVMPAR_DevId581_C0_InTsk0.CGEN_stNVMPAR_DevId581_C00_Data_InTsk0.u16IN_NVM_Parameter_ModelHoldMinTimeAfterPOR_002693)
         #define IN_NVM_Parameter_TrailerDetectionTime_002695 (* (uint8 *)&CGEN_stInTsk2.CGEN_stNVM_DevId579_C0_InTsk2.CGEN_stNVMPAR_DevId581_C0_InTsk2.CGEN_stNVMPAR_DevId581_C00_Data_InTsk2.u8IN_NVM_Parameter_TrailerDetectionTime_002695)
         #define IN_NVM_Parameter_HOpenLoadDetectTime_002691 (* (uint16 *)&CGEN_stInTsk3.CGEN_stNVM_DevId579_C0_InTsk3.CGEN_stNVMPAR_DevId581_C0_InTsk3.CGEN_stNVMPAR_DevId581_C00_Data_InTsk3.u16IN_NVM_Parameter_HOpenLoadDetectTime_002691)
         #define IN_NVM_Parameter_BlinkSourcePeriod_002687 (* (uint16 *)&CGEN_stInTsk2.CGEN_stNVM_DevId579_C0_InTsk2.CGEN_stNVMPAR_DevId581_C0_InTsk2.CGEN_stNVMPAR_DevId581_C00_Data_InTsk2.u16IN_NVM_Parameter_BlinkSourcePeriod_002687)
         #define IN_NVM_Parameter_HBrakeTime_002689 (* (uint16 *)&CGEN_stInTsk3.CGEN_stNVM_DevId579_C0_InTsk3.CGEN_stNVMPAR_DevId581_C0_InTsk3.CGEN_stNVMPAR_DevId581_C00_Data_InTsk3.u16IN_NVM_Parameter_HBrakeTime_002689)
         #define IN_NVM_Parameter_HMaxActivationTimeTime_002690 (* (uint16 *)&CGEN_stInTsk3.CGEN_stNVM_DevId579_C0_InTsk3.CGEN_stNVMPAR_DevId581_C0_InTsk3.CGEN_stNVMPAR_DevId581_C00_Data_InTsk3.u16IN_NVM_Parameter_HMaxActivationTimeTime_002690)
         #ifndef PARAM_ONLY
         #define OUT_DCAN_MessageForwardingEnable_001337 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stCANCH_DevId660_C00_Data_OutTsk1.boOUT_DCAN_MessageForwardingEnable_001337)
         #define OUT_ModelControl_ModelHold_000001 (* (bool *)&CGEN_stOutTsk0.CGEN_stMTHD_DevId576_C0_OutTsk0.CGEN_stMTHD_DevId576_C00_Data_OutTsk0.boOUT_ModelControl_ModelHold_000001)
         #define INOUT_RAMDevice_boSystemWake_000003 (* (bool *)PIACC_pvGetSignalAddress(9))
         #define INOUT_RAMDevice_boSystemWake_000003_In (* (bool *)PIACC_pvGetSignalAddress(9))
         #define INOUT_RAMDevice_boSystemWake_000003_Out (* (bool *)PIACC_pvGetSignalAddress(9))
         #define IN_DigitalInputs_IN_DIG_17_000016 (* (bool *)PIACC_pvGetSignalAddress(10))
         #define IN_DigitalInputs_IN_DIG_18_000018 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_18_000018)
         #define IN_DigitalInputs_IN_DIG_19_000020 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_19_000020)
         #define IN_DigitalInputs_IN_DIG_14_000010 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_14_000010)
         #define IN_DigitalInputs_IN_DIG_15_000012 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_15_000012)
         #define IN_DigitalInputs_IN_DIG_16_000014 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_16_000014)
         #define IN_DigitalInputs_IN_DIG_23_000028 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_23_000028)
         #define IN_DigitalInputs_IN_DIG_24_000030 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_24_000030)
         #define IN_DigitalInputs_IN_DIG_25_000032 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_25_000032)
         #define IN_DigitalInputs_IN_DIG_20_000022 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_20_000022)
         #define IN_DigitalInputs_IN_DIG_21_000024 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_21_000024)
         #define IN_DigitalInputs_IN_DIG_22_000026 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_22_000026)
         #define IN_DigitalInputs_IN_DIG_13_000008 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_13_000008)
         #define IN_DigitalInputs_IN_DIG_04_000039 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_04_000039)
         #define IN_DigitalInputs_IN_DIG_05_000087 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_05_000087)
         #define IN_DigitalInputs_IN_DIG_06_000092 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_06_000092)
         #define IN_DigitalInputs_IN_DIG_01_000004 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_01_000004)
         #define IN_DigitalInputs_IN_DIG_02_000035 (* (bool *)PIACC_pvGetSignalAddress(27))
         #define IN_DigitalInputs_IN_DIG_03_000037 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_03_000037)
         #define IN_DigitalInputs_IN_DIG_10_000096 (* (bool *)PIACC_pvGetSignalAddress(29))
         #define IN_DigitalInputs_IN_DIG_11_000098 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_11_000098)
         #define IN_DigitalInputs_IN_DIG_12_000100 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_12_000100)
         #define IN_DigitalInputs_IN_DIG_07_000006 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_07_000006)
         #define IN_DigitalInputs_IN_DIG_08_000007 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_08_000007)
         #define IN_DigitalInputs_IN_DIG_09_000094 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_09_000094)
         #define IN_DigitalInputs_IN_DIG_41_000070 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_41_000070)
         #define IN_DigitalInputs_IN_DIG_42_000072 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_42_000072)
         #define IN_DigitalInputs_IN_DIG_43_000074 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_43_000074)
         #define IN_DigitalInputs_IN_DIG_38_000064 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_38_000064)
         #define IN_DigitalInputs_IN_DIG_39_000066 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_39_000066)
         #define IN_DigitalInputs_IN_DIG_40_000068 (* (bool *)PIACC_pvGetSignalAddress(40))
         #define IN_DigitalInputs_IN_DIG_48_000082 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_48_000082)
         #define IN_DigitalInputs_IN_DIG_49_000084 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_49_000084)
         #define IN_DigitalInputs_IN_DIG_50_000086 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_50_000086)
         #define IN_DigitalInputs_IN_DIG_44_000076 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_44_000076)
         #define IN_DigitalInputs_IN_DIG_45_000078 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_45_000078)
         #define IN_DigitalInputs_IN_DIG_46_000080 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_46_000080)
         #define IN_DigitalInputs_IN_DIG_29_000046 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_29_000046)
         #define IN_DigitalInputs_IN_DIG_30_000048 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_30_000048)
         #define IN_DigitalInputs_IN_DIG_31_000050 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_31_000050)
         #define IN_DigitalInputs_IN_DIG_26_000034 (* (bool *)PIACC_pvGetSignalAddress(50))
         #define IN_DigitalInputs_IN_DIG_27_000042 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_27_000042)
         #define IN_DigitalInputs_IN_DIG_28_000044 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_28_000044)
         #define IN_DigitalInputs_IN_DIG_35_000058 (* (bool *)PIACC_pvGetSignalAddress(53))
         #define IN_DigitalInputs_IN_DIG_36_000060 (* (bool *)PIACC_pvGetSignalAddress(54))
         #define IN_DigitalInputs_IN_DIG_37_000062 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_37_000062)
         #define IN_DigitalInputs_IN_DIG_32_000052 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_32_000052)
         #define IN_DigitalInputs_IN_DIG_33_000054 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_33_000054)
         #define IN_DigitalInputs_IN_DIG_34_000056 (* (bool *)&CGEN_stInTsk2.CGEN_stINDIG_DevId562_C0_InTsk2.CGEN_stINDIG_DevId562_C00_Data_InTsk2.boIN_DigitalInputs_IN_DIG_34_000056)
         #define DIAG_DigitalInputs_IN_DIG_01_DIAG_000005 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_01_DIAG_000005)
         #define DIAG_DigitalInputs_IN_DIG_17_DIAG_000017 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_17_DIAG_000017)
         #define DIAG_DigitalInputs_IN_DIG_18_DIAG_000019 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_18_DIAG_000019)
         #define DIAG_DigitalInputs_IN_DIG_19_DIAG_000021 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_19_DIAG_000021)
         #define DIAG_DigitalInputs_IN_DIG_14_DIAG_000011 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_14_DIAG_000011)
         #define DIAG_DigitalInputs_IN_DIG_15_DIAG_000013 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_15_DIAG_000013)
         #define DIAG_DigitalInputs_IN_DIG_16_DIAG_000015 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_16_DIAG_000015)
         #define DIAG_DigitalInputs_IN_DIG_23_DIAG_000029 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_23_DIAG_000029)
         #define DIAG_DigitalInputs_IN_DIG_24_DIAG_000031 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_24_DIAG_000031)
         #define DIAG_DigitalInputs_IN_DIG_25_DIAG_000033 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_25_DIAG_000033)
         #define DIAG_DigitalInputs_IN_DIG_20_DIAG_000023 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_20_DIAG_000023)
         #define DIAG_DigitalInputs_IN_DIG_21_DIAG_000025 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_21_DIAG_000025)
         #define DIAG_DigitalInputs_IN_DIG_22_DIAG_000027 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_22_DIAG_000027)
         #define DIAG_DigitalInputs_IN_DIG_05_DIAG_000088 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_05_DIAG_000088)
         #define DIAG_DigitalInputs_IN_DIG_06_DIAG_000093 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_06_DIAG_000093)
         #define DIAG_DigitalInputs_IN_DIG_07_DIAG_000089 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_07_DIAG_000089)
         #define DIAG_DigitalInputs_IN_DIG_02_DIAG_000036 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_02_DIAG_000036)
         #define DIAG_DigitalInputs_IN_DIG_03_DIAG_000038 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_03_DIAG_000038)
         #define DIAG_DigitalInputs_IN_DIG_04_DIAG_000040 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_04_DIAG_000040)
         #define DIAG_DigitalInputs_IN_DIG_11_DIAG_000099 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_11_DIAG_000099)
         #define DIAG_DigitalInputs_IN_DIG_12_DIAG_000101 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_12_DIAG_000101)
         #define DIAG_DigitalInputs_IN_DIG_13_DIAG_000009 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_13_DIAG_000009)
         #define DIAG_DigitalInputs_IN_DIG_08_DIAG_000090 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_08_DIAG_000090)
         #define DIAG_DigitalInputs_IN_DIG_09_DIAG_000095 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_09_DIAG_000095)
         #define DIAG_DigitalInputs_IN_DIG_10_DIAG_000097 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_10_DIAG_000097)
         #define DIAG_DigitalInputs_IN_DIG_41_DIAG_000071 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_41_DIAG_000071)
         #define DIAG_DigitalInputs_IN_DIG_42_DIAG_000073 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_42_DIAG_000073)
         #define DIAG_DigitalInputs_IN_DIG_43_DIAG_000075 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_43_DIAG_000075)
         #define DIAG_DigitalInputs_IN_DIG_38_DIAG_000065 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_38_DIAG_000065)
         #define DIAG_DigitalInputs_IN_DIG_39_DIAG_000067 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_39_DIAG_000067)
         #define DIAG_DigitalInputs_IN_DIG_40_DIAG_000069 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_40_DIAG_000069)
         #define DIAG_DigitalInputs_IN_DIG_48_DIAG_000083 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_48_DIAG_000083)
         #define DIAG_DigitalInputs_IN_DIG_49_DIAG_000085 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_49_DIAG_000085)
         #define DIAG_DigitalInputs_IN_DIG_50_DIAG_000091 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_50_DIAG_000091)
         #define DIAG_DigitalInputs_IN_DIG_44_DIAG_000077 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_44_DIAG_000077)
         #define DIAG_DigitalInputs_IN_DIG_45_DIAG_000079 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_45_DIAG_000079)
         #define DIAG_DigitalInputs_IN_DIG_46_DIAG_000081 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_46_DIAG_000081)
         #define DIAG_DigitalInputs_IN_DIG_29_DIAG_000047 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_29_DIAG_000047)
         #define DIAG_DigitalInputs_IN_DIG_30_DIAG_000049 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_30_DIAG_000049)
         #define DIAG_DigitalInputs_IN_DIG_31_DIAG_000051 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_31_DIAG_000051)
         #define DIAG_DigitalInputs_IN_DIG_26_DIAG_000041 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_26_DIAG_000041)
         #define DIAG_DigitalInputs_IN_DIG_27_DIAG_000043 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_27_DIAG_000043)
         #define DIAG_DigitalInputs_IN_DIG_28_DIAG_000045 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_28_DIAG_000045)
         #define DIAG_DigitalInputs_IN_DIG_35_DIAG_000059 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_35_DIAG_000059)
         #define DIAG_DigitalInputs_IN_DIG_36_DIAG_000061 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_36_DIAG_000061)
         #define DIAG_DigitalInputs_IN_DIG_37_DIAG_000063 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_37_DIAG_000063)
         #define DIAG_DigitalInputs_IN_DIG_32_DIAG_000053 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_32_DIAG_000053)
         #define DIAG_DigitalInputs_IN_DIG_33_DIAG_000055 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_33_DIAG_000055)
         #define DIAG_DigitalInputs_IN_DIG_34_DIAG_000057 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINDIG_DevId562_C0_DiagTsk2.CGEN_stINDIG_DevId562_C00_Data_DiagTsk2.u16DIAG_DigitalInputs_IN_DIG_34_DIAG_000057)
         #define OUT_DigitalOutputsSTATIC_OUT_06_000261 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_06_000261)
         #define OUT_DigitalOutputsSTATIC_OUT_06_TD_START_000295 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_06_TD_START_000295)
         #define OUT_DigitalOutputsSTATIC_OUT_04_TD_START_000320 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_04_TD_START_000320)
         #define OUT_DigitalOutputsSTATIC_OUT_05_000258 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_05_000258)
         #define OUT_DigitalOutputsSTATIC_OUT_08_000297 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_08_000297)
         #define OUT_DigitalOutputsSTATIC_OUT_08_TD_START_000321 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_08_TD_START_000321)
         #define OUT_DigitalOutputsSTATIC_OUT_07_000288 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_07_000288)
         #define OUT_DigitalOutputsSTATIC_OUT_07_TD_START_000296 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_07_TD_START_000296)
         #define OUT_DigitalOutputsSTATIC_OUT_04_000255 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_04_000255)
         #define OUT_DigitalOutputsSTATIC_IN_ANA_10_SWT1_002287 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_IN_ANA_10_SWT1_002287)
         #define OUT_DigitalOutputsSTATIC_IN_ANA_11_SWT1_002288 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_IN_ANA_11_SWT1_002288)
         #define OUT_DigitalOutputsSTATIC_IN_ANA_08_SWT1_002285 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_IN_ANA_08_SWT1_002285)
         #define OUT_DigitalOutputsSTATIC_IN_ANA_09_SWT1_002286 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_IN_ANA_09_SWT1_002286)
         #define OUT_DigitalOutputsSTATIC_OUT_02_000249 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_02_000249)
         #define OUT_DigitalOutputsSTATIC_OUT_03_000252 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_03_000252)
         #define OUT_DigitalOutputsSTATIC_OUT_01_000304 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_01_000304)
         #define OUT_DigitalOutputsSTATIC_OUT_01_TD_START_000315 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_01_TD_START_000315)
         #define OUT_DigitalOutputsSTATIC_OUT_16_000274 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_16_000274)
         #define OUT_DigitalOutputsSTATIC_OUT_17_000277 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_17_000277)
         #define OUT_DigitalOutputsSTATIC_OUT_15_000343 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_15_000343)
         #define OUT_DigitalOutputsSTATIC_OUT_15_TD_START_000353 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_15_TD_START_000353)
         #define OUT_DigitalOutputsSTATIC_OUT_SUP_ANA_02_000341 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_02_000341)
         #define OUT_DigitalOutputsSTATIC_OUT_SUP_ANA_03_000342 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_03_000342)
         #define OUT_DigitalOutputsSTATIC_OUT_19_000309 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_19_000309)
         #define OUT_DigitalOutputsSTATIC_OUT_SUP_ANA_01_000340 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_01_000340)
         #define OUT_DigitalOutputsSTATIC_OUT_14_TD_START_000352 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_14_TD_START_000352)
         #define OUT_DigitalOutputsSTATIC_OUT_11_000271 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_11_000271)
         #define OUT_DigitalOutputsSTATIC_OUT_12_000283 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_12_000283)
         #define OUT_DigitalOutputsSTATIC_OUT_09_000266 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_09_000266)
         #define OUT_DigitalOutputsSTATIC_OUT_10_000268 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_10_000268)
         #define OUT_DigitalOutputsSTATIC_OUT_13_TD_START_000351 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_13_TD_START_000351)
         #define OUT_DigitalOutputsSTATIC_OUT_14_000333 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_14_000333)
         #define OUT_DigitalOutputsSTATIC_OUT_12_TD_START_000350 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_12_TD_START_000350)
         #define OUT_DigitalOutputsSTATIC_OUT_13_000326 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId563_C0_OutTsk2.CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2.boOUT_DigitalOutputsSTATIC_OUT_13_000326)
         #define DIAG_DigitalOutputsSTATIC_OUT_01_DIAG_000305 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_01_DIAG_000305)
         #define DIAG_DigitalOutputsSTATIC_OUT_19_DIAG_000310 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_19_DIAG_000310)
         #define DIAG_DigitalOutputsSTATIC_OUT_11_DIAG_000272 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_11_DIAG_000272)
         #define DIAG_DigitalOutputsSTATIC_OUT_12_DIAG_000284 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_12_DIAG_000284)
         #define DIAG_DigitalOutputsSTATIC_OUT_09_DIAG_000265 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_09_DIAG_000265)
         #define DIAG_DigitalOutputsSTATIC_OUT_10_DIAG_000269 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_10_DIAG_000269)
         #define DIAG_DigitalOutputsSTATIC_OUT_16_DIAG_000275 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_16_DIAG_000275)
         #define DIAG_DigitalOutputsSTATIC_OUT_17_DIAG_000278 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_17_DIAG_000278)
         #define DIAG_DigitalOutputsSTATIC_OUT_14_DIAG_000334 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_14_DIAG_000334)
         #define DIAG_DigitalOutputsSTATIC_OUT_15_DIAG_000344 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_15_DIAG_000344)
         #define DIAG_DigitalOutputsSTATIC_OUT_03_DIAG_000253 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_03_DIAG_000253)
         #define DIAG_DigitalOutputsSTATIC_OUT_04_DIAG_000256 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_04_DIAG_000256)
         #define DIAG_DigitalOutputsSTATIC_OUT_13_DIAG_000327 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_13_DIAG_000327)
         #define DIAG_DigitalOutputsSTATIC_OUT_02_DIAG_000250 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_02_DIAG_000250)
         #define DIAG_DigitalOutputsSTATIC_OUT_06_DIAG_000262 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_06_DIAG_000262)
         #define DIAG_DigitalOutputsSTATIC_OUT_07_DIAG_000289 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_07_DIAG_000289)
         #define DIAG_DigitalOutputsSTATIC_OUT_08_DIAG_000298 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_08_DIAG_000298)
         #define DIAG_DigitalOutputsSTATIC_OUT_05_DIAG_000259 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_05_DIAG_000259)
         #define IN_DigitalOutputsSTATIC_OUT_15_SENSE_000345 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_000345)
         #define IN_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_002218 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_002218)
         #define IN_DigitalOutputsSTATIC_OUT_14_TD_000338 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_14_TD_000338)
         #define IN_DigitalOutputsSTATIC_OUT_14_SENSE_000335 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_000335)
         #define IN_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_002216 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_002216)
         #define IN_DigitalOutputsSTATIC_OUT_19_SENSE_000311 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_19_SENSE_000311)
         #define IN_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_002206 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_002206)
         #define IN_DigitalOutputsSTATIC_OUT_17_SENSE_000279 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_17_SENSE_000279)
         #define IN_DigitalOutputsSTATIC_OUT_15_TD_000348 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_15_TD_000348)
         #define IN_DigitalOutputsSTATIC_OUT_16_SENSE_000276 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_16_SENSE_000276)
         #define IN_DigitalOutputsSTATIC_OUT_13_TD_000331 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_13_TD_000331)
         #define IN_DigitalOutputsSTATIC_OUT_06_SENSE_000263 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_000263)
         #define IN_DigitalOutputsSTATIC_OUT_05_SENSE_000260 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_05_SENSE_000260)
         #define IN_DigitalOutputsSTATIC_OUT_04_TD_000318 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_04_TD_000318)
         #define IN_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_002202 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_002202)
         #define IN_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_002204 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_002204)
         #define IN_DigitalOutputsSTATIC_OUT_07_SENSE_000290 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_000290)
         #define IN_DigitalOutputsSTATIC_OUT_06_TD_000286 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_06_TD_000286)
         #define IN_DigitalOutputsSTATIC_OUT_01_TD_000314 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_01_TD_000314)
         #define IN_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_002208 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_002208)
         #define IN_DigitalOutputsSTATIC_OUT_01_SENSE_000306 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_000306)
         #define IN_DigitalOutputsSTATIC_OUT_02_SENSE_000251 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_02_SENSE_000251)
         #define IN_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_002210 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_002210)
         #define IN_DigitalOutputsSTATIC_OUT_04_SENSE_000257 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_000257)
         #define IN_DigitalOutputsSTATIC_OUT_03_SENSE_000254 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_03_SENSE_000254)
         #define IN_DigitalOutputsSTATIC_OUT_08_SENSE_000299 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_000299)
         #define IN_DigitalOutputsSTATIC_OUT_10_SENSE_000270 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_10_SENSE_000270)
         #define IN_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_002212 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_002212)
         #define IN_DigitalOutputsSTATIC_OUT_08_TD_000302 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_08_TD_000302)
         #define IN_DigitalOutputsSTATIC_OUT_11_SENSE_000273 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_11_SENSE_000273)
         #define IN_DigitalOutputsSTATIC_OUT_09_SENSE_000267 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_09_SENSE_000267)
         #define IN_DigitalOutputsSTATIC_OUT_12_SENSE_000285 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_000285)
         #define IN_DigitalOutputsSTATIC_OUT_07_TD_000293 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_07_TD_000293)
         #define IN_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_002214 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_002214)
         #define IN_DigitalOutputsSTATIC_OUT_12_TD_000324 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.boIN_DigitalOutputsSTATIC_OUT_12_TD_000324)
         #define IN_DigitalOutputsSTATIC_OUT_13_SENSE_000328 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId563_C0_InTsk2.CGEN_stOUTDIG_DevId563_C00_Data_InTsk2.u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_000328)
         #define DIAG_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_DIAG_002211 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_DIAG_002211)
         #define DIAG_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_DIAG_002203 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_DIAG_002203)
         #define DIAG_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_DIAG_002217 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_DIAG_002217)
         #define DIAG_DigitalOutputsSTATIC_OUT_01_TD_DIAG_000264 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_01_TD_DIAG_000264)
         #define DIAG_DigitalOutputsSTATIC_OUT_04_TD_DIAG_000319 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_04_TD_DIAG_000319)
         #define DIAG_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_DIAG_002209 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_DIAG_002209)
         #define DIAG_DigitalOutputsSTATIC_OUT_06_TD_DIAG_000287 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_06_TD_DIAG_000287)
         #define DIAG_DigitalOutputsSTATIC_OUT_12_TD_DIAG_000325 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_12_TD_DIAG_000325)
         #define DIAG_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_DIAG_002213 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_DIAG_002213)
         #define DIAG_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_DIAG_002215 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_DIAG_002215)
         #define DIAG_DigitalOutputsSTATIC_OUT_14_TD_DIAG_000339 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_14_TD_DIAG_000339)
         #define DIAG_DigitalOutputsSTATIC_OUT_13_TD_DIAG_000332 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_13_TD_DIAG_000332)
         #define DIAG_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_DIAG_002219 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_DIAG_002219)
         #define DIAG_DigitalOutputsSTATIC_OUT_07_TD_DIAG_000294 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_07_TD_DIAG_000294)
         #define DIAG_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_DIAG_002205 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_DIAG_002205)
         #define DIAG_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_DIAG_002207 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_DIAG_002207)
         #define DIAG_DigitalOutputsSTATIC_OUT_15_TD_DIAG_000349 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_15_TD_DIAG_000349)
         #define DIAG_DigitalOutputsSTATIC_OUT_08_TD_DIAG_000303 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId563_C0_DiagTsk2.CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2.u16DIAG_DigitalOutputsSTATIC_OUT_08_TD_DIAG_000303)
         #define IN_AnalogInputs_IN_ANA_06_000633 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_06_000633)
         #define IN_AnalogInputs_IN_ANA_05_000631 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_05_000631)
         #define IN_AnalogInputs_IN_ANA_08_SEL1_000639 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_08_SEL1_000639)
         #define IN_AnalogInputs_IN_ANA_07_000637 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_07_000637)
         #define IN_AnalogInputs_IN_ANA_02_000625 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_02_000625)
         #define IN_AnalogInputs_IN_ANA_01_000634 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_01_000634)
         #define IN_AnalogInputs_IN_ANA_04_000629 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_04_000629)
         #define IN_AnalogInputs_IN_ANA_03_000627 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_03_000627)
         #define IN_AnalogInputs_IN_ANA_10_SEL2_002278 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_10_SEL2_002278)
         #define IN_AnalogInputs_IN_ANA_11_SEL1_000645 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_11_SEL1_000645)
         #define IN_AnalogInputs_IN_ANA_11_SEL2_002280 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_11_SEL2_002280)
         #define IN_AnalogInputs_IN_ANA_10_SEL1_000643 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_10_SEL1_000643)
         #define IN_AnalogInputs_IN_ANA_08_SEL2_002274 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_08_SEL2_002274)
         #define IN_AnalogInputs_IN_ANA_09_SEL1_000641 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_09_SEL1_000641)
         #define IN_AnalogInputs_IN_ANA_09_SEL2_002276 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId786_C1_InTsk2.CGEN_stINANA_DevId786_C10_Data_InTsk2.u32IN_AnalogInputs_IN_ANA_09_SEL2_002276)
         #define DIAG_AnalogInputs_IN_ANA_01_DIAG_000635 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_01_DIAG_000635)
         #define DIAG_AnalogInputs_IN_ANA_06_DIAG_000636 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_06_DIAG_000636)
         #define DIAG_AnalogInputs_IN_ANA_07_DIAG_000638 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_07_DIAG_000638)
         #define DIAG_AnalogInputs_IN_ANA_08_SEL1_DIAG_000640 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_08_SEL1_DIAG_000640)
         #define DIAG_AnalogInputs_IN_ANA_05_DIAG_000632 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_05_DIAG_000632)
         #define DIAG_AnalogInputs_IN_ANA_02_DIAG_000626 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_02_DIAG_000626)
         #define DIAG_AnalogInputs_IN_ANA_03_DIAG_000628 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_03_DIAG_000628)
         #define DIAG_AnalogInputs_IN_ANA_04_DIAG_000630 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_04_DIAG_000630)
         #define DIAG_AnalogInputs_IN_ANA_10_SEL2_DIAG_002279 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_10_SEL2_DIAG_002279)
         #define DIAG_AnalogInputs_IN_ANA_11_SEL1_DIAG_000646 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_11_SEL1_DIAG_000646)
         #define DIAG_AnalogInputs_IN_ANA_11_SEL2_DIAG_002281 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_11_SEL2_DIAG_002281)
         #define DIAG_AnalogInputs_IN_ANA_10_SEL1_DIAG_000644 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_10_SEL1_DIAG_000644)
         #define DIAG_AnalogInputs_IN_ANA_08_SEL2_DIAG_002275 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_08_SEL2_DIAG_002275)
         #define DIAG_AnalogInputs_IN_ANA_09_SEL1_DIAG_000642 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_09_SEL1_DIAG_000642)
         #define DIAG_AnalogInputs_IN_ANA_09_SEL2_DIAG_002277 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId786_C1_DiagTsk2.CGEN_stINANA_DevId786_C10_Data_DiagTsk2.u16DIAG_AnalogInputs_IN_ANA_09_SEL2_DIAG_002277)
         #define IN_AnalogInputsPWR_IN_PWR_G2_000725 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G2_000725)
         #define IN_AnalogInputsPWR_IN_PWR_G3_000733 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G3_000733)
         #define IN_AnalogInputsPWR_IN_PWR_000721 (* (uint32 *)PIACC_pvGetSignalAddress(246))
         #define IN_AnalogInputsPWR_IN_PWR_G1_000723 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G1_000723)
         #define IN_AnalogInputsPWR_IN_PWR_G7_000731 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G7_000731)
         #define IN_AnalogInputsPWR_IN_PWR_G5_000729 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G5_000729)
         #define IN_AnalogInputsPWR_IN_PWR_G4_000727 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId520_C0_InTsk2.CGEN_stINANA_DevId520_C00_Data_InTsk2.u16IN_AnalogInputsPWR_IN_PWR_G4_000727)
         #define DIAG_AnalogInputsPWR_IN_PWR_DIAG_000722 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_DIAG_000722)
         #define DIAG_AnalogInputsPWR_IN_PWR_G3_DIAG_000734 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G3_DIAG_000734)
         #define DIAG_AnalogInputsPWR_IN_PWR_G2_DIAG_000726 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G2_DIAG_000726)
         #define DIAG_AnalogInputsPWR_IN_PWR_G1_DIAG_000724 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G1_DIAG_000724)
         #define DIAG_AnalogInputsPWR_IN_PWR_G7_DIAG_000732 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G7_DIAG_000732)
         #define DIAG_AnalogInputsPWR_IN_PWR_G5_DIAG_000730 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G5_DIAG_000730)
         #define DIAG_AnalogInputsPWR_IN_PWR_G4_DIAG_000728 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId520_C0_DiagTsk2.CGEN_stINANA_DevId520_C00_Data_DiagTsk2.u16DIAG_AnalogInputsPWR_IN_PWR_G4_DIAG_000728)
         #define IN_AnalogSupply_OUT_ANA_PWR_02_000746 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId785_C2_InTsk2.CGEN_stINANA_DevId785_C20_Data_InTsk2.u16IN_AnalogSupply_OUT_ANA_PWR_02_000746)
         #define IN_AnalogSupply_OUT_ANA_PWR_01_000744 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId785_C2_InTsk2.CGEN_stINANA_DevId785_C20_Data_InTsk2.u16IN_AnalogSupply_OUT_ANA_PWR_01_000744)
         #define IN_AnalogSupply_OUT_ANA_PWR_03_000748 (* (uint16 *)&CGEN_stInTsk2.CGEN_stINANA_DevId785_C2_InTsk2.CGEN_stINANA_DevId785_C20_Data_InTsk2.u16IN_AnalogSupply_OUT_ANA_PWR_03_000748)
         #define DIAG_AnalogSupply_OUT_ANA_PWR_01_DIAG_000745 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId785_C2_DiagTsk2.CGEN_stINANA_DevId785_C20_Data_DiagTsk2.u16DIAG_AnalogSupply_OUT_ANA_PWR_01_DIAG_000745)
         #define DIAG_AnalogSupply_OUT_ANA_PWR_02_DIAG_000747 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId785_C2_DiagTsk2.CGEN_stINANA_DevId785_C20_Data_DiagTsk2.u16DIAG_AnalogSupply_OUT_ANA_PWR_02_DIAG_000747)
         #define DIAG_AnalogSupply_OUT_ANA_PWR_03_DIAG_000749 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId785_C2_DiagTsk2.CGEN_stINANA_DevId785_C20_Data_DiagTsk2.u16DIAG_AnalogSupply_OUT_ANA_PWR_03_DIAG_000749)
         #define IN_AnalogInputsCoolant_IN_ANA_12_000692 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId798_C3_InTsk2.CGEN_stINANA_DevId798_C30_Data_InTsk2.u32IN_AnalogInputsCoolant_IN_ANA_12_000692)
         #define IN_AnalogInputsCoolant_IN_ANA_13_000694 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId798_C3_InTsk2.CGEN_stINANA_DevId798_C30_Data_InTsk2.u32IN_AnalogInputsCoolant_IN_ANA_13_000694)
         #define DIAG_AnalogInputsCoolant_IN_ANA_12_DIAG_000693 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId798_C3_DiagTsk2.CGEN_stINANA_DevId798_C30_Data_DiagTsk2.u16DIAG_AnalogInputsCoolant_IN_ANA_12_DIAG_000693)
         #define DIAG_AnalogInputsCoolant_IN_ANA_13_DIAG_000695 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId798_C3_DiagTsk2.CGEN_stINANA_DevId798_C30_Data_DiagTsk2.u16DIAG_AnalogInputsCoolant_IN_ANA_13_DIAG_000695)
         #define IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_000696 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId799_C4_InTsk2.CGEN_stINANA_DevId799_C40_Data_InTsk2.u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_000696)
         #define IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_000698 (* (uint32 *)&CGEN_stInTsk2.CGEN_stINANA_DevId799_C4_InTsk2.CGEN_stINANA_DevId799_C40_Data_InTsk2.u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_000698)
         #define DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_DIAG_000697 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId799_C4_DiagTsk2.CGEN_stINANA_DevId799_C40_Data_DiagTsk2.u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_DIAG_000697)
         #define DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_DIAG_000699 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stINANA_DevId799_C4_DiagTsk2.CGEN_stINANA_DevId799_C40_Data_DiagTsk2.u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_DIAG_000699)
         #define OUT_DigitalOutputPWM_OUT_21_PWM_000786 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_21_PWM_000786)
         #define OUT_DigitalOutputPWM_OUT_21_TD_START_000793 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.boOUT_DigitalOutputPWM_OUT_21_TD_START_000793)
         #define OUT_DigitalOutputPWM_OUT_20_TD_START_000785 (* (bool *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.boOUT_DigitalOutputPWM_OUT_20_TD_START_000785)
         #define OUT_DigitalOutputPWM_OUT_18_PWM_002282 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_18_PWM_002282)
         #define OUT_DigitalOutputPWM_OUT_20_PWM_000799 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_20_PWM_000799)
         #define OUT_DigitalOutputPWM_OUT_22_PWM_000766 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_22_PWM_000766)
         #define OUT_DigitalOutputPWM_OUT_26_PWM_000778 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_26_PWM_000778)
         #define OUT_DigitalOutputPWM_OUT_27_PWM_000796 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_27_PWM_000796)
         #define OUT_DigitalOutputPWM_OUT_25_PWM_000775 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_25_PWM_000775)
         #define OUT_DigitalOutputPWM_OUT_23_PWM_000769 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_23_PWM_000769)
         #define OUT_DigitalOutputPWM_OUT_24_PWM_000772 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stOUTDIG_DevId592_C1_OutTsk2.CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2.u8OUT_DigitalOutputPWM_OUT_24_PWM_000772)
         #define DIAG_DigitalOutputPWM_OUT_18_PWM_DIAG_002283 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_18_PWM_DIAG_002283)
         #define DIAG_DigitalOutputPWM_OUT_27_PWM_DIAG_000797 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_27_PWM_DIAG_000797)
         #define DIAG_DigitalOutputPWM_OUT_26_PWM_DIAG_000794 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_26_PWM_DIAG_000794)
         #define DIAG_DigitalOutputPWM_OUT_24_PWM_DIAG_000773 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_24_PWM_DIAG_000773)
         #define DIAG_DigitalOutputPWM_OUT_25_PWM_DIAG_000776 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_25_PWM_DIAG_000776)
         #define DIAG_DigitalOutputPWM_OUT_22_PWM_DIAG_000767 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_22_PWM_DIAG_000767)
         #define DIAG_DigitalOutputPWM_OUT_20_PWM_DIAG_000779 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_20_PWM_DIAG_000779)
         #define DIAG_DigitalOutputPWM_OUT_23_PWM_DIAG_000770 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_23_PWM_DIAG_000770)
         #define DIAG_DigitalOutputPWM_OUT_21_PWM_DIAG_000787 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_21_PWM_DIAG_000787)
         #define IN_DigitalOutputPWM_OUT_26_SENSE_000795 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_26_SENSE_000795)
         #define IN_DigitalOutputPWM_OUT_27_SENSE_000798 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_27_SENSE_000798)
         #define IN_DigitalOutputPWM_OUT_21_SENSE_PULSE_002222 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_21_SENSE_PULSE_002222)
         #define IN_DigitalOutputPWM_OUT_25_SENSE_000777 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_25_SENSE_000777)
         #define IN_DigitalOutputPWM_OUT_18_SENSE_002284 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_18_SENSE_002284)
         #define IN_DigitalOutputPWM_OUT_20_TD_000783 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.boIN_DigitalOutputPWM_OUT_20_TD_000783)
         #define IN_DigitalOutputPWM_OUT_20_SENSE_000780 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_20_SENSE_000780)
         #define IN_DigitalOutputPWM_OUT_20_SENSE_PULSE_002220 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_20_SENSE_PULSE_002220)
         #define IN_DigitalOutputPWM_OUT_21_SENSE_000788 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_21_SENSE_000788)
         #define IN_DigitalOutputPWM_OUT_23_SENSE_000771 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_23_SENSE_000771)
         #define IN_DigitalOutputPWM_OUT_24_SENSE_000774 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_24_SENSE_000774)
         #define IN_DigitalOutputPWM_OUT_21_TD_000791 (* (bool *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.boIN_DigitalOutputPWM_OUT_21_TD_000791)
         #define IN_DigitalOutputPWM_OUT_22_SENSE_000768 (* (uint16 *)&CGEN_stInTsk2.CGEN_stOUTDIG_DevId592_C1_InTsk2.CGEN_stOUTDIG_DevId592_C10_Data_InTsk2.u16IN_DigitalOutputPWM_OUT_22_SENSE_000768)
         #define DIAG_DigitalOutputPWM_OUT_21_TD_DIAG_000792 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_21_TD_DIAG_000792)
         #define DIAG_DigitalOutputPWM_OUT_20_SENSE_PULSE_DIAG_002221 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_20_SENSE_PULSE_DIAG_002221)
         #define DIAG_DigitalOutputPWM_OUT_21_SENSE_PULSE_DIAG_002223 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_21_SENSE_PULSE_DIAG_002223)
         #define DIAG_DigitalOutputPWM_OUT_20_TD_DIAG_000784 (* (uint16 *)&CGEN_stDiagTsk2.CGEN_stOUTDIG_DevId592_C1_DiagTsk2.CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2.u16DIAG_DigitalOutputPWM_OUT_20_TD_DIAG_000784)
         #define OUT_MCANMaster_DeviceEnable_000800 (* (bool *)&CGEN_stOutTsk3.CGEN_stMCANM_DevId619_C1_OutTsk3.CGEN_stMCANM_DevId619_C10_Data_OutTsk3.boOUT_MCANMaster_DeviceEnable_000800)
         #define OUT_ACAN_MessageForwardingEnable_002356 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId617_C1_OutTsk1.CGEN_stCANCH_DevId617_C10_Data_OutTsk1.boOUT_ACAN_MessageForwardingEnable_002356)
         #define OUT_ACAN_BSG_EXPA_OUT_07_HB_000886 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_07_HB_000886)
         #define OUT_ACAN_BSG_EXPA_OUT_05_HB_000891 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_05_HB_000891)
         #define OUT_ACAN_BSG_EXPA_OUT_OLD_03_000895 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_OLD_03_000895)
         #define OUT_ACAN_BSG_EXPA_OUT_OLD_04_000896 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_OLD_04_000896)
         #define OUT_ACAN_BSG_EXPA_OUT_08_HB_000897 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_08_HB_000897)
         #define OUT_ACAN_BSG_EXPA_OUT_06_HB_000899 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_06_HB_000899)
         #define OUT_ACAN_BSG_EXPA_OUT_03_000902 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_03_000902)
         #define OUT_ACAN_BSG_EXPA_OUT_04_000905 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_04_000905)
         #define OUT_ACAN_BSG_EXPA_OUT_02_HB_000908 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_02_HB_000908)
         #define OUT_ACAN_BSG_EXPA_OUT_13_000911 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_13_000911)
         #define OUT_ACAN_BSG_EXPA_OUT_26_000913 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_26_000913)
         #define OUT_ACAN_BSG_EXPA_OUT_28_000916 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_28_000916)
         #define OUT_ACAN_BSG_EXPA_OUT_27_000919 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_27_000919)
         #define OUT_ACAN_BSG_EXPA_OUT_16_000921 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_16_000921)
         #define OUT_ACAN_BSG_EXPA_OUT_15_000924 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_15_000924)
         #define OUT_ACAN_BSG_EXPA_OUT_24_000927 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_24_000927)
         #define OUT_ACAN_BSG_EXPA_OUT_12_TD_START_000928 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_12_TD_START_000928)
         #define OUT_ACAN_BSG_EXPA_OUT_19_000930 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_19_000930)
         #define OUT_ACAN_BSG_EXPA_OUT_12_000932 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_12_000932)
         #define OUT_ACAN_BSG_EXPA_OUT_SUP_ANA_01_000933 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_SUP_ANA_01_000933)
         #define OUT_ACAN_BSG_EXPA_OUT_01_HB_000936 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_01_HB_000936)
         #define OUT_ACAN_BSG_EXPA_OUT_OLD_02_000937 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_OLD_02_000937)
         #define OUT_ACAN_BSG_EXPA_OUT_18_000943 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_18_000943)
         #define OUT_ACAN_BSG_EXPA_OUT_17_000946 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_17_000946)
         #define OUT_ACAN_BSG_EXPA_OUT_20_000949 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_20_000949)
         #define OUT_ACAN_BSG_EXPA_OUT_22_000952 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_22_000952)
         #define OUT_ACAN_BSG_EXPA_OUT_25_000953 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_25_000953)
         #define OUT_ACAN_BSG_EXPA_OUT_21_000954 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_21_000954)
         #define OUT_ACAN_BSG_EXPA_OUT_OLD_01_000959 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_OLD_01_000959)
         #define OUT_ACAN_BSG_EXPA_OUT_14_000964 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_14_000964)
         #define OUT_ACAN_BSG_EXPA_OUT_23_000970 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_23_000970)
         #define OUT_ACAN_BSG_EXPA_OUT_21_TD_START_000971 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_21_TD_START_000971)
         #define OUT_ACAN_BSG_EXPA_OUT_10_HB_000979 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_10_HB_000979)
         #define OUT_ACAN_BSG_EXPA_OUT_11_000982 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.boOUT_ACAN_BSG_EXPA_OUT_11_000982)
         #define OUT_ACAN_BSG_EXPA_OUT_09_HB_000983 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_09_HB_000983)
         #define OUT_ACAN_BSG_EXPA_OUT_29_HB_002301 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_29_HB_002301)
         #define OUT_ACAN_BSG_EXPA_OUT_30_HB_002303 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_30_HB_002303)
         #define OUT_ACAN_BSG_EXPA_OUT_31_HB_002305 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_31_HB_002305)
         #define OUT_ACAN_BSG_EXPA_OUT_32_HB_002307 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_32_HB_002307)
         #define OUT_ACAN_BSG_EXPA_OUT_33_HB_002309 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_33_HB_002309)
         #define OUT_ACAN_BSG_EXPA_OUT_34_HB_002311 (* (int8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId617_C1_OutTsk3.CGEN_stMUX4_DevId618_C1_OutTsk3.CGEN_stMUX4_DevId618_C10_Data_OutTsk3.i8OUT_ACAN_BSG_EXPA_OUT_34_HB_002311)
         #define IN_ACAN_BSG_EXPA_IN_ANA_08_000804 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_08_000804)
         #define IN_ACAN_BSG_EXPA_IN_ANA_09_000806 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_09_000806)
         #define IN_ACAN_BSG_EXPA_Frequency_002296 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_Frequency_002296)
         #define IN_ACAN_BSG_EXPA_OUT_ANA_PWR_01_000810 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_ANA_PWR_01_000810)
         #define IN_ACAN_BSG_EXPA_IN_ANA_12_000811 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_ANA_12_000811)
         #define IN_ACAN_BSG_EXPA_IN_ANA_11_000814 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_ANA_11_000814)
         #define IN_ACAN_BSG_EXPA_IN_ANA_07_000816 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_07_000816)
         #define IN_ACAN_BSG_EXPA_IN_ANA_02_000817 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_02_000817)
         #define IN_ACAN_BSG_EXPA_IN_ANA_03_000820 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_03_000820)
         #define IN_ACAN_BSG_EXPA_IN_ANA_01_000821 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_01_000821)
         #define IN_ACAN_BSG_EXPA_IN_ANA_04_000823 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_04_000823)
         #define IN_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_002297 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_002297)
         #define IN_ACAN_BSG_EXPA_IN_ANA_05_000825 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_05_000825)
         #define IN_ACAN_BSG_EXPA_IN_ANA_06_000827 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_ANA_06_000827)
         #define IN_ACAN_BSG_EXPA_IN_PWR_G3_000829 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_PWR_G3_000829)
         #define IN_ACAN_BSG_EXPA_IN_PWR_G5_000831 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_PWR_G5_000831)
         #define IN_ACAN_BSG_EXPA_IN_PWR_G1_000836 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_PWR_G1_000836)
         #define IN_ACAN_BSG_EXPA_IN_PWR_000838 (* (uint32 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u32IN_ACAN_BSG_EXPA_IN_PWR_000838)
         #define IN_ACAN_BSG_EXPA_IN_PWR_G4_000839 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_PWR_G4_000839)
         #define IN_ACAN_BSG_EXPA_IN_PWR_G2_000840 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_IN_PWR_G2_000840)
         #define IN_ACAN_BSG_EXPA_IN_DIG_13_000844 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_13_000844)
         #define IN_ACAN_BSG_EXPA_IN_DIG_19_000845 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_19_000845)
         #define IN_ACAN_BSG_EXPA_IN_DIG_12_000848 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_12_000848)
         #define IN_ACAN_BSG_EXPA_IN_DIG_20_000850 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_20_000850)
         #define IN_ACAN_BSG_EXPA_IN_DIG_18_000852 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_18_000852)
         #define IN_ACAN_BSG_EXPA_IN_DIG_17_000853 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_17_000853)
         #define IN_ACAN_BSG_EXPA_IN_DIG_16_000854 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_16_000854)
         #define IN_ACAN_BSG_EXPA_IN_DIG_15_000856 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_15_000856)
         #define IN_ACAN_BSG_EXPA_IN_DIG_14_000858 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_14_000858)
         #define IN_ACAN_BSG_EXPA_IN_DIG_11_000860 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_11_000860)
         #define IN_ACAN_BSG_EXPA_IN_DIG_06_000863 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_06_000863)
         #define IN_ACAN_BSG_EXPA_IN_DIG_05_000864 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_05_000864)
         #define IN_ACAN_BSG_EXPA_IN_DIG_04_000866 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_04_000866)
         #define IN_ACAN_BSG_EXPA_IN_DIG_07_000868 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_07_000868)
         #define IN_ACAN_BSG_EXPA_IN_DIG_03_000870 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_03_000870)
         #define IN_ACAN_BSG_EXPA_IN_DIG_01_000872 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_01_000872)
         #define IN_ACAN_BSG_EXPA_IN_DIG_22_000874 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_22_000874)
         #define IN_ACAN_BSG_EXPA_IN_DIG_21_000876 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_21_000876)
         #define IN_ACAN_BSG_EXPA_IN_DIG_02_000878 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_02_000878)
         #define IN_ACAN_BSG_EXPA_IN_DIG_10_000879 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_10_000879)
         #define IN_ACAN_BSG_EXPA_IN_DIG_09_000881 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_09_000881)
         #define IN_ACAN_BSG_EXPA_IN_DIG_08_000883 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_IN_DIG_08_000883)
         #define IN_ACAN_BSG_EXPA_OUT_07_HB_SENSE_000888 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_07_HB_SENSE_000888)
         #define IN_ACAN_BSG_EXPA_OUT_06_HB_SENSE_000889 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_06_HB_SENSE_000889)
         #define IN_ACAN_BSG_EXPA_OUT_02_HB_SENSE_000901 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_02_HB_SENSE_000901)
         #define IN_ACAN_BSG_EXPA_OUT_03_SENSE_000904 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_03_SENSE_000904)
         #define IN_ACAN_BSG_EXPA_OUT_04_SENSE_000907 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_04_SENSE_000907)
         #define IN_ACAN_BSG_EXPA_OUT_15_SENSE_000909 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_15_SENSE_000909)
         #define IN_ACAN_BSG_EXPA_OUT_05_HB_SENSE_000912 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_05_HB_SENSE_000912)
         #define IN_ACAN_BSG_EXPA_OUT_28_SENSE_000914 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_28_SENSE_000914)
         #define IN_ACAN_BSG_EXPA_OUT_27_SENSE_000917 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_27_SENSE_000917)
         #define IN_ACAN_BSG_EXPA_OUT_25_SENSE_000922 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_25_SENSE_000922)
         #define IN_ACAN_BSG_EXPA_OUT_24_SENSE_000925 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_24_SENSE_000925)
         #define IN_ACAN_BSG_EXPA_OUT_26_SENSE_000929 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_26_SENSE_000929)
         #define IN_ACAN_BSG_EXPA_OUT_01_HB_SENSE_000934 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_01_HB_SENSE_000934)
         #define IN_ACAN_BSG_EXPA_OUT_18_SENSE_000941 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_18_SENSE_000941)
         #define IN_ACAN_BSG_EXPA_OUT_17_SENSE_000944 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_17_SENSE_000944)
         #define IN_ACAN_BSG_EXPA_OUT_16_SENSE_000947 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_16_SENSE_000947)
         #define IN_ACAN_BSG_EXPA_OUT_19_SENSE_000950 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_19_SENSE_000950)
         #define IN_ACAN_BSG_EXPA_OUT_22_SENSE_000951 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_22_SENSE_000951)
         #define IN_ACAN_BSG_EXPA_OUT_20_SENSE_000956 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_20_SENSE_000956)
         #define IN_ACAN_BSG_EXPA_OUT_12_TD_000958 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_OUT_12_TD_000958)
         #define IN_ACAN_BSG_EXPA_OUT_12_SENSE_000960 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_000960)
         #define IN_ACAN_BSG_EXPA_OUT_14_SENSE_000962 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_14_SENSE_000962)
         #define IN_ACAN_BSG_EXPA_OUT_13_SENSE_000965 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_13_SENSE_000965)
         #define IN_ACAN_BSG_EXPA_OUT_21_TD_000968 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.boIN_ACAN_BSG_EXPA_OUT_21_TD_000968)
         #define IN_ACAN_BSG_EXPA_OUT_08_HB_SENSE_000969 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_08_HB_SENSE_000969)
         #define IN_ACAN_BSG_EXPA_OUT_21_SENSE_000972 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_000972)
         #define IN_ACAN_BSG_EXPA_OUT_11_SENSE_000974 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_11_SENSE_000974)
         #define IN_ACAN_BSG_EXPA_OUT_10_HB_SENSE_000977 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_10_HB_SENSE_000977)
         #define IN_ACAN_BSG_EXPA_OUT_23_SENSE_000980 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_23_SENSE_000980)
         #define IN_ACAN_BSG_EXPA_OUT_09_HB_SENSE_000981 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_09_HB_SENSE_000981)
         #define IN_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_002299 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId617_C1_InTsk3.CGEN_stMUX4_DevId618_C1_InTsk3.CGEN_stMUX4_DevId618_C10_Data_InTsk3.u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_002299)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_07_DIAG_000803 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_07_DIAG_000803)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_08_DIAG_000805 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_08_DIAG_000805)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_09_DIAG_000807 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_09_DIAG_000807)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_11_DIAG_000812 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_11_DIAG_000812)
         #define DIAG_ACAN_BSG_EXPA_OUT_ANA_PWR_01_DIAG_000813 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_ANA_PWR_01_DIAG_000813)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_01_DIAG_000815 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_01_DIAG_000815)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_12_DIAG_000818 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_12_DIAG_000818)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_02_DIAG_000819 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_02_DIAG_000819)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_03_DIAG_000822 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_03_DIAG_000822)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_04_DIAG_000824 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_04_DIAG_000824)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_05_DIAG_000826 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_05_DIAG_000826)
         #define DIAG_ACAN_BSG_EXPA_IN_ANA_06_DIAG_000828 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_ANA_06_DIAG_000828)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_G2_DIAG_000830 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_G2_DIAG_000830)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_G4_DIAG_000832 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_G4_DIAG_000832)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_G3_DIAG_000833 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_G3_DIAG_000833)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_G5_DIAG_000834 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_G5_DIAG_000834)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_G1_DIAG_000835 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_G1_DIAG_000835)
         #define DIAG_ACAN_BSG_EXPA_IN_PWR_DIAG_000837 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_PWR_DIAG_000837)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_12_DIAG_000841 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_12_DIAG_000841)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_19_DIAG_000842 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_19_DIAG_000842)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_13_DIAG_000843 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_13_DIAG_000843)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_20_DIAG_000846 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_20_DIAG_000846)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_16_DIAG_000847 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_16_DIAG_000847)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_11_DIAG_000849 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_11_DIAG_000849)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_18_DIAG_000851 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_18_DIAG_000851)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_15_DIAG_000855 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_15_DIAG_000855)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_14_DIAG_000857 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_14_DIAG_000857)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_05_DIAG_000859 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_05_DIAG_000859)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_17_DIAG_000861 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_17_DIAG_000861)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_06_DIAG_000862 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_06_DIAG_000862)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_04_DIAG_000865 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_04_DIAG_000865)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_03_DIAG_000867 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_03_DIAG_000867)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_02_DIAG_000869 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_02_DIAG_000869)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_01_DIAG_000871 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_01_DIAG_000871)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_22_DIAG_000873 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_22_DIAG_000873)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_21_DIAG_000875 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_21_DIAG_000875)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_10_DIAG_000877 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_10_DIAG_000877)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_09_DIAG_000880 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_09_DIAG_000880)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_07_DIAG_000882 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_07_DIAG_000882)
         #define DIAG_ACAN_BSG_EXPA_IN_DIG_08_DIAG_000884 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_IN_DIG_08_DIAG_000884)
         #define DIAG_ACAN_BSG_EXPA_OUT_07_HB_DIAG_000887 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_07_HB_DIAG_000887)
         #define DIAG_ACAN_BSG_EXPA_OUT_08_HB_DIAG_000890 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_08_HB_DIAG_000890)
         #define DIAG_ACAN_BSG_EXPA_OUT_06_HB_DIAG_000898 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_06_HB_DIAG_000898)
         #define DIAG_ACAN_BSG_EXPA_OUT_05_HB_DIAG_000900 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_05_HB_DIAG_000900)
         #define DIAG_ACAN_BSG_EXPA_OUT_03_DIAG_000903 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_03_DIAG_000903)
         #define DIAG_ACAN_BSG_EXPA_OUT_04_DIAG_000906 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_04_DIAG_000906)
         #define DIAG_ACAN_BSG_EXPA_OUT_02_HB_DIAG_000910 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_02_HB_DIAG_000910)
         #define DIAG_ACAN_BSG_EXPA_OUT_28_DIAG_000915 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_28_DIAG_000915)
         #define DIAG_ACAN_BSG_EXPA_OUT_27_DIAG_000918 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_27_DIAG_000918)
         #define DIAG_ACAN_BSG_EXPA_OUT_26_DIAG_000920 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_26_DIAG_000920)
         #define DIAG_ACAN_BSG_EXPA_OUT_25_DIAG_000923 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_25_DIAG_000923)
         #define DIAG_ACAN_BSG_EXPA_OUT_13_DIAG_000926 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_13_DIAG_000926)
         #define DIAG_ACAN_BSG_EXPA_OUT_12_DIAG_000931 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_12_DIAG_000931)
         #define DIAG_ACAN_BSG_EXPA_OUT_01_HB_DIAG_000935 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_01_HB_DIAG_000935)
         #define DIAG_ACAN_BSG_EXPA_OUT_20_DIAG_000938 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_20_DIAG_000938)
         #define DIAG_ACAN_BSG_EXPA_OUT_19_DIAG_000939 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_19_DIAG_000939)
         #define DIAG_ACAN_BSG_EXPA_OUT_24_DIAG_000940 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_24_DIAG_000940)
         #define DIAG_ACAN_BSG_EXPA_OUT_18_DIAG_000942 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_18_DIAG_000942)
         #define DIAG_ACAN_BSG_EXPA_OUT_17_DIAG_000945 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_17_DIAG_000945)
         #define DIAG_ACAN_BSG_EXPA_OUT_16_DIAG_000948 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_16_DIAG_000948)
         #define DIAG_ACAN_BSG_EXPA_OUT_22_DIAG_000955 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_22_DIAG_000955)
         #define DIAG_ACAN_BSG_EXPA_OUT_12_TD_DIAG_000957 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_12_TD_DIAG_000957)
         #define DIAG_ACAN_BSG_EXPA_OUT_15_DIAG_000961 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_15_DIAG_000961)
         #define DIAG_ACAN_BSG_EXPA_OUT_14_DIAG_000963 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_14_DIAG_000963)
         #define DIAG_ACAN_BSG_EXPA_OUT_21_DIAG_000966 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_21_DIAG_000966)
         #define DIAG_ACAN_BSG_EXPA_OUT_23_DIAG_000967 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_23_DIAG_000967)
         #define DIAG_ACAN_BSG_EXPA_OUT_21_TD_DIAG_000973 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_21_TD_DIAG_000973)
         #define DIAG_ACAN_BSG_EXPA_OUT_11_DIAG_000975 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_11_DIAG_000975)
         #define DIAG_ACAN_BSG_EXPA_OUT_09_HB_DIAG_000976 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_09_HB_DIAG_000976)
         #define DIAG_ACAN_BSG_EXPA_OUT_10_HB_DIAG_000978 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_10_HB_DIAG_000978)
         #define DIAG_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_DIAG_002298 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_DIAG_002298)
         #define DIAG_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_DIAG_002300 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_DIAG_002300)
         #define DIAG_ACAN_BSG_EXPA_OUT_29_HB_DIAG_002302 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_29_HB_DIAG_002302)
         #define DIAG_ACAN_BSG_EXPA_OUT_30_HB_DIAG_002304 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_30_HB_DIAG_002304)
         #define DIAG_ACAN_BSG_EXPA_OUT_31_HB_DIAG_002306 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_31_HB_DIAG_002306)
         #define DIAG_ACAN_BSG_EXPA_OUT_32_HB_DIAG_002308 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_32_HB_DIAG_002308)
         #define DIAG_ACAN_BSG_EXPA_OUT_33_HB_DIAG_002310 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_33_HB_DIAG_002310)
         #define DIAG_ACAN_BSG_EXPA_OUT_34_HB_DIAG_002312 (* (uint16 *)&CGEN_stDiagTsk3.CGEN_stCANCH_DevId617_C1_DiagTsk3.CGEN_stMUX4_DevId618_C1_DiagTsk3.CGEN_stMUX4_DevId618_C10_Data_DiagTsk3.u16DIAG_ACAN_BSG_EXPA_OUT_34_HB_DIAG_002312)
         #define OUT_FMSCAN_MessageForwardingEnable_001336 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId640_C4_OutTsk1.CGEN_stCANCH_DevId640_C40_Data_OutTsk1.boOUT_FMSCAN_MessageForwardingEnable_001336)
         #define OUT_TSUD_DeviceEnable_001297 (* (bool *)&CGEN_stOutTsk4.CGEN_stTSUD_DevId824_C0_OutTsk4.CGEN_stTSUD_DevId824_C00_Data_OutTsk4.boOUT_TSUD_DeviceEnable_001297)
         #define OUT_TSUD_SetDiagWriteOdoResponse_001304 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stTSUD_DevId824_C0_OutTsk4.CGEN_stTSUD_DevId824_C00_Data_OutTsk4.u8OUT_TSUD_SetDiagWriteOdoResponse_001304)
         #define IN_TSUD_VehicleSpeed_001302 (* (uint16 *)&CGEN_stInTsk4.CGEN_stTSUD_DevId824_C0_InTsk4.CGEN_stTSUD_DevId824_C00_Data_InTsk4.u16IN_TSUD_VehicleSpeed_001302)
         #define IN_TSUD_ShaftSpeed_001300 (* (uint16 *)&CGEN_stInTsk4.CGEN_stTSUD_DevId824_C0_InTsk4.CGEN_stTSUD_DevId824_C00_Data_InTsk4.u16IN_TSUD_ShaftSpeed_001300)
         #define DIAG_TSUD_ShaftSpeed_DIAG_001301 (* (uint16 *)&CGEN_stDiagTsk4.CGEN_stTSUD_DevId824_C0_DiagTsk4.CGEN_stTSUD_DevId824_C00_Data_DiagTsk4.u16DIAG_TSUD_ShaftSpeed_DIAG_001301)
         #define DIAG_TSUD_VehicleSpeed_DIAG_001303 (* (uint16 *)&CGEN_stDiagTsk4.CGEN_stTSUD_DevId824_C0_DiagTsk4.CGEN_stTSUD_DevId824_C00_Data_DiagTsk4.u16DIAG_TSUD_VehicleSpeed_DIAG_001303)
         #define OUT_DateandTime_MinuteOffset_001319 (* (int8 *)&CGEN_stOutTsk4.CGEN_stDATETIME_DevId557_C0_OutTsk4.CGEN_stDATETIME_DevId557_C00_Data_OutTsk4.i8OUT_DateandTime_MinuteOffset_001319)
         #define OUT_DateandTime_HourOffset_001316 (* (int8 *)&CGEN_stOutTsk4.CGEN_stDATETIME_DevId557_C0_OutTsk4.CGEN_stDATETIME_DevId557_C00_Data_OutTsk4.i8OUT_DateandTime_HourOffset_001316)
         #define OUT_DateandTime_SetTime_001321 (* (bool *)&CGEN_stOutTsk4.CGEN_stDATETIME_DevId557_C0_OutTsk4.CGEN_stDATETIME_DevId557_C00_Data_OutTsk4.boOUT_DateandTime_SetTime_001321)
         #define OUT_DateandTime_NewSystemTime_001320 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stDATETIME_DevId557_C0_OutTsk4.CGEN_stDATETIME_DevId557_C00_Data_OutTsk4.u32OUT_DateandTime_NewSystemTime_001320)
         #define IN_DateandTime_TicksCount_001325 (* (uint32 *)&CGEN_stInTsk4.CGEN_stDATETIME_DevId557_C0_InTsk4.CGEN_stDATETIME_DevId557_C00_Data_InTsk4.u32IN_DateandTime_TicksCount_001325)
         #define IN_DateandTime_LocalTime_001317 (* (uint32 *)&CGEN_stInTsk4.CGEN_stDATETIME_DevId557_C0_InTsk4.CGEN_stDATETIME_DevId557_C00_Data_InTsk4.u32IN_DateandTime_LocalTime_001317)
         #define IN_DateandTime_SystemTime_001323 (* (uint32 *)&CGEN_stInTsk4.CGEN_stDATETIME_DevId557_C0_InTsk4.CGEN_stDATETIME_DevId557_C00_Data_InTsk4.u32IN_DateandTime_SystemTime_001323)
         #define DIAG_DateandTime_LocalTime_DIAG_001318 (* (uint16 *)&CGEN_stDiagTsk4.CGEN_stDATETIME_DevId557_C0_DiagTsk4.CGEN_stDATETIME_DevId557_C00_Data_DiagTsk4.u16DIAG_DateandTime_LocalTime_DIAG_001318)
         #define DIAG_DateandTime_SetTime_DIAG_001322 (* (uint16 *)&CGEN_stDiagTsk4.CGEN_stDATETIME_DevId557_C0_DiagTsk4.CGEN_stDATETIME_DevId557_C00_Data_DiagTsk4.u16DIAG_DateandTime_SetTime_DIAG_001322)
         #define DIAG_DateandTime_SystemTime_DIAG_001324 (* (uint16 *)&CGEN_stDiagTsk4.CGEN_stDATETIME_DevId557_C0_DiagTsk4.CGEN_stDATETIME_DevId557_C00_Data_DiagTsk4.u16DIAG_DateandTime_SystemTime_DIAG_001324)
         #define OUT_DCAN_GW_00000501_MessageEnable_001327 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C01_Data_OutTsk1.boOUT_DCAN_GW_00000501_MessageEnable_001327)
         #define OUT_DCAN_GW_00000502_MessageEnable_001328 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C02_Data_OutTsk1.boOUT_DCAN_GW_00000502_MessageEnable_001328)
         #define OUT_DCAN_GW_00000503_MessageEnable_001329 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C03_Data_OutTsk1.boOUT_DCAN_GW_00000503_MessageEnable_001329)
         #define OUT_DCAN_GW_00000504_MessageEnable_001330 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C04_Data_OutTsk1.boOUT_DCAN_GW_00000504_MessageEnable_001330)
         #define OUT_DCAN_GW_00000FF1_MessageEnable_001331 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C05_Data_OutTsk1.boOUT_DCAN_GW_00000FF1_MessageEnable_001331)
         #define OUT_DCAN_GW_18DA17F0_MessageEnable_001332 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C06_Data_OutTsk1.boOUT_DCAN_GW_18DA17F0_MessageEnable_001332)
         #define OUT_DCAN_GW_18DA17F1_MessageEnable_001333 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C07_Data_OutTsk1.boOUT_DCAN_GW_18DA17F1_MessageEnable_001333)
         #define OUT_DCAN_GW_18DAE1F1_MessageEnable_001334 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId660_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C0_OutTsk1.CGEN_stGWTCBD_DevId750_C08_Data_OutTsk1.boOUT_DCAN_GW_18DAE1F1_MessageEnable_001334)
         #define OUT_DRCAN_MessageForwardingEnable_001335 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId521_C5_OutTsk1.CGEN_stCANCH_DevId521_C50_Data_OutTsk1.boOUT_DRCAN_MessageForwardingEnable_001335)
         #define OUT_DRCAN_GW_00000FF6_MessageEnable_001338 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId521_C5_OutTsk1.CGEN_stGWTCBD_DevId711_C5_OutTsk1.CGEN_stGWTCBD_DevId711_C50_Data_OutTsk1.boOUT_DRCAN_GW_00000FF6_MessageEnable_001338)
         #define OUT_FMSCAN_GW_00000FF5_MessageEnable_001339 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId640_C4_OutTsk1.CGEN_stGWTCBD_DevId729_C4_OutTsk1.CGEN_stGWTCBD_DevId729_C40_Data_OutTsk1.boOUT_FMSCAN_GW_00000FF5_MessageEnable_001339)
         #define OUT_HCAN_MessageForwardingEnable_001340 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId630_C6_OutTsk1.CGEN_stCANCH_DevId630_C60_Data_OutTsk1.boOUT_HCAN_MessageForwardingEnable_001340)
         #define OUT_HCAN_GW_00000FF7_MessageEnable_001341 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId630_C6_OutTsk1.CGEN_stGWTCBD_DevId720_C6_OutTsk1.CGEN_stGWTCBD_DevId720_C60_Data_OutTsk1.boOUT_HCAN_GW_00000FF7_MessageEnable_001341)
         #define OUT_ICAN_MessageForwardingEnable_001342 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId599_C3_OutTsk1.CGEN_stCANCH_DevId599_C30_Data_OutTsk1.boOUT_ICAN_MessageForwardingEnable_001342)
         #define OUT_ICAN_GW_00000600_MessageEnable_001343 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId599_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C30_Data_OutTsk1.boOUT_ICAN_GW_00000600_MessageEnable_001343)
         #define OUT_ICAN_GW_00000FF4_MessageEnable_001344 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId599_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C31_Data_OutTsk1.boOUT_ICAN_GW_00000FF4_MessageEnable_001344)
         #define OUT_ICAN_GW_18DAF017_MessageEnable_001345 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId599_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C32_Data_OutTsk1.boOUT_ICAN_GW_18DAF017_MessageEnable_001345)
         #define OUT_ICAN_GW_18DAF117_MessageEnable_001346 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId599_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C3_OutTsk1.CGEN_stGWTCBD_DevId744_C33_Data_OutTsk1.boOUT_ICAN_GW_18DAF117_MessageEnable_001346)
         #define OUT_PCAN_MessageForwardingEnable_001347 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId650_C2_OutTsk1.CGEN_stCANCH_DevId650_C20_Data_OutTsk1.boOUT_PCAN_MessageForwardingEnable_001347)
         #define OUT_PCAN_GW_00000FF3_MessageEnable_001348 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId650_C2_OutTsk1.CGEN_stGWTCBD_DevId818_C2_OutTsk1.CGEN_stGWTCBD_DevId818_C20_Data_OutTsk1.boOUT_PCAN_GW_00000FF3_MessageEnable_001348)
         #define OUT_LIN_01_ScheduleTable_001397 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINCH_DevId564_C00_Data_OutTsk4.u8OUT_LIN_01_ScheduleTable_001397)
         #define OUT_LIN_01_LinNetworkRequest1_001396 (* (bool *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINCH_DevId564_C00_Data_OutTsk4.boOUT_LIN_01_LinNetworkRequest1_001396)
         #define IN_NodeDNR_DNR_Position_DeviceState_002273 (* (uint16 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u16IN_NodeDNR_DNR_Position_DeviceState_002273)
         #define IN_NodeDNR_DNR_Position_DNR_Position_R1_001350 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_R1_001350)
         #define IN_NodeDNR_DNR_Position_DNR_Position_N_001351 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_N_001351)
         #define IN_NodeDNR_DNR_Position_DNR_Position_SwitchStatus_001357 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_SwitchStatus_001357)
         #define IN_NodeDNR_DNR_Position_DNR_Position_RM_001349 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_RM_001349)
         #define IN_NodeDNR_DNR_Position_DNR_Position_MsgCounter_001356 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_MsgCounter_001356)
         #define IN_NodeDNR_DNR_Position_DNR_Position_D4_001353 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_D4_001353)
         #define IN_NodeDNR_DNR_Position_DNR_Position_D1_001352 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_D1_001352)
         #define IN_NodeDNR_DNR_Position_DNR_Position_DM_001355 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_DM_001355)
         #define IN_NodeDNR_DNR_Position_DNR_Position_D7_001354 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C00_Data_InTsk4.u8IN_NodeDNR_DNR_Position_DNR_Position_D7_001354)
         #define IN_NodeMFL_MFL_BtnInfo_DeviceState_002272 (* (uint16 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u16IN_NodeMFL_MFL_BtnInfo_DeviceState_002272)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn6_001366 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn6_001366)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn7_001367 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn7_001367)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5LPress_001376 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5LPress_001376)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5SPress_001375 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5SPress_001375)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn8_001368 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn8_001368)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorType_001359 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorType_001359)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_MsgCounter_001358 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_MsgCounter_001358)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn9_001369 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn9_001369)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorLoc_001360 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorLoc_001360)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5_001365 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5_001365)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn2_001362 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn2_001362)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3_001363 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3_001363)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn1_001361 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn1_001361)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn10_001370 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn10_001370)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3LPress_001372 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3LPress_001372)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4LPress_001374 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4LPress_001374)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4SPress_001373 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4SPress_001373)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3SPress_001371 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3SPress_001371)
         #define IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4_001364 (* (uint8 *)&CGEN_stInTsk4.CGEN_stLINCH_DevId564_C0_InTsk4.CGEN_stLINND_DevId565_C0_InTsk4.CGEN_stLINRX_DevId566_C0_InTsk4.CGEN_stLINRX_DevId566_C01_Data_InTsk4.u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4_001364)
         #define OUT_Tester_1_BSG_STATUS_Voltage_OV2_001392 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Voltage_OV2_001392)
         #define OUT_Tester_1_BSG_STATUS_Voltage_UV1_001393 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Voltage_UV1_001393)
         #define OUT_Tester_1_BSG_STATUS_Voltage_UV2_001394 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Voltage_UV2_001394)
         #define OUT_Tester_1_BSG_STATUS_Voltage_OV1_001391 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Voltage_OV1_001391)
         #define OUT_Tester_1_BSG_STATUS_BatteryVoltage_001395 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u16OUT_Tester_1_BSG_STATUS_BatteryVoltage_001395)
         #define OUT_Tester_1_BSG_STATUS_Button_KL15_001389 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Button_KL15_001389)
         #define OUT_Tester_1_BSG_STATUS_Voltage_Normal_001390 (* (uint8 *)&CGEN_stOutTsk4.CGEN_stLINCH_DevId564_C0_OutTsk4.CGEN_stLINND_DevId565_C0_OutTsk4.CGEN_stLINTX_DevId567_C0_OutTsk4.CGEN_stLINTX_DevId567_C01_Data_OutTsk4.u8OUT_Tester_1_BSG_STATUS_Voltage_Normal_001390)
         #define OUT_PCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_001499 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C290_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_001499)
         #define OUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_001402 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C290_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_001402)
         #define OUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_001401 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C290_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_001401)
         #define OUT_PCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_001500 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C289_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_001500)
         #define OUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_001404 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C289_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_001404)
         #define OUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_001403 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C289_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_001403)
         #define OUT_PCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_001501 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C288_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_001501)
         #define OUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_001406 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C288_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_001406)
         #define OUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_001405 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C288_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_001405)
         #define OUT_PCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_001502 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C287_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_001502)
         #define OUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_001408 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C287_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_001408)
         #define OUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_001407 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C287_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_001407)
         #define OUT_PCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_001793 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C286_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_001793)
         #define OUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_001410 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C286_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_001410)
         #define OUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_001409 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C286_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_001409)
         #define OUT_PCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_001503 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C285_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_001503)
         #define OUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_001412 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C285_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_001412)
         #define OUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_001411 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C285_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_001411)
         #define OUT_PCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_001794 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C284_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_001794)
         #define OUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_001414 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C284_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_001414)
         #define OUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_001413 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C284_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_001413)
         #define OUT_PCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_001795 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C283_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_001795)
         #define OUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_001416 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C283_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_001416)
         #define OUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_001415 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C283_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_001415)
         #define OUT_PCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_001796 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C282_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_001796)
         #define OUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_001418 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C282_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_001418)
         #define OUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_001417 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C282_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_001417)
         #define OUT_PCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_001797 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C281_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_001797)
         #define OUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_001420 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C281_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_001420)
         #define OUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_001419 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C281_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_001419)
         #define OUT_PCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_001504 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C280_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_001504)
         #define OUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_001422 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C280_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_001422)
         #define OUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_001421 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C280_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_001421)
         #define OUT_PCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_001798 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C279_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_001798)
         #define OUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_001424 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C279_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_001424)
         #define OUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_001423 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C279_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_001423)
         #define OUT_PCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_001505 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C278_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_001505)
         #define OUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_001426 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C278_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_001426)
         #define OUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_001425 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C278_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_001425)
         #define OUT_PCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_001506 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C277_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_001506)
         #define OUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_001428 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C277_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_001428)
         #define OUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_001427 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C277_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_001427)
         #define OUT_PCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_001507 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C276_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_001507)
         #define OUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_001430 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C276_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_001430)
         #define OUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_001429 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C276_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_001429)
         #define OUT_PCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_001508 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C275_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_001508)
         #define OUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_001432 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C275_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_001432)
         #define OUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_001431 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C275_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_001431)
         #define OUT_PCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_001509 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C274_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_001509)
         #define OUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_001434 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C274_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_001434)
         #define OUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_001433 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C274_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_001433)
         #define OUT_PCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_001510 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C273_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_001510)
         #define OUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_001436 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C273_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_001436)
         #define OUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_001435 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C273_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_001435)
         #define OUT_PCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_001511 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C272_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_001511)
         #define OUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_001438 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C272_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_001438)
         #define OUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_001437 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C272_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_001437)
         #define OUT_PCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_001512 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C271_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_001512)
         #define OUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_001440 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C271_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_001440)
         #define OUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_001439 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C271_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_001439)
         #define OUT_PCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_001513 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C270_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_001513)
         #define OUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_001442 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C270_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_001442)
         #define OUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_001441 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C270_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_001441)
         #define OUT_PCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_001799 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C269_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_001799)
         #define OUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_001444 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C269_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_001444)
         #define OUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_001443 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C269_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_001443)
         #define OUT_PCAN_Tx_Dig_In_Dig_23_Sts_MessageEnable_001800 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C268_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_MessageEnable_001800)
         #define OUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_Val_001446 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C268_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_Val_001446)
         #define OUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_DIAG_001445 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C268_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_DIAG_001445)
         #define OUT_PCAN_Tx_Dig_In_Dig_24_Sts_MessageEnable_001515 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C267_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_MessageEnable_001515)
         #define OUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_Val_001448 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C267_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_Val_001448)
         #define OUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_DIAG_001447 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C267_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_DIAG_001447)
         #define OUT_PCAN_Tx_Dig_In_Dig_25_Sts_MessageEnable_001514 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C266_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_MessageEnable_001514)
         #define OUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_Val_001450 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C266_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_Val_001450)
         #define OUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_DIAG_001449 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C266_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_DIAG_001449)
         #define OUT_PCAN_Tx_Dig_In_Dig_26_Sts_MessageEnable_001516 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C265_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_MessageEnable_001516)
         #define OUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_Val_001452 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C265_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_Val_001452)
         #define OUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_DIAG_001451 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C265_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_DIAG_001451)
         #define OUT_PCAN_Tx_Dig_In_Dig_27_Sts_MessageEnable_001517 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C264_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_MessageEnable_001517)
         #define OUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_Val_001454 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C264_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_Val_001454)
         #define OUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_DIAG_001453 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C264_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_DIAG_001453)
         #define OUT_PCAN_Tx_Dig_In_Dig_28_Sts_MessageEnable_001518 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C263_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_MessageEnable_001518)
         #define OUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_Val_001456 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C263_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_Val_001456)
         #define OUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_DIAG_001455 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C263_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_DIAG_001455)
         #define OUT_PCAN_Tx_Dig_In_Dig_29_Sts_MessageEnable_001519 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C262_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_MessageEnable_001519)
         #define OUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_Val_001458 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C262_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_Val_001458)
         #define OUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_DIAG_001457 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C262_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_DIAG_001457)
         #define OUT_PCAN_Tx_Dig_In_Dig_30_Sts_MessageEnable_001520 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C261_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_MessageEnable_001520)
         #define OUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_Val_001460 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C261_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_Val_001460)
         #define OUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_DIAG_001459 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C261_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_DIAG_001459)
         #define OUT_PCAN_Tx_Dig_In_Dig_31_Sts_MessageEnable_001521 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C260_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_MessageEnable_001521)
         #define OUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_Val_001462 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C260_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_Val_001462)
         #define OUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_DIAG_001461 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C260_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_DIAG_001461)
         #define OUT_PCAN_Tx_Dig_In_Dig_32_Sts_MessageEnable_001522 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C259_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_MessageEnable_001522)
         #define OUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_Val_001464 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C259_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_Val_001464)
         #define OUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_DIAG_001463 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C259_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_DIAG_001463)
         #define OUT_PCAN_Tx_Dig_In_Dig_33_Sts_MessageEnable_001523 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C258_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_MessageEnable_001523)
         #define OUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_Val_001466 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C258_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_Val_001466)
         #define OUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_DIAG_001465 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C258_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_DIAG_001465)
         #define OUT_PCAN_Tx_Dig_In_Dig_34_Sts_MessageEnable_001524 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C257_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_MessageEnable_001524)
         #define OUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_Val_001468 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C257_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_Val_001468)
         #define OUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_DIAG_001467 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C257_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_DIAG_001467)
         #define OUT_PCAN_Tx_Dig_In_Dig_35_Sts_MessageEnable_001525 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C256_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_MessageEnable_001525)
         #define OUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_Val_001470 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C256_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_Val_001470)
         #define OUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_DIAG_001469 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C256_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_DIAG_001469)
         #define OUT_PCAN_Tx_Dig_In_Dig_36_Sts_MessageEnable_001526 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C255_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_MessageEnable_001526)
         #define OUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_Val_001472 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C255_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_Val_001472)
         #define OUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_DIAG_001471 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C255_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_DIAG_001471)
         #define OUT_PCAN_Tx_Dig_In_Dig_37_Sts_MessageEnable_001527 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C254_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_MessageEnable_001527)
         #define OUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_Val_001474 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C254_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_Val_001474)
         #define OUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_DIAG_001473 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C254_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_DIAG_001473)
         #define OUT_PCAN_Tx_Dig_In_Dig_38_Sts_MessageEnable_001528 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C253_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_MessageEnable_001528)
         #define OUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_Val_001476 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C253_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_Val_001476)
         #define OUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_DIAG_001475 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C253_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_DIAG_001475)
         #define OUT_PCAN_Tx_Dig_In_Dig_39_Sts_MessageEnable_001529 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C252_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_MessageEnable_001529)
         #define OUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_Val_001478 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C252_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_Val_001478)
         #define OUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_DIAG_001477 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C252_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_DIAG_001477)
         #define OUT_PCAN_Tx_Dig_In_Dig_40_Sts_MessageEnable_001530 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C251_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_MessageEnable_001530)
         #define OUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_Val_001480 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C251_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_Val_001480)
         #define OUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_DIAG_001479 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C251_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_DIAG_001479)
         #define OUT_PCAN_Tx_Dig_In_Dig_41_Sts_MessageEnable_001531 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C250_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_MessageEnable_001531)
         #define OUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_Val_001482 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C250_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_Val_001482)
         #define OUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_DIAG_001481 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C250_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_DIAG_001481)
         #define OUT_PCAN_Tx_Dig_In_Dig_42_Sts_MessageEnable_001532 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C249_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_MessageEnable_001532)
         #define OUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_Val_001484 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C249_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_Val_001484)
         #define OUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_DIAG_001483 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C249_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_DIAG_001483)
         #define OUT_PCAN_Tx_Dig_In_Dig_43_Sts_MessageEnable_001533 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C248_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_MessageEnable_001533)
         #define OUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_Val_001486 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C248_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_Val_001486)
         #define OUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_DIAG_001485 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C248_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_DIAG_001485)
         #define OUT_PCAN_Tx_Dig_In_Dig_44_Sts_MessageEnable_001534 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C247_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_MessageEnable_001534)
         #define OUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_Val_001488 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C247_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_Val_001488)
         #define OUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_DIAG_001487 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C247_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_DIAG_001487)
         #define OUT_PCAN_Tx_Dig_In_Dig_45_Sts_MessageEnable_001535 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C246_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_MessageEnable_001535)
         #define OUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_Val_001490 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C246_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_Val_001490)
         #define OUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_DIAG_001489 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C246_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_DIAG_001489)
         #define OUT_PCAN_Tx_Dig_In_Dig_46_Sts_MessageEnable_001536 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C245_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_MessageEnable_001536)
         #define OUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_Val_001492 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C245_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_Val_001492)
         #define OUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_DIAG_001491 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C245_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_DIAG_001491)
         #define OUT_PCAN_Tx_Dig_In_Dig_48_Sts_MessageEnable_001537 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C244_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_MessageEnable_001537)
         #define OUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_Val_001494 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C244_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_Val_001494)
         #define OUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_DIAG_001493 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C244_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_DIAG_001493)
         #define OUT_PCAN_Tx_Dig_In_Dig_49_Sts_MessageEnable_001538 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C243_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_MessageEnable_001538)
         #define OUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_Val_001496 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C243_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_Val_001496)
         #define OUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_DIAG_001495 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C243_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_DIAG_001495)
         #define OUT_PCAN_Tx_Dig_In_Dig_50_Sts_MessageEnable_001539 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C242_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_MessageEnable_001539)
         #define OUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_Val_001498 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C242_Data_OutTsk2.boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_Val_001498)
         #define OUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_DIAG_001497 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C242_Data_OutTsk2.u16OUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_DIAG_001497)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_MessageEnable_001649 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_01_Sts_MessageEnable_001649)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_001540 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_001540)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_DIAG_001541 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_DIAG_001541)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_Out_STATUS_001544 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_01_Sts_Out_STATUS_001544)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_Out_DIAG_001543 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_DIAG_001543)
         #define OUT_PCAN_Tx_Out_Out_01_Sts_Out_SENSE_001542 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_SENSE_001542)
         #define OUT_PCAN_Tx_Out_Out_02_Sts_MessageEnable_001650 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_02_Sts_MessageEnable_001650)
         #define OUT_PCAN_Tx_Out_Out_02_Sts_Out_STATUS_001547 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_02_Sts_Out_STATUS_001547)
         #define OUT_PCAN_Tx_Out_Out_02_Sts_Out_SENSE_001545 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_SENSE_001545)
         #define OUT_PCAN_Tx_Out_Out_02_Sts_Out_DIAG_001546 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_DIAG_001546)
         #define OUT_PCAN_Tx_Out_Out_03_Sts_MessageEnable_001651 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_03_Sts_MessageEnable_001651)
         #define OUT_PCAN_Tx_Out_Out_03_Sts_Out_STATUS_001550 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_03_Sts_Out_STATUS_001550)
         #define OUT_PCAN_Tx_Out_Out_03_Sts_Out_SENSE_001548 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_SENSE_001548)
         #define OUT_PCAN_Tx_Out_Out_03_Sts_Out_DIAG_001549 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_DIAG_001549)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_MessageEnable_001652 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_04_Sts_MessageEnable_001652)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_001552 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_001552)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_DIAG_001551 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_DIAG_001551)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_Out_STATUS_001555 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_04_Sts_Out_STATUS_001555)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_Out_DIAG_001554 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_DIAG_001554)
         #define OUT_PCAN_Tx_Out_Out_04_Sts_Out_SENSE_001553 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_SENSE_001553)
         #define OUT_PCAN_Tx_Out_Out_05_Sts_MessageEnable_001653 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_05_Sts_MessageEnable_001653)
         #define OUT_PCAN_Tx_Out_Out_05_Sts_Out_STATUS_001558 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_05_Sts_Out_STATUS_001558)
         #define OUT_PCAN_Tx_Out_Out_05_Sts_Out_SENSE_001556 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_SENSE_001556)
         #define OUT_PCAN_Tx_Out_Out_05_Sts_Out_DIAG_001557 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_DIAG_001557)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_MessageEnable_001654 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_06_Sts_MessageEnable_001654)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_001560 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_001560)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_DIAG_001559 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_DIAG_001559)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_Out_STATUS_001563 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_06_Sts_Out_STATUS_001563)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_Out_DIAG_001562 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_DIAG_001562)
         #define OUT_PCAN_Tx_Out_Out_06_Sts_Out_SENSE_001561 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_SENSE_001561)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_MessageEnable_001655 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_07_Sts_MessageEnable_001655)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_001565 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_001565)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_DIAG_001564 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_DIAG_001564)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_Out_STATUS_001568 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_07_Sts_Out_STATUS_001568)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_Out_DIAG_001567 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_DIAG_001567)
         #define OUT_PCAN_Tx_Out_Out_07_Sts_Out_SENSE_001566 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_SENSE_001566)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_MessageEnable_001656 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_08_Sts_MessageEnable_001656)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_001570 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_001570)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_DIAG_001569 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_DIAG_001569)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_Out_STATUS_001573 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_08_Sts_Out_STATUS_001573)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_Out_DIAG_001572 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_DIAG_001572)
         #define OUT_PCAN_Tx_Out_Out_08_Sts_Out_SENSE_001571 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_SENSE_001571)
         #define OUT_PCAN_Tx_Out_Out_09_Sts_MessageEnable_001657 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_09_Sts_MessageEnable_001657)
         #define OUT_PCAN_Tx_Out_Out_09_Sts_Out_STATUS_001576 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_09_Sts_Out_STATUS_001576)
         #define OUT_PCAN_Tx_Out_Out_09_Sts_Out_SENSE_001574 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_SENSE_001574)
         #define OUT_PCAN_Tx_Out_Out_09_Sts_Out_DIAG_001575 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_DIAG_001575)
         #define OUT_PCAN_Tx_Out_Out_10_Sts_MessageEnable_001658 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_10_Sts_MessageEnable_001658)
         #define OUT_PCAN_Tx_Out_Out_10_Sts_Out_STATUS_001579 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_10_Sts_Out_STATUS_001579)
         #define OUT_PCAN_Tx_Out_Out_10_Sts_Out_SENSE_001577 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_SENSE_001577)
         #define OUT_PCAN_Tx_Out_Out_10_Sts_Out_DIAG_001578 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_DIAG_001578)
         #define OUT_PCAN_Tx_Out_Out_11_Sts_MessageEnable_001659 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_11_Sts_MessageEnable_001659)
         #define OUT_PCAN_Tx_Out_Out_11_Sts_Out_STATUS_001582 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_11_Sts_Out_STATUS_001582)
         #define OUT_PCAN_Tx_Out_Out_11_Sts_Out_SENSE_001580 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_SENSE_001580)
         #define OUT_PCAN_Tx_Out_Out_11_Sts_Out_DIAG_001581 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_DIAG_001581)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_MessageEnable_001660 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_12_Sts_MessageEnable_001660)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_001584 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_001584)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_001583 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_001583)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_Out_STATUS_001587 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_12_Sts_Out_STATUS_001587)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_Out_DIAG_001586 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_DIAG_001586)
         #define OUT_PCAN_Tx_Out_Out_12_Sts_Out_SENSE_001585 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_SENSE_001585)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_MessageEnable_001661 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_13_Sts_MessageEnable_001661)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_001589 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_001589)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_DIAG_001588 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_DIAG_001588)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_Out_STATUS_001592 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_13_Sts_Out_STATUS_001592)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_Out_DIAG_001591 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_DIAG_001591)
         #define OUT_PCAN_Tx_Out_Out_13_Sts_Out_SENSE_001590 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_SENSE_001590)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_MessageEnable_001662 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_14_Sts_MessageEnable_001662)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_001594 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_001594)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_DIAG_001593 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_DIAG_001593)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_Out_STATUS_001597 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_14_Sts_Out_STATUS_001597)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_Out_DIAG_001596 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_DIAG_001596)
         #define OUT_PCAN_Tx_Out_Out_14_Sts_Out_SENSE_001595 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_SENSE_001595)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_MessageEnable_001663 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_15_Sts_MessageEnable_001663)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_001599 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_001599)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_DIAG_001598 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_DIAG_001598)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_Out_STATUS_001602 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_15_Sts_Out_STATUS_001602)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_Out_DIAG_001601 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_DIAG_001601)
         #define OUT_PCAN_Tx_Out_Out_15_Sts_Out_SENSE_001600 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_SENSE_001600)
         #define OUT_PCAN_Tx_Out_Out_16_Sts_MessageEnable_001664 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_16_Sts_MessageEnable_001664)
         #define OUT_PCAN_Tx_Out_Out_16_Sts_Out_STATUS_001605 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_16_Sts_Out_STATUS_001605)
         #define OUT_PCAN_Tx_Out_Out_16_Sts_Out_SENSE_001603 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_SENSE_001603)
         #define OUT_PCAN_Tx_Out_Out_16_Sts_Out_DIAG_001604 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_DIAG_001604)
         #define OUT_PCAN_Tx_Out_Out_17_Sts_MessageEnable_001665 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_17_Sts_MessageEnable_001665)
         #define OUT_PCAN_Tx_Out_Out_17_Sts_Out_STATUS_001608 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_17_Sts_Out_STATUS_001608)
         #define OUT_PCAN_Tx_Out_Out_17_Sts_Out_SENSE_001606 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_SENSE_001606)
         #define OUT_PCAN_Tx_Out_Out_17_Sts_Out_DIAG_001607 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_DIAG_001607)
         #define OUT_PCAN_Tx_Out_Out_18_Sts_MessageEnable_001666 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_18_Sts_MessageEnable_001666)
         #define OUT_PCAN_Tx_Out_Out_18_Sts_Out_STATUS_001611 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_18_Sts_Out_STATUS_001611)
         #define OUT_PCAN_Tx_Out_Out_18_Sts_Out_SENSE_001609 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_SENSE_001609)
         #define OUT_PCAN_Tx_Out_Out_18_Sts_Out_DIAG_001610 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_DIAG_001610)
         #define OUT_PCAN_Tx_Out_Out_19_Sts_MessageEnable_001667 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_19_Sts_MessageEnable_001667)
         #define OUT_PCAN_Tx_Out_Out_19_Sts_Out_STATUS_001614 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_19_Sts_Out_STATUS_001614)
         #define OUT_PCAN_Tx_Out_Out_19_Sts_Out_SENSE_001612 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_SENSE_001612)
         #define OUT_PCAN_Tx_Out_Out_19_Sts_Out_DIAG_001613 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_DIAG_001613)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_MessageEnable_001668 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_20_Sts_MessageEnable_001668)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_001616 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_001616)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_DIAG_001615 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_DIAG_001615)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_Out_STATUS_001619 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_20_Sts_Out_STATUS_001619)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_Out_DIAG_001618 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_DIAG_001618)
         #define OUT_PCAN_Tx_Out_Out_20_Sts_Out_SENSE_001617 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_SENSE_001617)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_MessageEnable_001669 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_21_Sts_MessageEnable_001669)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_001621 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_001621)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_001620 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_001620)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_Out_STATUS_001624 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_21_Sts_Out_STATUS_001624)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_Out_DIAG_001623 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_DIAG_001623)
         #define OUT_PCAN_Tx_Out_Out_21_Sts_Out_SENSE_001622 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_SENSE_001622)
         #define OUT_PCAN_Tx_Out_Out_22_Sts_MessageEnable_001670 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_22_Sts_MessageEnable_001670)
         #define OUT_PCAN_Tx_Out_Out_22_Sts_Out_STATUS_001627 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_22_Sts_Out_STATUS_001627)
         #define OUT_PCAN_Tx_Out_Out_22_Sts_Out_SENSE_001625 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_SENSE_001625)
         #define OUT_PCAN_Tx_Out_Out_22_Sts_Out_DIAG_001626 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_DIAG_001626)
         #define OUT_PCAN_Tx_Out_Out_23_Sts_MessageEnable_001671 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_23_Sts_MessageEnable_001671)
         #define OUT_PCAN_Tx_Out_Out_23_Sts_Out_STATUS_001630 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_23_Sts_Out_STATUS_001630)
         #define OUT_PCAN_Tx_Out_Out_23_Sts_Out_SENSE_001628 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_SENSE_001628)
         #define OUT_PCAN_Tx_Out_Out_23_Sts_Out_DIAG_001629 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_DIAG_001629)
         #define OUT_PCAN_Tx_Out_Out_24_Sts_MessageEnable_001672 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_24_Sts_MessageEnable_001672)
         #define OUT_PCAN_Tx_Out_Out_24_Sts_Out_STATUS_001633 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_24_Sts_Out_STATUS_001633)
         #define OUT_PCAN_Tx_Out_Out_24_Sts_Out_SENSE_001631 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_SENSE_001631)
         #define OUT_PCAN_Tx_Out_Out_24_Sts_Out_DIAG_001632 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_DIAG_001632)
         #define OUT_PCAN_Tx_Out_Out_25_Sts_MessageEnable_001673 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_25_Sts_MessageEnable_001673)
         #define OUT_PCAN_Tx_Out_Out_25_Sts_Out_STATUS_001636 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_25_Sts_Out_STATUS_001636)
         #define OUT_PCAN_Tx_Out_Out_25_Sts_Out_SENSE_001634 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_SENSE_001634)
         #define OUT_PCAN_Tx_Out_Out_25_Sts_Out_DIAG_001635 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_DIAG_001635)
         #define OUT_PCAN_Tx_Out_Out_26_Sts_MessageEnable_001674 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_26_Sts_MessageEnable_001674)
         #define OUT_PCAN_Tx_Out_Out_26_Sts_Out_STATUS_001639 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_26_Sts_Out_STATUS_001639)
         #define OUT_PCAN_Tx_Out_Out_26_Sts_Out_SENSE_001637 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_SENSE_001637)
         #define OUT_PCAN_Tx_Out_Out_26_Sts_Out_DIAG_001638 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_DIAG_001638)
         #define OUT_PCAN_Tx_Out_Out_27_Sts_MessageEnable_001675 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_27_Sts_MessageEnable_001675)
         #define OUT_PCAN_Tx_Out_Out_27_Sts_Out_STATUS_001642 (* (uint8 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2.u8OUT_PCAN_Tx_Out_Out_27_Sts_Out_STATUS_001642)
         #define OUT_PCAN_Tx_Out_Out_27_Sts_Out_SENSE_001640 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_SENSE_001640)
         #define OUT_PCAN_Tx_Out_Out_27_Sts_Out_DIAG_001641 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_DIAG_001641)
         #define OUT_PCAN_Tx_Acc_Lin_Sts_MessageEnable_001677 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C294_Data_OutTsk4.boOUT_PCAN_Tx_Acc_Lin_Sts_MessageEnable_001677)
         #define OUT_PCAN_Tx_Acc_Lin_Sts_Button_KL15_001648 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C294_Data_OutTsk4.boOUT_PCAN_Tx_Acc_Lin_Sts_Button_KL15_001648)
         #define OUT_PCAN_Tx_Acc_Lin_Sts_BatteryVoltage_001647 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C294_Data_OutTsk4.u16OUT_PCAN_Tx_Acc_Lin_Sts_BatteryVoltage_001647)
         #define OUT_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageEnable_001712 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYRXB_DevId736_C2_OutTsk4.CGEN_stCDYRXB_DevId736_C23_Data_OutTsk4.boOUT_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageEnable_001712)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageState_001713 (* (uint16 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u16IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageState_001713)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679 (* (uint32 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u32IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSyste_001679 (* (uint32 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u32IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_SetTime_001678 (* (bool *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.boIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_SetTime_001678)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681 (* (uint8 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffs_001681 (* (uint8 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680 (* (uint8 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680)
         #define IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOf_001680 (* (uint8 *)&CGEN_stInTsk4.CGEN_stCANCH_DevId650_C2_InTsk4.CGEN_stCDYRXB_DevId736_C2_InTsk4.CGEN_stCDYRXB_DevId736_C23_Data_InTsk4.u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680)
         #define OUT_PCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_001714 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C22_Data_OutTsk2.boOUT_PCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_001714)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_MessageState_001715 (* (uint16 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.u16IN_PCAN_Rx_Ctrl_Out_Ctrl_MessageState_001715)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_001688 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_001688)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_001687 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_001687)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_001689 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_001689)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_001691 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_001691)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_001690 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_001690)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_18_PWM_Ctrl_002295 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_18_PWM_Ctrl_002295)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_03_Ctrl_001682 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_03_Ctrl_001682)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002686 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002686)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_02_Ctrl_001683 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_02_Ctrl_001683)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_001685 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_001685)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_001684 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_001684)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_001692 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_001692)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_001700 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_001700)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_05_Ctrl_001699 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_05_Ctrl_001699)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_001701 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_001701)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_01_Ctrl_001703 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_01_Ctrl_001703)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_02_Ctrl_001702 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_02_Ctrl_001702)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_06_Ctrl_001698 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_06_Ctrl_001698)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_10_Ctrl_001694 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_10_Ctrl_001694)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_001693 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_001693)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_09_Ctrl_001695 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_09_Ctrl_001695)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_07_Ctrl_001697 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_07_Ctrl_001697)
         #define IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_08_Ctrl_001696 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C22_Data_InTsk2.boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_08_Ctrl_001696)
         #define OUT_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageEnable_001716 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C21_Data_OutTsk2.boOUT_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageEnable_001716)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageState_001717 (* (uint16 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u16IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageState_001717)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_25_PWM_Ctrl_001706 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_25_PWM_Ctrl_001706)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_24_PWM_Ctrl_001707 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_24_PWM_Ctrl_001707)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_27_PWM_Ctrl_001704 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_27_PWM_Ctrl_001704)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_26_PWM_Ctrl_001705 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_26_PWM_Ctrl_001705)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_21_PWM_Ctrl_001710 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_21_PWM_Ctrl_001710)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_20_PWM_Ctrl_001711 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_20_PWM_Ctrl_001711)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_23_PWM_Ctrl_001708 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_23_PWM_Ctrl_001708)
         #define IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_22_PWM_Ctrl_001709 (* (uint8 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C21_Data_InTsk2.u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_22_PWM_Ctrl_001709)
         #define OUT_PCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_001748 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C233_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_001748)
         #define OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_001719 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C233_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_001719)
         #define OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_001718 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C233_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_001718)
         #define OUT_PCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_001749 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C232_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_001749)
         #define OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_001721 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C232_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_001721)
         #define OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_001720 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C232_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_001720)
         #define OUT_PCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_001750 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C231_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_001750)
         #define OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_001723 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C231_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_001723)
         #define OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_001722 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C231_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_001722)
         #define OUT_PCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_001751 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C230_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_001751)
         #define OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_001725 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C230_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_001725)
         #define OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_001724 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C230_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_001724)
         #define OUT_PCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_001752 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C229_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_001752)
         #define OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_001727 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C229_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_001727)
         #define OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_001726 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C229_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_001726)
         #define OUT_PCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_001753 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C228_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_001753)
         #define OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_001729 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C228_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_001729)
         #define OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_001728 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C228_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_001728)
         #define OUT_PCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_001754 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C227_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_001754)
         #define OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_001731 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C227_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_001731)
         #define OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_001730 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C227_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_001730)
         #define OUT_PCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_001759 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C222_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_001759)
         #define OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_001741 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C222_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_001741)
         #define OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_001740 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C222_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_001740)
         #define OUT_PCAN_Tx_Ana_In_Ana_13_Sts_MessageEnable_001760 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C221_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_13_Sts_MessageEnable_001760)
         #define OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_Val_001743 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C221_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_Val_001743)
         #define OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_DIAG_001742 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C221_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_DIAG_001742)
         #define OUT_PCAN_Tx_Ana_In_Ana_14_Sts_MessageEnable_001761 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C220_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_14_Sts_MessageEnable_001761)
         #define OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_Val_001745 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C220_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_Val_001745)
         #define OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_DIAG_001744 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C220_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_DIAG_001744)
         #define OUT_PCAN_Tx_Ana_In_Ana_15_Sts_MessageEnable_001762 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C219_Data_OutTsk2.boOUT_PCAN_Tx_Ana_In_Ana_15_Sts_MessageEnable_001762)
         #define OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_Val_001747 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C219_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_Val_001747)
         #define OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_DIAG_001746 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C219_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_DIAG_001746)
         #define OUT_PCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_001777 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C240_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_001777)
         #define OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_001764 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C240_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_001764)
         #define OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_001763 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C240_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_001763)
         #define OUT_PCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_001778 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C239_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_001778)
         #define OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_001766 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C239_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_001766)
         #define OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_001765 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C239_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_001765)
         #define OUT_PCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_001779 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C238_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_001779)
         #define OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_001768 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C238_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_001768)
         #define OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_001767 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C238_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_001767)
         #define OUT_PCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_001780 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C237_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_001780)
         #define OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_001770 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C237_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_001770)
         #define OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_001769 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C237_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_001769)
         #define OUT_PCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_001781 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C236_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_001781)
         #define OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_001772 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C236_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_001772)
         #define OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_001771 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C236_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_001771)
         #define OUT_PCAN_Tx_Pwr_PWR_G7_Sts_MessageEnable_001782 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C235_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_G7_Sts_MessageEnable_001782)
         #define OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_Val_001774 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C235_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_Val_001774)
         #define OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_DIAG_001773 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C235_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_DIAG_001773)
         #define OUT_PCAN_Tx_Pwr_PWR_Sts_MessageEnable_001783 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C241_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_PWR_Sts_MessageEnable_001783)
         #define OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_Val_001776 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C241_Data_OutTsk2.u32OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_Val_001776)
         #define OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_001775 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C241_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_001775)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_001790 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C293_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_001790)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_001785 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C293_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_001785)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_001784 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C293_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_001784)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_MessageEnable_001791 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C292_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_MessageEnable_001791)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_Val_001787 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C292_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_Val_001787)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_DIAG_001786 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C292_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_DIAG_001786)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_MessageEnable_001792 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C291_Data_OutTsk2.boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_MessageEnable_001792)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_Val_001789 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C291_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_Val_001789)
         #define OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_DIAG_001788 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C291_Data_OutTsk2.u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_DIAG_001788)
         #define OUT_PCAN_Tx_Tsu_TSU_Sts_MessageEnable_001805 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4.boOUT_PCAN_Tx_Tsu_TSU_Sts_MessageEnable_001805)
         #define OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_001802 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4.u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_001802)
         #define OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_DIAG_001801 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4.u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_DIAG_001801)
         #define OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_001804 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4.u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_001804)
         #define OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_DIAG_001803 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4.u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_DIAG_001803)
         #define OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_MessageEnable_001813 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4.boOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_MessageEnable_001813)
         #define OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807)
         #define OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalT_001807 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807)
         #define OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_DIAG_001806 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4.u16OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_DIAG_001806)
         #define OUT_PCAN_Tx_Date_DateTime_SetTime_Sts_MessageEnable_001814 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C211_Data_OutTsk4.boOUT_PCAN_Tx_Date_DateTime_SetTime_Sts_MessageEnable_001814)
         #define OUT_PCAN_Tx_Date_DateTime_SetTime_Sts_DateTime_DIAG_001808 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C211_Data_OutTsk4.u16OUT_PCAN_Tx_Date_DateTime_SetTime_Sts_DateTime_DIAG_001808)
         #define OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_MessageEnable_001815 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4.boOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_MessageEnable_001815)
         #define OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809)
         #define OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_Syste_001809 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809)
         #define OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_DIAG_001810 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4.u16OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_DIAG_001810)
         #define OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_MessageEnable_001816 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C212_Data_OutTsk4.boOUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_MessageEnable_001816)
         #define OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C212_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811)
         #define OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_Ticks_001811 (* (uint32 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C212_Data_OutTsk4.u32OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811)
         #define OUT_PCAN_Tx_Acc_ACCELEROMETER_MessageEnable_002134 (* (bool *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4.boOUT_PCAN_Tx_Acc_ACCELEROMETER_MessageEnable_002134)
         #define OUT_PCAN_Tx_Acc_ACCELEROMETER_Z_002133 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4.u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Z_002133)
         #define OUT_PCAN_Tx_Acc_ACCELEROMETER_Y_002132 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4.u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Y_002132)
         #define OUT_PCAN_Tx_Acc_ACCELEROMETER_X_002131 (* (uint16 *)&CGEN_stOutTsk4.CGEN_stCANCH_DevId650_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C2_OutTsk4.CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4.u16OUT_PCAN_Tx_Acc_ACCELEROMETER_X_002131)
         #define OUT_InertianSensor_Accelerometer_DeviceEnable_002135 (* (bool *)&CGEN_stOutTsk4.CGEN_stINSD_DevId837_C0_OutTsk4.CGEN_stINSDA_DevId838_C0_OutTsk4.CGEN_stINSDA_DevId838_C00_Data_OutTsk4.boOUT_InertianSensor_Accelerometer_DeviceEnable_002135)
         #define IN_InertianSensor_Accelerometer_Ax_002138 (* (int16 *)&CGEN_stInTsk4.CGEN_stINSD_DevId837_C0_InTsk4.CGEN_stINSDA_DevId838_C0_InTsk4.CGEN_stINSDA_DevId838_C00_Data_InTsk4.i16IN_InertianSensor_Accelerometer_Ax_002138)
         #define IN_InertianSensor_Accelerometer_Az_002136 (* (int16 *)&CGEN_stInTsk4.CGEN_stINSD_DevId837_C0_InTsk4.CGEN_stINSDA_DevId838_C0_InTsk4.CGEN_stINSDA_DevId838_C00_Data_InTsk4.i16IN_InertianSensor_Accelerometer_Az_002136)
         #define IN_InertianSensor_Accelerometer_Ay_002137 (* (int16 *)&CGEN_stInTsk4.CGEN_stINSD_DevId837_C0_InTsk4.CGEN_stINSDA_DevId838_C0_InTsk4.CGEN_stINSDA_DevId838_C00_Data_InTsk4.i16IN_InertianSensor_Accelerometer_Ay_002137)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_MessageEnable_002155 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C226_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_MessageEnable_002155)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_Val_002140 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C226_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_Val_002140)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_DIAG_002139 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C226_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_DIAG_002139)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_MessageEnable_002156 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C218_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_MessageEnable_002156)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_Val_002142 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C218_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_Val_002142)
         #define OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_DIAG_002141 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C218_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_DIAG_002141)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_MessageEnable_002157 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C225_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_MessageEnable_002157)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_Val_002144 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C225_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_Val_002144)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_DIAG_002143 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C225_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_DIAG_002143)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_MessageEnable_002158 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C217_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_MessageEnable_002158)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_Val_002146 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C217_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_Val_002146)
         #define OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_DIAG_002145 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C217_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_DIAG_002145)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_MessageEnable_002159 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C224_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_MessageEnable_002159)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_Val_002148 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C224_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_Val_002148)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_DIAG_002147 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C224_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_DIAG_002147)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_MessageEnable_002160 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C216_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_MessageEnable_002160)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_Val_002150 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C216_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_Val_002150)
         #define OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_DIAG_002149 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C216_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_DIAG_002149)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_MessageEnable_002161 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C223_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_MessageEnable_002161)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_Val_002152 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C223_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_Val_002152)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_DIAG_002151 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C223_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_DIAG_002151)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_MessageEnable_002162 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C215_Data_OutTsk2.boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_MessageEnable_002162)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_Val_002154 (* (uint32 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C215_Data_OutTsk2.u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_Val_002154)
         #define OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_DIAG_002153 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C215_Data_OutTsk2.u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_DIAG_002153)
         #define OUT_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageEnable_002167 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C2_OutTsk2.CGEN_stCDYRXB_DevId736_C20_Data_OutTsk2.boOUT_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageEnable_002167)
         #define IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageState_002168 (* (uint16 *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C20_Data_InTsk2.u16IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageState_002168)
         #define IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_10_SWT1_002165 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C20_Data_InTsk2.boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_10_SWT1_002165)
         #define IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_11_SWT1_002166 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C20_Data_InTsk2.boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_11_SWT1_002166)
         #define IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_08_SWT1_002163 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C20_Data_InTsk2.boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_08_SWT1_002163)
         #define IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_09_SWT1_002164 (* (bool *)&CGEN_stInTsk2.CGEN_stCANCH_DevId650_C2_InTsk2.CGEN_stCDYRXB_DevId736_C2_InTsk2.CGEN_stCDYRXB_DevId736_C20_Data_InTsk2.boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_09_SWT1_002164)
         #define OUT_PCAN_Tx_Out_Out_01_TD_Sts_MessageEnable_002191 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C210_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_01_TD_Sts_MessageEnable_002191)
         #define OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_DIAG_002170 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C210_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_DIAG_002170)
         #define OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_002169 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C210_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_002169)
         #define OUT_PCAN_Tx_Out_Out_04_TD_Sts_MessageEnable_002192 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C29_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_04_TD_Sts_MessageEnable_002192)
         #define OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_DIAG_002172 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C29_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_DIAG_002172)
         #define OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_002171 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C29_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_002171)
         #define OUT_PCAN_Tx_Out_Out_06_TD_Sts_MessageEnable_002193 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C28_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_06_TD_Sts_MessageEnable_002193)
         #define OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_DIAG_002174 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C28_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_DIAG_002174)
         #define OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_002173 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C28_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_002173)
         #define OUT_PCAN_Tx_Out_Out_07_TD_Sts_MessageEnable_002194 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C27_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_07_TD_Sts_MessageEnable_002194)
         #define OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_DIAG_002176 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C27_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_DIAG_002176)
         #define OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_002175 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C27_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_002175)
         #define OUT_PCAN_Tx_Out_Out_08_TD_Sts_MessageEnable_002195 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C26_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_08_TD_Sts_MessageEnable_002195)
         #define OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_DIAG_002178 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C26_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_DIAG_002178)
         #define OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_002177 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C26_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_002177)
         #define OUT_PCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002196 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C25_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002196)
         #define OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002180 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C25_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002180)
         #define OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002179 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C25_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002179)
         #define OUT_PCAN_Tx_Out_Out_13_TD_Sts_MessageEnable_002197 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C24_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_13_TD_Sts_MessageEnable_002197)
         #define OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_DIAG_002182 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C24_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_DIAG_002182)
         #define OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_002181 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C24_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_002181)
         #define OUT_PCAN_Tx_Out_Out_14_TD_Sts_MessageEnable_002198 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C23_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_14_TD_Sts_MessageEnable_002198)
         #define OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_DIAG_002184 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C23_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_DIAG_002184)
         #define OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_002183 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C23_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_002183)
         #define OUT_PCAN_Tx_Out_Out_15_TD_Sts_MessageEnable_002199 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C22_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_15_TD_Sts_MessageEnable_002199)
         #define OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_DIAG_002186 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C22_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_DIAG_002186)
         #define OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_002185 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C22_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_002185)
         #define OUT_PCAN_Tx_Out_Out_20_TD_Sts_MessageEnable_002200 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C21_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_20_TD_Sts_MessageEnable_002200)
         #define OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_DIAG_002188 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C21_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_DIAG_002188)
         #define OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_002187 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C21_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_002187)
         #define OUT_PCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002201 (* (bool *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C20_Data_OutTsk2.boOUT_PCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002201)
         #define OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002190 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C20_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002190)
         #define OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002189 (* (uint16 *)&CGEN_stOutTsk2.CGEN_stCANCH_DevId650_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C2_OutTsk2.CGEN_stCDYTXB_DevId737_C20_Data_OutTsk2.u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002189)
         #define OUT_PCAN_DM1_10_MessageEnable_002229 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId650_C2_OutTsk1.CGEN_stDM1RX_DevId733_C2_OutTsk1.CGEN_stDM1RX_DevId733_C20_Data_OutTsk1.boOUT_PCAN_DM1_10_MessageEnable_002229)
         #define IN_PCAN_DM1_10_RedStopLamp_002225 (* (bool *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.boIN_PCAN_DM1_10_RedStopLamp_002225)
         #define IN_PCAN_DM1_10_ProtectLampFlash_002226 (* (uint8 *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.u8IN_PCAN_DM1_10_ProtectLampFlash_002226)
         #define IN_PCAN_DM1_10_AmberWarningLamp_002233 (* (bool *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.boIN_PCAN_DM1_10_AmberWarningLamp_002233)
         #define IN_PCAN_DM1_10_RedStopLampFlash_002224 (* (uint8 *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.u8IN_PCAN_DM1_10_RedStopLampFlash_002224)
         #define IN_PCAN_DM1_10_ProtectLamp_002227 (* (bool *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.boIN_PCAN_DM1_10_ProtectLamp_002227)
         #define IN_PCAN_DM1_10_MalfunctionIndicatorLamp_002231 (* (bool *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.boIN_PCAN_DM1_10_MalfunctionIndicatorLamp_002231)
         #define IN_PCAN_DM1_10_AmberWarningLampFlash_002232 (* (uint8 *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.u8IN_PCAN_DM1_10_AmberWarningLampFlash_002232)
         #define IN_PCAN_DM1_10_MessageState_002228 (* (uint16 *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.u16IN_PCAN_DM1_10_MessageState_002228)
         #define IN_PCAN_DM1_10_MalfunctionIndicatorLampFlash_002230 (* (uint8 *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDM1RX_DevId733_C20_Data_InTsk1.u8IN_PCAN_DM1_10_MalfunctionIndicatorLampFlash_002230)
         #define IN_DM1_10_Filter_boFilter1_002234 (* (bool *)&CGEN_stInTsk1.CGEN_stCANCH_DevId650_C2_InTsk1.CGEN_stDM1RX_DevId733_C2_InTsk1.CGEN_stDTCF_DevId734_C2_InTsk1.CGEN_stDTCF_DevId734_C20_Data_InTsk1.boIN_DM1_10_Filter_boFilter1_002234)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame9_002269 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame9_002269)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame8_002268 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame8_002268)
         #define OUT_DEMDiagnosticEventManager_StorageCondition00_002240 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition00_002240)
         #define OUT_DEMDiagnosticEventManager_OperationCycle_002235 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_OperationCycle_002235)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame5_002256 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame5_002256)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame4_002255 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame4_002255)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame7_002267 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame7_002267)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame6_002266 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame6_002266)
         #define OUT_DEMDiagnosticEventManager_StorageCondition06_002263 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition06_002263)
         #define OUT_DEMDiagnosticEventManager_StorageCondition05_002262 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition05_002262)
         #define OUT_DEMDiagnosticEventManager_StorageCondition08_002265 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition08_002265)
         #define OUT_DEMDiagnosticEventManager_StorageCondition07_002264 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition07_002264)
         #define OUT_DEMDiagnosticEventManager_StorageCondition02_002259 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition02_002259)
         #define OUT_DEMDiagnosticEventManager_StorageCondition01_002258 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition01_002258)
         #define OUT_DEMDiagnosticEventManager_StorageCondition04_002261 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition04_002261)
         #define OUT_DEMDiagnosticEventManager_StorageCondition03_002260 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition03_002260)
         #define OUT_DEMDiagnosticEventManager_StorageCondition09_002257 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_StorageCondition09_002257)
         #define OUT_DEMDiagnosticEventManager_EnableCondition02_002246 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition02_002246)
         #define OUT_DEMDiagnosticEventManager_EnableCondition01_002245 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition01_002245)
         #define OUT_DEMDiagnosticEventManager_EnableCondition04_002248 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition04_002248)
         #define OUT_DEMDiagnosticEventManager_EnableCondition03_002247 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition03_002247)
         #define OUT_DEMDiagnosticEventManager_DateAndTime_002242 (* (uint32 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u32OUT_DEMDiagnosticEventManager_DateAndTime_002242)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame3_002254 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame3_002254)
         #define OUT_DEMDiagnosticEventManager_EnableCondition00_002239 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition00_002239)
         #define OUT_DEMDiagnosticEventManager_Distance_002243 (* (uint32 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u32OUT_DEMDiagnosticEventManager_Distance_002243)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame1_002241 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame1_002241)
         #define OUT_DEMDiagnosticEventManager_EnableCondition09_002244 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition09_002244)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame2_002253 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame2_002253)
         #define OUT_DEMDiagnosticEventManager_FreezeFrame10_002270 (* (uint16 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.u16OUT_DEMDiagnosticEventManager_FreezeFrame10_002270)
         #define OUT_DEMDiagnosticEventManager_EnableCondition06_002250 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition06_002250)
         #define OUT_DEMDiagnosticEventManager_EnableCondition05_002249 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition05_002249)
         #define OUT_DEMDiagnosticEventManager_EnableCondition08_002252 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition08_002252)
         #define OUT_DEMDiagnosticEventManager_EnableCondition07_002251 (* (bool *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEMD_DevId558_C00_Data_OutTsk1.boOUT_DEMDiagnosticEventManager_EnableCondition07_002251)
         #define IN_DEMDiagnosticEventManager_DeviceState_002238 (* (uint16 *)&CGEN_stInTsk1.CGEN_stDEMD_DevId558_C0_InTsk1.CGEN_stDEMD_DevId558_C00_Data_InTsk1.u16IN_DEMDiagnosticEventManager_DeviceState_002238)
         #define OUT_DEMDiagnosticEventManager_DEMList_DTC_01_002237 (* (uint8 *)&CGEN_stOutTsk1.CGEN_stDEMD_DevId558_C0_OutTsk1.CGEN_stDEM_DevId559_C0_OutTsk1.CGEN_stDEM_DevId559_C00_Data_OutTsk1.u8OUT_DEMDiagnosticEventManager_DEMList_DTC_01_002237)
         #define OUT_PCAN_GenericDM1TxMessage_DeviceEnable_002236 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId650_C2_OutTsk1.CGEN_stDM1TXB_DevId735_C2_OutTsk1.CGEN_stDM1TXB_DevId735_C20_Data_OutTsk1.boOUT_PCAN_GenericDM1TxMessage_DeviceEnable_002236)
         typedef uint8 _AOUT_LinSlave_SetFrameMlfB_002327[4];
         #define OUT_LinSlave_SetFrameMlfB_002327 (* (_AOUT_LinSlave_SetFrameMlfB_002327 *)&CGEN_stOutTsk4.CGEN_stLINS_DevId840_C0_OutTsk4.CGEN_stLINS_DevId840_C00_Data_OutTsk4.au8OUT_LinSlave_SetFrameMlfB_002327[0])
         #define OUT_LinSlave_WakeupRequest_002328 (* (bool *)&CGEN_stOutTsk4.CGEN_stLINS_DevId840_C0_OutTsk4.CGEN_stLINS_DevId840_C00_Data_OutTsk4.boOUT_LinSlave_WakeupRequest_002328)
         typedef uint8 _AOUT_LinSlave_SetFrameLss1B_002326[4];
         #define OUT_LinSlave_SetFrameLss1B_002326 (* (_AOUT_LinSlave_SetFrameLss1B_002326 *)&CGEN_stOutTsk4.CGEN_stLINS_DevId840_C0_OutTsk4.CGEN_stLINS_DevId840_C00_Data_OutTsk4.au8OUT_LinSlave_SetFrameLss1B_002326[0])
         #define IN_LinSlave_DeviceState_002325 (* (uint16 *)&CGEN_stInTsk4.CGEN_stLINS_DevId840_C0_InTsk4.CGEN_stLINS_DevId840_C00_Data_InTsk4.u16IN_LinSlave_DeviceState_002325)
         #define OUT_ACAN_GW_18DAF1E1_MessageEnable_002357 (* (bool *)&CGEN_stOutTsk1.CGEN_stCANCH_DevId617_C1_OutTsk1.CGEN_stGWTCBD_DevId817_C1_OutTsk1.CGEN_stGWTCBD_DevId817_C10_Data_OutTsk1.boOUT_ACAN_GW_18DAF1E1_MessageEnable_002357)
         #define OUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_MessageEnable_002365 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C415_Data_OutTsk3.boOUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_MessageEnable_002365)
         #define OUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_BatteryVoltage_002358 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C415_Data_OutTsk3.u16OUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_BatteryVoltage_002358)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_002410 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C443_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_002410)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_002367 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C443_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_002367)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_002366 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C443_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_002366)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_002411 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C442_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_002411)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_002369 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C442_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_002369)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_002368 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C442_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_002368)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_002412 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C441_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_002412)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_002371 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C441_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_002371)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_002370 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C441_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_002370)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_002413 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C440_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_002413)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_002373 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C440_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_002373)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_002372 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C440_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_002372)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_002414 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C439_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_002414)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_002375 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C439_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_002375)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_002374 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C439_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_002374)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_002415 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C438_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_002415)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_002377 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C438_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_002377)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_002376 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C438_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_002376)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_002416 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C437_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_002416)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_002379 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C437_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_002379)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_002378 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C437_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_002378)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_002417 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C436_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_002417)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_002381 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C436_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_002381)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_002380 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C436_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_002380)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_002418 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C435_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_002418)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_002383 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C435_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_002383)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_002382 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C435_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_002382)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_002419 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C434_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_002419)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_002385 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C434_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_002385)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_002384 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C434_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_002384)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_002420 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C433_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_002420)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_002387 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C433_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_002387)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_002386 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C433_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_002386)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_002421 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C432_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_002421)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_002389 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C432_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_002389)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_002388 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C432_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_002388)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_002422 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C431_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_002422)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_002391 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C431_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_002391)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_002390 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C431_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_002390)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_002423 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C430_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_002423)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_002393 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C430_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_002393)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_002392 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C430_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_002392)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_002424 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C429_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_002424)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_002395 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C429_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_002395)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_002394 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C429_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_002394)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_002425 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C428_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_002425)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_002397 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C428_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_002397)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_002396 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C428_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_002396)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_002426 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C427_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_002426)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_002399 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C427_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_002399)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_002398 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C427_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_002398)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_002427 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C426_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_002427)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_002401 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C426_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_002401)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_002400 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C426_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_002400)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_002428 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C425_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_002428)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_002403 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C425_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_002403)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_002402 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C425_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_002402)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_002429 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C424_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_002429)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_002405 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C424_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_002405)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_002404 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C424_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_002404)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_002430 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C423_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_002430)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_002407 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C423_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_002407)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_002406 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C423_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_002406)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_002431 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C422_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_002431)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_002409 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C422_Data_OutTsk3.boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_002409)
         #define OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_002408 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C422_Data_OutTsk3.u16OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_002408)
         #define OUT_FMSCAN_Tx_Out_Out_01_Sts_MessageEnable_002542 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_01_Sts_MessageEnable_002542)
         #define OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_STATUS_002434 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_STATUS_002434)
         #define OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_SENSE_002433 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_SENSE_002433)
         #define OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_DIAG_002432 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_DIAG_002432)
         #define OUT_FMSCAN_Tx_Out_Out_02_Sts_MessageEnable_002543 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_02_Sts_MessageEnable_002543)
         #define OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_STATUS_002437 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_STATUS_002437)
         #define OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_SENSE_002436 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_SENSE_002436)
         #define OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_DIAG_002435 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_DIAG_002435)
         #define OUT_FMSCAN_Tx_Out_Out_03_Sts_MessageEnable_002544 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_03_Sts_MessageEnable_002544)
         #define OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_STATUS_002440 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_STATUS_002440)
         #define OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_SENSE_002439 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_SENSE_002439)
         #define OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_DIAG_002438 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_DIAG_002438)
         #define OUT_FMSCAN_Tx_Out_Out_04_Sts_MessageEnable_002545 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_04_Sts_MessageEnable_002545)
         #define OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_STATUS_002443 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_STATUS_002443)
         #define OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_SENSE_002442 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_SENSE_002442)
         #define OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_DIAG_002441 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_DIAG_002441)
         #define OUT_FMSCAN_Tx_Out_Out_05_Sts_MessageEnable_002546 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_05_Sts_MessageEnable_002546)
         #define OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_STATUS_002446 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_STATUS_002446)
         #define OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_SENSE_002445 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_SENSE_002445)
         #define OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_DIAG_002444 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_DIAG_002444)
         #define OUT_FMSCAN_Tx_Out_Out_06_Sts_MessageEnable_002547 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_06_Sts_MessageEnable_002547)
         #define OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_STATUS_002449 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_STATUS_002449)
         #define OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_SENSE_002448 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_SENSE_002448)
         #define OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_DIAG_002447 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_DIAG_002447)
         #define OUT_FMSCAN_Tx_Out_Out_07_Sts_MessageEnable_002548 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_07_Sts_MessageEnable_002548)
         #define OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_STATUS_002452 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_STATUS_002452)
         #define OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_SENSE_002451 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_SENSE_002451)
         #define OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_DIAG_002450 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_DIAG_002450)
         #define OUT_FMSCAN_Tx_Out_Out_08_Sts_MessageEnable_002549 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_08_Sts_MessageEnable_002549)
         #define OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_STATUS_002455 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_STATUS_002455)
         #define OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_SENSE_002454 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_SENSE_002454)
         #define OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_DIAG_002453 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_DIAG_002453)
         #define OUT_FMSCAN_Tx_Out_Out_09_Sts_MessageEnable_002550 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_09_Sts_MessageEnable_002550)
         #define OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_STATUS_002458 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_STATUS_002458)
         #define OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_SENSE_002457 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_SENSE_002457)
         #define OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_DIAG_002456 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_DIAG_002456)
         #define OUT_FMSCAN_Tx_Out_Out_10_Sts_MessageEnable_002551 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_10_Sts_MessageEnable_002551)
         #define OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_STATUS_002461 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_STATUS_002461)
         #define OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_SENSE_002460 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_SENSE_002460)
         #define OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_DIAG_002459 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_DIAG_002459)
         #define OUT_FMSCAN_Tx_Out_Out_11_Sts_MessageEnable_002552 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_11_Sts_MessageEnable_002552)
         #define OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_STATUS_002464 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_STATUS_002464)
         #define OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_SENSE_002463 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_SENSE_002463)
         #define OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_DIAG_002462 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_DIAG_002462)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_MessageEnable_002554 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_12_Sts_MessageEnable_002554)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_002468 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_002468)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_002469 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_002469)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_STATUS_002467 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_STATUS_002467)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_DIAG_002465 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_DIAG_002465)
         #define OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_SENSE_002466 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_SENSE_002466)
         #define OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002555 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C41_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002555)
         #define OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002471 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C41_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002471)
         #define OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002470 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C41_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002470)
         #define OUT_FMSCAN_Tx_Out_Out_13_Sts_MessageEnable_002556 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_13_Sts_MessageEnable_002556)
         #define OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_STATUS_002474 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_STATUS_002474)
         #define OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_SENSE_002473 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_SENSE_002473)
         #define OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_DIAG_002472 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_DIAG_002472)
         #define OUT_FMSCAN_Tx_Out_Out_14_Sts_MessageEnable_002557 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_14_Sts_MessageEnable_002557)
         #define OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_STATUS_002477 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_STATUS_002477)
         #define OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_SENSE_002476 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_SENSE_002476)
         #define OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_DIAG_002475 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_DIAG_002475)
         #define OUT_FMSCAN_Tx_Out_Out_15_Sts_MessageEnable_002558 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_15_Sts_MessageEnable_002558)
         #define OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_STATUS_002480 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_STATUS_002480)
         #define OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_SENSE_002479 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_SENSE_002479)
         #define OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_DIAG_002478 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_DIAG_002478)
         #define OUT_FMSCAN_Tx_Out_Out_16_Sts_MessageEnable_002559 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_16_Sts_MessageEnable_002559)
         #define OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_STATUS_002483 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_STATUS_002483)
         #define OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_SENSE_002482 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_SENSE_002482)
         #define OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_DIAG_002481 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_DIAG_002481)
         #define OUT_FMSCAN_Tx_Out_Out_17_Sts_MessageEnable_002560 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_17_Sts_MessageEnable_002560)
         #define OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_STATUS_002486 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_STATUS_002486)
         #define OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_SENSE_002485 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_SENSE_002485)
         #define OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_DIAG_002484 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_DIAG_002484)
         #define OUT_FMSCAN_Tx_Out_Out_18_Sts_MessageEnable_002561 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_18_Sts_MessageEnable_002561)
         #define OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_STATUS_002489 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_STATUS_002489)
         #define OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_SENSE_002488 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_SENSE_002488)
         #define OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_DIAG_002487 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_DIAG_002487)
         #define OUT_FMSCAN_Tx_Out_Out_19_Sts_MessageEnable_002562 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_19_Sts_MessageEnable_002562)
         #define OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_STATUS_002492 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_STATUS_002492)
         #define OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_SENSE_002491 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_SENSE_002491)
         #define OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_DIAG_002490 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_DIAG_002490)
         #define OUT_FMSCAN_Tx_Out_Out_20_Sts_MessageEnable_002563 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_20_Sts_MessageEnable_002563)
         #define OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_STATUS_002495 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_STATUS_002495)
         #define OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_SENSE_002494 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_SENSE_002494)
         #define OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_DIAG_002493 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_DIAG_002493)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_MessageEnable_002684 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_21_Sts_MessageEnable_002684)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_002499 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_002499)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_002500 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_002500)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_STATUS_002498 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_STATUS_002498)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_DIAG_002496 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_DIAG_002496)
         #define OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_SENSE_002497 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_SENSE_002497)
         #define OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002565 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C40_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002565)
         #define OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002502 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C40_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002502)
         #define OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002501 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C40_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002501)
         #define OUT_FMSCAN_Tx_Out_Out_22_Sts_MessageEnable_002566 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_22_Sts_MessageEnable_002566)
         #define OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_STATUS_002505 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_STATUS_002505)
         #define OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_SENSE_002504 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_SENSE_002504)
         #define OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_DIAG_002503 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_DIAG_002503)
         #define OUT_FMSCAN_Tx_Out_Out_23_Sts_MessageEnable_002567 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_23_Sts_MessageEnable_002567)
         #define OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_STATUS_002508 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_STATUS_002508)
         #define OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_SENSE_002507 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_SENSE_002507)
         #define OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_DIAG_002506 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_DIAG_002506)
         #define OUT_FMSCAN_Tx_Out_Out_24_Sts_MessageEnable_002568 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_24_Sts_MessageEnable_002568)
         #define OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_STATUS_002511 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_STATUS_002511)
         #define OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_SENSE_002510 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_SENSE_002510)
         #define OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_DIAG_002509 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_DIAG_002509)
         #define OUT_FMSCAN_Tx_Out_Out_25_Sts_MessageEnable_002569 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_25_Sts_MessageEnable_002569)
         #define OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_STATUS_002514 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_STATUS_002514)
         #define OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_SENSE_002513 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_SENSE_002513)
         #define OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_DIAG_002512 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_DIAG_002512)
         #define OUT_FMSCAN_Tx_Out_Out_26_Sts_MessageEnable_002570 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_26_Sts_MessageEnable_002570)
         #define OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_STATUS_002517 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_STATUS_002517)
         #define OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_SENSE_002516 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_SENSE_002516)
         #define OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_DIAG_002515 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_DIAG_002515)
         #define OUT_FMSCAN_Tx_Out_Out_27_Sts_MessageEnable_002571 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_27_Sts_MessageEnable_002571)
         #define OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_STATUS_002520 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_STATUS_002520)
         #define OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_SENSE_002519 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_SENSE_002519)
         #define OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_DIAG_002518 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_DIAG_002518)
         #define OUT_FMSCAN_Tx_Out_Out_28_Sts_MessageEnable_002572 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_28_Sts_MessageEnable_002572)
         #define OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_STATUS_002523 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_STATUS_002523)
         #define OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_SENSE_002522 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_SENSE_002522)
         #define OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_DIAG_002521 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_DIAG_002521)
         #define OUT_FMSCAN_Tx_Out_Out_29_Sts_MessageEnable_002573 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C450_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_29_Sts_MessageEnable_002573)
         #define OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_STATUS_002526 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C450_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_STATUS_002526)
         #define OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_DIAG_002524 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C450_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_DIAG_002524)
         #define OUT_FMSCAN_Tx_Out_Out_30_Sts_MessageEnable_002574 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C449_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_30_Sts_MessageEnable_002574)
         #define OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_STATUS_002529 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C449_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_STATUS_002529)
         #define OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_DIAG_002527 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C449_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_DIAG_002527)
         #define OUT_FMSCAN_Tx_Out_Out_31_Sts_MessageEnable_002575 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C448_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_31_Sts_MessageEnable_002575)
         #define OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_STATUS_002532 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C448_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_STATUS_002532)
         #define OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_DIAG_002530 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C448_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_DIAG_002530)
         #define OUT_FMSCAN_Tx_Out_Out_32_Sts_MessageEnable_002576 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C447_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_32_Sts_MessageEnable_002576)
         #define OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_STATUS_002535 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C447_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_STATUS_002535)
         #define OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_DIAG_002533 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C447_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_DIAG_002533)
         #define OUT_FMSCAN_Tx_Out_Out_33_Sts_MessageEnable_002577 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C446_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_33_Sts_MessageEnable_002577)
         #define OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_STATUS_002538 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C446_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_STATUS_002538)
         #define OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_DIAG_002536 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C446_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_DIAG_002536)
         #define OUT_FMSCAN_Tx_Out_Out_34_Sts_MessageEnable_002578 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C445_Data_OutTsk3.boOUT_FMSCAN_Tx_Out_Out_34_Sts_MessageEnable_002578)
         #define OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_STATUS_002541 (* (uint8 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C445_Data_OutTsk3.u8OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_STATUS_002541)
         #define OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_DIAG_002539 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C445_Data_OutTsk3.u16OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_DIAG_002539)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_002603 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C413_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_002603)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_002580 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C413_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_002580)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_002579 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C413_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_002579)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_002604 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C412_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_002604)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_002582 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C412_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_002582)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_002581 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C412_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_002581)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_002605 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C411_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_002605)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_002584 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C411_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_002584)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_002583 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C411_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_002583)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_002606 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C410_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_002606)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_002586 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C410_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_002586)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_002585 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C410_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_002585)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_002607 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C49_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_002607)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_002588 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C49_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_002588)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_002587 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C49_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_002587)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_002608 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C48_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_002608)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_002590 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C48_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_002590)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_002589 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C48_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_002589)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_002609 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C47_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_002609)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_002592 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C47_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_002592)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_002591 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C47_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_002591)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_MessageEnable_002610 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C46_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_MessageEnable_002610)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_Val_002594 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C46_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_Val_002594)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_DIAG_002593 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C46_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_DIAG_002593)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_MessageEnable_002611 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C45_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_MessageEnable_002611)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_Val_002596 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C45_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_Val_002596)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_DIAG_002595 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C45_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_DIAG_002595)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_MessageEnable_002613 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C43_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_MessageEnable_002613)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_Val_002600 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C43_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_Val_002600)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_DIAG_002599 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C43_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_DIAG_002599)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_002614 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C42_Data_OutTsk3.boOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_002614)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_002602 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C42_Data_OutTsk3.u32OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_002602)
         #define OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_002601 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C42_Data_OutTsk3.u16OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_002601)
         #define OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_002629 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C444_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_002629)
         #define OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_002616 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C444_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_002616)
         #define OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_002615 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C444_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_002615)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_002630 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C420_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_002630)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_002618 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C420_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_002618)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_002617 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C420_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_002617)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_002631 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C419_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_002631)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_002620 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C419_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_002620)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_002619 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C419_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_002619)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_002632 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C418_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_002632)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_002622 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C418_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_002622)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_002621 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C418_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_002621)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_002633 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C417_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_002633)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_002624 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C417_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_002624)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_002623 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C417_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_002623)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_002634 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C416_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_002634)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_002626 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C416_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_002626)
         #define OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_002625 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C416_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_002625)
         #define OUT_FMSCAN_Tx_Pwr_PWR_Sts_MessageEnable_002635 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C421_Data_OutTsk3.boOUT_FMSCAN_Tx_Pwr_PWR_Sts_MessageEnable_002635)
         #define OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_Val_002628 (* (uint32 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C421_Data_OutTsk3.u32OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_Val_002628)
         #define OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_002627 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C421_Data_OutTsk3.u16OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_002627)
         #define OUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_MessageEnable_002638 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C414_Data_OutTsk3.boOUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_MessageEnable_002638)
         #define OUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_Value_002637 (* (uint16 *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C4_OutTsk3.CGEN_stCDYTXB_DevId728_C414_Data_OutTsk3.u16OUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_Value_002637)
         #define OUT_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_002679 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C42_Data_OutTsk3.boOUT_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_002679)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageState_002678 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.u16IN_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageState_002678)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_25_Ctrl_002655 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_25_Ctrl_002655)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_26_Ctrl_002656 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_26_Ctrl_002656)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_27_Ctrl_002657 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_27_Ctrl_002657)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_22_Ctrl_002652 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_22_Ctrl_002652)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_23_Ctrl_002653 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_23_Ctrl_002653)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_24_Ctrl_002654 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_24_Ctrl_002654)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_28_Ctrl_002658 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_28_Ctrl_002658)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_04_Ctrl_002662 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_04_Ctrl_002662)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_002663 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_002663)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002685 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002685)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_01_Ctrl_002659 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_01_Ctrl_002659)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_02_Ctrl_002660 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_02_Ctrl_002660)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_03_Ctrl_002661 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_03_Ctrl_002661)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_002642 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_002642)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_002643 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_002643)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_002644 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_002644)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_002639 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_002639)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_002640 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_002640)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_002641 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_002641)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_002645 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_002645)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_002649 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_002649)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_20_Ctrl_002650 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_20_Ctrl_002650)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_21_Ctrl_002651 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_21_Ctrl_002651)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_002646 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_002646)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_002647 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_002647)
         #define IN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_18_Ctrl_002648 (* (bool *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C42_Data_InTsk3.boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_18_Ctrl_002648)
         #define OUT_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageEnable_002681 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C41_Data_OutTsk3.boOUT_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageEnable_002681)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageState_002680 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u16IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageState_002680)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_08_HB_Ctrl_002669 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_08_HB_Ctrl_002669)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_07_HB_Ctrl_002668 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_07_HB_Ctrl_002668)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_10_HB_Ctrl_002671 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_10_HB_Ctrl_002671)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_09_HB_Ctrl_002670 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_09_HB_Ctrl_002670)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_02_HB_Ctrl_002665 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_02_HB_Ctrl_002665)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_01_HB_Ctrl_002664 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_01_HB_Ctrl_002664)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_06_HB_Ctrl_002667 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_06_HB_Ctrl_002667)
         #define IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_05_HB_Ctrl_002666 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C41_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_05_HB_Ctrl_002666)
         #define OUT_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageEnable_002683 (* (bool *)&CGEN_stOutTsk3.CGEN_stCANCH_DevId640_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C4_OutTsk3.CGEN_stCDYRXB_DevId727_C40_Data_OutTsk3.boOUT_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageEnable_002683)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageState_002682 (* (uint16 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u16IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageState_002682)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_32_HB_Ctrl_002675 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_32_HB_Ctrl_002675)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_33_HB_Ctrl_002676 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_33_HB_Ctrl_002676)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_34_HB_Ctrl_002677 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_34_HB_Ctrl_002677)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_29_HB_Ctrl_002672 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_29_HB_Ctrl_002672)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_30_HB_Ctrl_002673 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_30_HB_Ctrl_002673)
         #define IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_31_HB_Ctrl_002674 (* (uint8 *)&CGEN_stInTsk3.CGEN_stCANCH_DevId640_C4_InTsk3.CGEN_stCDYRXB_DevId727_C4_InTsk3.CGEN_stCDYRXB_DevId727_C40_Data_InTsk3.u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_31_HB_Ctrl_002674)
         #endif
      

#endif

