// Seed: 1326587603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = ~1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wand  id_4,
    output tri0  id_5,
    input  wand  id_6,
    output tri1  id_7,
    input  wire  id_8,
    output tri0  id_9,
    input  tri   id_10
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
