;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #1, <1
	SPL @270, <0
	ADD 210, 30
	JMP 0, -835
	SUB 10, 200
	ADD #1, <1
	SUB 401, 20
	JMP 100, 8
	SUB 0, @1
	ADD #270, <0
	SUB 100, 203
	ADD 270, 60
	SUB 100, 203
	SLT 0, -0
	JMN 0, -835
	SUB #70, @200
	SUB 40, @2
	SUB 100, 203
	SLT 0, -0
	JMN 0, -835
	MOV -7, <-20
	MOV -7, <-20
	DJN 0, -0
	ADD -30, 9
	SUB 10, 200
	SUB @127, 106
	SUB #72, @200
	MOV -7, <-20
	MOV -1, <-20
	MOV <300, 90
	ADD #1, <1
	ADD #1, <1
	SUB @121, 103
	ADD #1, <1
	ADD #1, <1
	SUB @0, @0
	ADD 10, 20
	SPL 0, -835
	SLT 221, 292
	SPL 0, <702
	SLT 221, 292
	JMP 100, 8
	SPL 0, <702
	SUB 0, @1
	SUB 0, @1
	CMP -207, <-120
