
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN">
<html xmlns:mwsh="http://www.mathworks.com/namespace/mcode/v1/syntaxhighlight.dtd">
   <head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <!--
This HTML is auto-generated from an M-file.
To make changes, update the M-file and republish this document.
      -->
      <title>Digital circuit sizing for an inverter chain (GP)</title>
      <meta name="generator" content="MATLAB 7.4">
      <meta name="date" content="2007-08-10">
      <meta name="m-file" content="inverter_chain_sizing"><style>

body {
  background-color: white;
  margin:10px;
}

h1 {
  color: #990000; 
  font-size: x-large;
}

h2 {
  color: #990000;
  font-size: medium;
}

/* Make the text shrink to fit narrow windows, but not stretch too far in 
wide windows. */ 
p,h1,h2,div.content div {
  max-width: 600px;
  /* Hack for IE6 */
  width: auto !important; width: 600px;
}

pre.codeinput {
  background: #EEEEEE;
  padding: 10px;
}
@media print {
  pre.codeinput {word-wrap:break-word; width:100%;}
} 

span.keyword {color: #0000FF}
span.comment {color: #228B22}
span.string {color: #A020F0}
span.untermstring {color: #B20000}
span.syscmd {color: #B28C00}

pre.codeoutput {
  color: #666666;
  padding: 10px;
}

pre.error {
  color: red;
}

p.footer {
  text-align: right;
  font-size: xx-small;
  font-weight: lighter;
  font-style: italic;
  color: gray;
}

  </style></head>
   <body>
      <div class="content">
         <h1>Digital circuit sizing for an inverter chain (GP)</h1><pre class="codeinput"><span class="comment">% Boyd, Kim, Patil, and Horowitz, "Digital circuit optimization</span>
<span class="comment">% via geometric programming"</span>
<span class="comment">% Written for CVX by Almir Mutapcic 02/08/06</span>
<span class="comment">%</span>
<span class="comment">% We consider a chain of N inverters driving a load capacitance CL.</span>
<span class="comment">% The problem is to find optimal scale factors for the inverter</span>
<span class="comment">% that minimize the sum of them (area), while obeying constraints</span>
<span class="comment">% on the maximum delay through the circuit, and minimum and maximum</span>
<span class="comment">% limits on scale factors. There are no limits on the total power.</span>
<span class="comment">% (For more details about the inverter chain see sec. 2.1.11 in the paper.)</span>
<span class="comment">%</span>
<span class="comment">%   minimize   sum(x)</span>
<span class="comment">%       s.t.   T_j &lt;= Dmax          for j an output gate</span>
<span class="comment">%              T_j + d_i &lt;= T_i     for j in FI(i)</span>
<span class="comment">%              x_min &lt;= x &lt;= x_max</span>
<span class="comment">%</span>
<span class="comment">% where variables are x and T.</span>
<span class="comment">% Here we use data structures and digital circuit models from the</span>
<span class="comment">% referenced paper.</span>

<span class="comment">%********************************************************************</span>
<span class="comment">% problem data</span>
<span class="comment">%********************************************************************</span>
N  = 8;      <span class="comment">% number of inverters</span>
CL = 20;     <span class="comment">% capacitance load</span>
Dmax = 20;   <span class="comment">% maximum delay through the circuit</span>
x_min = 1;   <span class="comment">% minimum scale factor</span>
x_max = 20;  <span class="comment">% maximum scale factor</span>

<span class="comment">% circuit labeling convention:</span>
<span class="comment">% label primary input (input to the first inverter in the chain) with N+1</span>
<span class="comment">% label primary output (output of the last inverter in the chain) with N+2</span>
<span class="comment">% label inverters in the chain with 1,2,...,N based on their location</span>

<span class="comment">% primary input and primary output labels (start with N+1)</span>
primary_inputs  = [N+1];
primary_outputs = [N+2];
M = N + length( primary_inputs ) + length( primary_outputs );

<span class="comment">% fan-in cell array for a straight chain of inverters</span>
FI{1} = [N+1];   <span class="comment">% fan-in of the first inverter is the primary input</span>
<span class="keyword">for</span> k = 2:N
  FI{k} = [k-1]; <span class="comment">% fan-in of other inverters is the inverter feeding into them</span>
<span class="keyword">end</span>
FI{N+2} = [N];   <span class="comment">% fan-in of the primary output is the last inverter in the chain</span>

<span class="comment">% fan-out cell array</span>
<span class="comment">% (will be computed from the fan-in cell array, no need to modify)</span>
FO = cell(M,1);
<span class="keyword">for</span> gate = [1:N primary_outputs]
  preds = FI{gate};
  <span class="keyword">for</span> k = 1:length(preds)
    FO{preds(k)}(end+1) = gate;
  <span class="keyword">end</span>
<span class="keyword">end</span>

<span class="comment">% input and internal capacitance of gates and the driving resistance</span>
Cin_norm  = ones(N,1);
Cint_norm = ones(N,1);
Rdrv_norm = ones(N,1);

<span class="comment">% place extra capacitance before the input of the 5th inverter</span>
Cin_norm(5) = 80;

<span class="comment">% primary output has Cin capacitance (but has no Cload)</span>
Cin_po = sparse(M,1);
Cin_po(primary_outputs) = CL;

<span class="comment">% primary input has Cload capacitance (but has no Cin)</span>
Cload_pi = sparse(M,1);
Cload_pi(primary_inputs) = 1;

<span class="comment">%********************************************************************</span>
<span class="comment">% optimization</span>
<span class="comment">%********************************************************************</span>
cvx_begin <span class="string">gp</span>
  <span class="comment">% optimization variables</span>
  variable <span class="string">x(N)</span>                 <span class="comment">% sizes</span>
  variable <span class="string">T(N)</span>                 <span class="comment">% arrival times</span>

  <span class="comment">% minimize the sum of scale factors subject to above constraints</span>
  minimize( sum(x) )
  subject <span class="string">to</span>

    <span class="comment">% input capacitance is an affine function of sizes</span>
    Cin  = Cin_norm.*x;
    Cint = Cint_norm.*x;

    <span class="comment">% driving resistance is inversily proportional to sizes</span>
    R = Rdrv_norm./x;

    <span class="comment">% gate delay is the product of its driving resistance and load cap.</span>
    Cload = cvx( zeros(N,1) );
    <span class="keyword">for</span> gate = 1:N
      <span class="keyword">if</span> ~ismember( FO{gate}, primary_outputs )
        Cload(gate) = sum( Cin(FO{gate}) );
      <span class="keyword">else</span>
        Cload(gate) = Cin_po( FO{gate} );
      <span class="keyword">end</span>
    <span class="keyword">end</span>

    <span class="comment">% delay</span>
    D = 0.69*ones(N,1).*R.*( Cint + Cload );

    <span class="comment">% create timing constraints</span>
    <span class="keyword">for</span> gate = 1:N
      <span class="keyword">if</span> ~ismember( FI{gate}, primary_inputs )
        <span class="keyword">for</span> j = FI{gate}
          <span class="comment">% enforce T_j + D_j &lt;= T_i over all gates j that drive i</span>
          D(gate) + T(j) &lt;= T(gate);
        <span class="keyword">end</span>
      <span class="keyword">else</span>
        <span class="comment">% enforce D_i &lt;= T_i for gates i connected to primary inputs</span>
        D(gate) &lt;= T(gate);
      <span class="keyword">end</span>
    <span class="keyword">end</span>

    <span class="comment">% circuit delay is the max of arrival times for output gates</span>
    output_gates = [FI{primary_outputs}];
    circuit_delay = max( T(output_gates) );

    <span class="comment">% collect all the constraints</span>
    circuit_delay &lt;= Dmax;
    x &gt;= x_min;
    x &lt;= x_max;
cvx_end

<span class="comment">% message about extra capacitance and result display</span>
disp(<span class="string">' '</span>)
disp([<span class="string">'Note: there is an extra capacitance between the 4th and 5th inverter'</span><span class="keyword">...</span>
     <span class="string">' in the chain.'</span>])
fprintf(1,<span class="string">'\nOptimal scale factors are: \n'</span>), x

<span class="comment">% plot scale factors and maximum delay for inverter i</span>
close <span class="string">all</span>;
subplot(2,1,1); plot([1:N],T,<span class="string">'g--'</span>,[1:N],T,<span class="string">'bo'</span>);
ylabel(<span class="string">'maximum delay T'</span>)
subplot(2,1,2); stem([1:N],x);
ylabel(<span class="string">'scale factor x'</span>)
xlabel(<span class="string">'inverter stage'</span>)
</pre><pre class="codeoutput"> 
Calling SDPT3: 476 variables, 219 equality constraints
Note: for improved efficiency, SDPT3 is solving the dual problem.
------------------------------------------------------------

 num. of constraints = 219
 dim. of sdp    var  = 117,   num. of sdp  blk  = 22
 dim. of socp   var  = 44,   num. of socp blk  = 22
 dim. of linear var  = 60
*******************************************************************
   SDPT3: Infeasible path-following algorithms
*******************************************************************
 version  predcorr  gam  expon  scale_data
    NT      1      0.000   1        0    
it pstep dstep pinfeas dinfeas  gap      mean(obj)   cputime
-------------------------------------------------------------------
 0|0.000|0.000|6.9e+01|5.9e+00|1.6e+05| 9.637157e+02| 0:0:00| chol  1  1 
 1|0.205|0.039|5.5e+01|5.6e+00|1.6e+05| 1.297221e+03| 0:0:00| chol  1  1 
 2|0.313|0.473|3.7e+01|3.0e+00|1.1e+05| 1.091332e+03| 0:0:00| chol  1  1 
 3|0.633|0.593|1.4e+01|1.2e+00|5.1e+04| 1.055144e+03| 0:0:00| chol  1  1 
 4|0.801|0.783|2.7e+00|2.6e-01|1.3e+04| 9.539436e+02| 0:0:00| chol  1  1 
 5|0.700|0.811|8.2e-01|5.0e-02|4.4e+03| 6.944254e+02| 0:0:00| chol  1  1 
 6|0.568|0.460|3.5e-01|2.7e-02|2.8e+03| 4.356545e+02| 0:0:00| chol  1  1 
 7|0.883|0.668|4.1e-02|8.9e-03|1.4e+03| 2.711366e+02| 0:0:00| chol  1  1 
 8|0.948|0.948|2.1e-03|6.7e-04|2.2e+02| 5.897860e+01| 0:0:00| chol  1  1 
 9|0.916|0.924|1.8e-04|2.4e-04|4.3e+01| 8.719019e+00| 0:0:00| chol  1  1 
10|0.925|0.988|1.4e-05|3.9e-05|1.8e+01| 1.155123e+00| 0:0:01| chol  1  1 
11|1.000|0.959|3.1e-09|4.3e-06|4.6e+00|-2.971003e+00| 0:0:01| chol  1  1 
12|0.691|0.805|1.5e-09|8.4e-07|3.0e+00|-3.134968e+00| 0:0:01| chol  1  1 
13|0.685|0.751|4.6e-10|2.1e-07|2.0e+00|-3.243867e+00| 0:0:01| chol  1  1 
14|0.883|0.873|1.3e-10|2.7e-08|1.0e+00|-3.366207e+00| 0:0:01| chol  1  1 
15|1.000|1.000|3.1e-11|2.7e-11|4.6e-01|-3.420289e+00| 0:0:01| chol  1  1 
16|1.000|1.000|1.4e-11|6.2e-12|9.9e-02|-3.421016e+00| 0:0:01| chol  1  1 
17|0.996|0.984|6.9e-12|2.8e-12|8.7e-03|-3.412699e+00| 0:0:01| chol  1  1 
18|0.980|0.981|2.3e-12|1.4e-12|1.7e-04|-3.411340e+00| 0:0:01| chol  1  1 
19|0.995|0.996|8.2e-12|1.0e-12|3.1e-06|-3.411313e+00| 0:0:01| chol  1  2 
20|1.000|0.998|1.1e-11|1.5e-12|7.6e-08|-3.411312e+00| 0:0:01|
  sqlp stop: max(relative gap, infeasibilities) &lt; 1.49e-08
-------------------------------------------------------------------
 number of iterations   = 20
 primal objective value = -3.41131238e+00
 dual   objective value = -3.41131246e+00
 gap := trace(XZ)       = 7.61e-08
 relative gap           = 9.73e-09
 actual relative gap    = 9.55e-09
 rel. primal infeas     = 1.06e-11
 rel. dual   infeas     = 1.50e-12
 norm(X), norm(y), norm(Z) = 9.0e+00, 1.3e+01, 2.3e+01
 norm(A), norm(b), norm(C) = 7.9e+02, 2.8e+00, 2.4e+02
 Total CPU time (secs)  = 1.0  
 CPU time per iteration = 0.0  
 termination code       =  0
 DIMACS: 1.5e-11  0.0e+00  2.9e-12  0.0e+00  9.6e-09  9.7e-09
-------------------------------------------------------------------
------------------------------------------------------------
Status: Solved
Optimal value (cvx_optval): +32.4139
 
Note: there is an extra capacitance between the 4th and 5th inverter in the chain.

Optimal scale factors are: 

x =

    3.0525
    2.6620
    4.3604
   12.5014
    1.0000
    1.3272
    2.2520
    5.2446

</pre><img vspace="5" hspace="5" src="inverter_chain_sizing_01.png"> <p class="footer"><br>
            Published with MATLAB&reg; 7.4<br></p>
      </div>
      <!--
##### SOURCE BEGIN #####
%% Digital circuit sizing for an inverter chain (GP)

% Boyd, Kim, Patil, and Horowitz, "Digital circuit optimization
% via geometric programming"
% Written for CVX by Almir Mutapcic 02/08/06
%
% We consider a chain of N inverters driving a load capacitance CL.
% The problem is to find optimal scale factors for the inverter
% that minimize the sum of them (area), while obeying constraints
% on the maximum delay through the circuit, and minimum and maximum
% limits on scale factors. There are no limits on the total power.
% (For more details about the inverter chain see sec. 2.1.11 in the paper.)
%
%   minimize   sum(x)
%       s.t.   T_j <= Dmax          for j an output gate
%              T_j + d_i <= T_i     for j in FI(i)
%              x_min <= x <= x_max
%
% where variables are x and T.
% Here we use data structures and digital circuit models from the
% referenced paper.

%********************************************************************
% problem data
%********************************************************************
N  = 8;      % number of inverters
CL = 20;     % capacitance load
Dmax = 20;   % maximum delay through the circuit
x_min = 1;   % minimum scale factor
x_max = 20;  % maximum scale factor

% circuit labeling convention:
% label primary input (input to the first inverter in the chain) with N+1
% label primary output (output of the last inverter in the chain) with N+2
% label inverters in the chain with 1,2,...,N based on their location

% primary input and primary output labels (start with N+1)
primary_inputs  = [N+1];
primary_outputs = [N+2];
M = N + length( primary_inputs ) + length( primary_outputs );

% fan-in cell array for a straight chain of inverters
FI{1} = [N+1];   % fan-in of the first inverter is the primary input
for k = 2:N
  FI{k} = [k-1]; % fan-in of other inverters is the inverter feeding into them
end
FI{N+2} = [N];   % fan-in of the primary output is the last inverter in the chain

% fan-out cell array
% (will be computed from the fan-in cell array, no need to modify)
FO = cell(M,1);
for gate = [1:N primary_outputs]
  preds = FI{gate};
  for k = 1:length(preds)
    FO{preds(k)}(end+1) = gate;
  end
end

% input and internal capacitance of gates and the driving resistance
Cin_norm  = ones(N,1);
Cint_norm = ones(N,1);
Rdrv_norm = ones(N,1);

% place extra capacitance before the input of the 5th inverter
Cin_norm(5) = 80;

% primary output has Cin capacitance (but has no Cload)
Cin_po = sparse(M,1);
Cin_po(primary_outputs) = CL;

% primary input has Cload capacitance (but has no Cin)
Cload_pi = sparse(M,1);
Cload_pi(primary_inputs) = 1;

%********************************************************************
% optimization
%********************************************************************
cvx_begin gp
  % optimization variables
  variable x(N)                 % sizes
  variable T(N)                 % arrival times

  % minimize the sum of scale factors subject to above constraints
  minimize( sum(x) )
  subject to

    % input capacitance is an affine function of sizes
    Cin  = Cin_norm.*x;
    Cint = Cint_norm.*x;

    % driving resistance is inversily proportional to sizes
    R = Rdrv_norm./x;

    % gate delay is the product of its driving resistance and load cap.
    Cload = cvx( zeros(N,1) );
    for gate = 1:N
      if ~ismember( FO{gate}, primary_outputs )
        Cload(gate) = sum( Cin(FO{gate}) );
      else
        Cload(gate) = Cin_po( FO{gate} );
      end
    end

    % delay
    D = 0.69*ones(N,1).*R.*( Cint + Cload );

    % create timing constraints
    for gate = 1:N
      if ~ismember( FI{gate}, primary_inputs )
        for j = FI{gate}
          % enforce T_j + D_j <= T_i over all gates j that drive i
          D(gate) + T(j) <= T(gate);
        end
      else
        % enforce D_i <= T_i for gates i connected to primary inputs
        D(gate) <= T(gate);
      end
    end

    % circuit delay is the max of arrival times for output gates
    output_gates = [FI{primary_outputs}];
    circuit_delay = max( T(output_gates) );

    % collect all the constraints
    circuit_delay <= Dmax;
    x >= x_min;
    x <= x_max;
cvx_end

% message about extra capacitance and result display
disp(' ')
disp(['Note: there is an extra capacitance between the 4th and 5th inverter'...
     ' in the chain.'])
fprintf(1,'\nOptimal scale factors are: \n'), x

% plot scale factors and maximum delay for inverter i
close all;
subplot(2,1,1); plot([1:N],T,'gREPLACE_WITH_DASH_DASH',[1:N],T,'bo');
ylabel('maximum delay T')
subplot(2,1,2); stem([1:N],x);
ylabel('scale factor x')
xlabel('inverter stage')

##### SOURCE END #####
-->
   </body>
</html>