Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 11:34:21 2023
| Host         : Big-Daddy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |              79 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             576 |          107 |
| Yes          | No                    | Yes                    |              28 |           16 |
| Yes          | Yes                   | No                     |             192 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                  | comp_gauss/comp_prng/grst_reg |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[4]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[7]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[3]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[6]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[2]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[1]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[5]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/p_0_in[0]                      | rxrst__0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_uart/comp_tx/TX_active                      | txrst_reg_n_0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | comp_gauss/comp_prng/E[0]                        | grst_reg_n_0                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                  | rxrst__0                      |                3 |              6 |         2.00 |
| ~clk_IBUF_BUFG |                                                  |                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                  | txrst_reg_n_0                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | comp_uart/comp_rx/count_clk[6]_i_1_n_0           | rxrst__0                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | comp_uart/comp_tx/count_clk                      | txrst_reg_n_0                 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | comp_uart/comp_tx/TX_in0                         |                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                  |                               |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG | comp_uart/E[0]                                   |                               |               13 |             64 |         4.92 |
|  clk_IBUF_BUFG | comp_prng/reg_state_s1[63]_i_1_n_0               |                               |               10 |             64 |         6.40 |
|  clk_IBUF_BUFG | comp_gauss/comp_prng/grst_reg_1[0]               |                               |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | comp_gauss/comp_prng/grst_reg_0[0]               |                               |               16 |             64 |         4.00 |
| ~clk_IBUF_BUFG | comp_uart/comp_rx/E[0]                           |                               |               14 |             64 |         4.57 |
|  clk_IBUF_BUFG |                                                  | grst_reg_n_0                  |               15 |             65 |         4.33 |
|  clk_IBUF_BUFG | comp_prng/reg_state_s1[63]_i_1_n_0               | Prst_IBUF                     |               33 |            192 |         5.82 |
|  clk_IBUF_BUFG | comp_gauss/comp_prng/reg_state_s1[63]_i_1__0_n_0 |                               |               36 |            248 |         6.89 |
+----------------+--------------------------------------------------+-------------------------------+------------------+----------------+--------------+


