## 5 Stage Pipelined RISC-V MIPS Implementation

### Schematic
![alt text](image.png)

### Hazards
- Luckily, due to the MIPS 5 stage pipelined design have no *structual hazards*
- 