<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::X86InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">analyzeBranchPredicate</a>(MachineBasicBlock &amp;MBB, TargetInstrInfo::MachineBranchPredicate &amp;MBP, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a7e79f8a8a99bf6a4291fafa652403cba">analyzeCompare</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">areLoadsFromSameBasePtr</a>(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">breakPartialRegDependency</a>(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">buildOutlinedFrame</a>(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a27b93518b1c96108cff8a9a58eb9e53a">canInsertSelect</a>(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">canMakeTailCallConditional</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#acf40b35a88eb365bc4f4047a03bb1ece">classifyLEAReg</a>(MachineInstr &amp;MI, const MachineOperand &amp;Src, unsigned LEAOpcode, bool AllowSP, Register &amp;NewSrc, bool &amp;isKill, MachineOperand &amp;ImplicitOp, LiveVariables *LV, LiveIntervals *LIS) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">commuteInstructionImpl</a>(MachineInstr &amp;MI, bool NewMI, unsigned CommuteOpIdx1, unsigned CommuteOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a57da368572a9e56d7a211cc8e12581d7">convertToThreeAddress</a>(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a40c836e17635ff1fde99148b3a54ce80">describeLoadedValue</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">expandPostRAPseudo</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">findCommutedOpIndices</a>(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a50164cfe569a57c0fcc574d0d1fc1863">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aec4538d6aec6f79de5c3b56115fd2c78">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned OpNum, ArrayRef&lt; MachineOperand &gt; MOs, MachineBasicBlock::iterator InsertPt, unsigned Size, Align Alignment, bool AllowCommute) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a8c994afd924c660f656f4deb351a1e96">getAddrModeFromMemoryOp</a>(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a8c64e87ab3dd6ef5ea0c229712f1fd63">getConstValDefinedInReg</a>(const MachineInstr &amp;MI, const Register Reg, int64_t &amp;ImmVal) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">getExecutionDomain</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">getExecutionDomainCustom</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">getFMA3OpcodeToCommuteOperands</a>(const MachineInstr &amp;MI, unsigned SrcOpIdx1, unsigned SrcOpIdx2, const X86InstrFMA3Group &amp;FMA3Group) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">getFrameAdjustment</a>(const MachineInstr &amp;I) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">getGlobalBaseReg</a>(MachineFunction *MF) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4125ec9a2f3c7f1e555fa0bd28e20f3d">getMemOperandsWithOffsetWidth</a>(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6aebc34b52d6a52c5a08dd457716115c">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">getOutliningCandidateInfo</a>(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#abefa4e1b25c6aab73dd2ccd273ea92d7">getOutliningTypeImpl</a>(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">getPartialRegUpdateClearance</a>(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">getSPAdjust</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad526a98b9842792511d37f5499693349">getUndefRegClearance</a>(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b65c0bf6477dffcdeba0d231795e645">hasCommutePreference</a>(MachineInstr &amp;MI, bool &amp;Commute) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">hasHighOperandLatency</a>(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">hasLiveCondCodeDef</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a596d3b23b10cdb15b77139b1ac500f98">hasLockPrefix</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">hasReassociableOperands</a>(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a159f0775f03a3d18582686d80039e0bb">insertOutlinedCall</a>(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a29c37970b1c079bbbc4515cb00e112fe">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6809308720683fc5bf1cb8ac00529ecb">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst, bool Invert) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#acae9d8928bb20f31f8c38ad023283e44">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4d4aad105a5d64bdb6f5100e203592ff">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad4539ba2bb699c968f710984d188246f">isDataInvariant</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a34662990aab5992b0b1ee00a4dd4ad34">isDataInvariantLoad</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">isFunctionSafeToOutlineFrom</a>(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">isHighLatencyDef</a>(int opc) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a085c9a9c44d787342b32c4e1fb16e45a">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">isLoadFromStackSlotPostFE</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b066a53bb36252b44604bb3573a5ae3">isReallyTriviallyReMaterializable</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a1349e02190639b9dd3c8563ab8cf7f8e">isSchedulingBoundary</a>(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a0b8121be98d9b2030083e0484ff2478f">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">isStoreToStackSlotPostFE</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">isSubregFoldable</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">isUnconditionalTailCall</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4729ef7bdd10f5a76441a9d3b5503528">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#accc5aa5171b3bf3b455bbbac12dd405e">loadStoreTileReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Opc, Register Reg, int FrameIdx, bool isKill=false) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a08a488100b4cc4464d879a987e490915">optimizeCompareInstr</a>(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#afbc1088fd64459bec1157940aa59eb69">optimizeLoadInstr</a>(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, Register &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af4af3417d2f18e72f3b26416f7c4997c">preservesZeroValueInReg</a>(const MachineInstr *MI, const Register NullValueReg, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a220e5ab986bbeae53290cfb49f913fed">reMaterialize</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">replaceBranchWithTailCall</a>(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">setExecutionDomain</a>(MachineInstr &amp;MI, unsigned Domain) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">setExecutionDomainCustom</a>(MachineInstr &amp;MI, unsigned Domain) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">setFrameAdjustment</a>(MachineInstr &amp;I, int64_t V) const</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">setSpecialOperandAttr</a>(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#af311c898afbc746344165cebfadeaf48">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a768c85ec7c5044117192b9fc18395231">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#aabab361a12dcd365c09953e8fdae66cc">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab8740d2af86692fb934b288974085b13">verifyInstruction</a>(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">X86InstrInfo</a>(X86Subtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:54:38 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
