verilog work "FSM_LOGICA.v"
verilog work "FSM_CL.v"
verilog work "Main.v"
verilog work "fact_tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
