Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct  8 20:40:20 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 589
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| DPOP-1    | Warning  | PREG Output pipelining     | 99     |
| DPOP-2    | Warning  | MREG Output pipelining     | 209    |
| PDCN-1569 | Warning  | LUT equation term check    | 3      |
| PDRC-132  | Warning  | SLICE_PairEqSame_A6A5_WARN | 127    |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN | 45     |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 17     |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 5      |
| PDRC-140  | Warning  | SLICE_PairEqSame_A6A5_WARN | 55     |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN | 24     |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN | 1      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 3      |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#197 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#198 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#199 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#200 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#201 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#202 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#203 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#204 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#205 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#206 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#207 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#208 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#209 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X101Y115 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X101Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X101Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X101Y96 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X103Y118 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X105Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#7 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X106Y126 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#8 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X106Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#9 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X106Y95 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#10 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X107Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#11 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X107Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#12 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X107Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#13 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X107Y96 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#14 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X109Y112 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#15 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X109Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#16 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X109Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#17 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X109Y88 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#18 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X110Y123 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#19 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X110Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#20 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X110Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#21 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X24Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#22 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X24Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#23 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y25 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#24 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#25 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X29Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#26 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X29Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#27 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#28 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#29 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X33Y105 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#30 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#31 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#32 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#33 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#34 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#35 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X39Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#36 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X41Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#37 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X41Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#38 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X41Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#39 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X43Y107 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#40 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X43Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#41 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X43Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#42 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X43Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#43 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X43Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#44 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X44Y106 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#45 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X44Y111 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#46 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X44Y121 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#47 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X44Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#48 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X44Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#49 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X45Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#50 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X45Y95 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#51 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X47Y121 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#52 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X47Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#53 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X47Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#54 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X48Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#55 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X48Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#56 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X48Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#57 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X48Y76 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#58 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X48Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#59 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X49Y105 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#60 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X51Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#61 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X51Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#62 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X52Y123 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#63 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X52Y85 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#64 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X53Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#65 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X53Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#66 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X53Y95 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#67 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X56Y108 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#68 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X56Y117 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#69 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X56Y65 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#70 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X56Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#71 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X59Y65 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#72 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X60Y127 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#73 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X60Y129 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#74 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X60Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#75 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X60Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#76 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X60Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#77 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X61Y67 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#78 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X61Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#79 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X63Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#80 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X64Y96 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#81 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X65Y107 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#82 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X65Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#83 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X67Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#84 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X68Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#85 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X71Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#86 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X72Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#87 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X74Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#88 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X76Y41 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#89 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X77Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#90 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X80Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#91 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y122 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#92 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y128 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#93 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y138 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#94 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#95 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#96 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X83Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#97 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y108 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#98 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y114 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#99 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y115 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#100 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y127 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#101 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y44 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#102 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#103 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X84Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#104 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X85Y111 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#105 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X85Y118 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#106 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X85Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#107 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X87Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#108 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X87Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#109 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X87Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#110 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X87Y91 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#111 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X87Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#112 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X88Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#113 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X89Y102 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#114 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X91Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#115 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X91Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#116 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X93Y144 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#117 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X95Y110 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#118 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X95Y132 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#119 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X95Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#120 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X95Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#121 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X97Y131 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#122 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X97Y136 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#123 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X97Y29 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#124 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X97Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#125 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X97Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#126 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X99Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#127 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X99Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X101Y115 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X101Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X106Y126 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X109Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X109Y88 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X110Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#7 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X24Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#8 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y25 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#9 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X29Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#10 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X37Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#11 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X41Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#12 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X43Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#13 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X44Y106 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#14 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X44Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#15 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X45Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#16 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X47Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#17 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X48Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#18 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X48Y76 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#19 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X48Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#20 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X51Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#21 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X52Y85 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#22 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X53Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#23 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X56Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#24 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X60Y129 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#25 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X60Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#26 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X60Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#27 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X64Y96 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#28 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X65Y107 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#29 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X72Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#30 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X74Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#31 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X83Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#32 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X83Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#33 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X83Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#34 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X84Y114 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#35 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X84Y115 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#36 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X84Y127 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#37 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X85Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#38 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X91Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#39 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X93Y144 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#40 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X95Y110 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#41 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X95Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#42 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X97Y136 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#43 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X97Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#44 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X99Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#45 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X99Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X101Y115 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X101Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X109Y88 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y25 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X35Y118 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X37Y117 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X43Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X45Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X47Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X56Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#11 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X65Y107 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#12 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X72Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#13 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X83Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#14 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X83Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#15 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X84Y114 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#16 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X91Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#17 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X97Y136 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X101Y121 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X101Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y113 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X35Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X40Y105 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X100Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X104Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y123 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y130 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y132 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#7 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y68 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#8 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y76 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#9 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X108Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#10 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X12Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#11 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X12Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#12 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X12Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#13 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X12Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#14 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X18Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#15 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X20Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#16 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X22Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#17 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X32Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#18 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X34Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#19 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X34Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#20 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X36Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#21 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X36Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#22 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X38Y85 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#23 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X42Y103 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#24 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X42Y117 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#25 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X42Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#26 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X42Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#27 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X46Y102 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#28 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X46Y132 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#29 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X46Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#30 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X50Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#31 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X50Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#32 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X50Y87 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#33 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X54Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#34 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X58Y107 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#35 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X58Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#36 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X66Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#37 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X82Y124 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#38 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X82Y133 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#39 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X82Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#40 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X86Y120 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#41 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X86Y137 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#42 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X86Y144 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#43 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X86Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#44 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X90Y67 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#45 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X92Y111 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#46 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X92Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#47 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X94Y147 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#48 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X94Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#49 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X96Y28 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#50 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X96Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#51 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X96Y92 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#52 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X98Y122 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#53 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X98Y124 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#54 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X98Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#55 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X98Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X100Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X104Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X108Y123 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X108Y132 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X108Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X12Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#7 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X12Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#8 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X22Y26 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#9 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X36Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#10 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X36Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#11 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X38Y85 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#12 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X42Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#13 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X46Y102 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#14 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X50Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#15 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X54Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#16 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X66Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#17 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X82Y133 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#18 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X82Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#19 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X82Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#20 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X86Y144 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#21 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X86Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#22 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X90Y67 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#23 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X96Y28 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#24 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X98Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X100Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X30Y119 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X94Y105 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X94Y73 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]
 (the first 15 of 21 listed nets/buses).
Related violations: <none>


