

================================================================
== Synthesis Summary Report of 'attention'
================================================================
+ General Information: 
    * Date:           Tue May 27 19:57:09 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        hls_test
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                               Modules                               | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |            |            |     |
    |                               & Loops                               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ attention                                                          |     -|  0.00|      110|  366.630|         -|      111|     -|        no|     -|  35 (~0%)|  6388 (~0%)|  8316 (~0%)|    -|
    | + attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2                  |     -|  0.87|        8|   26.664|         -|        8|     -|        no|     -|         -|    13 (~0%)|   143 (~0%)|    -|
    |  o VITIS_LOOP_7_1_VITIS_LOOP_8_2                                    |     -|  2.93|        6|   19.998|         2|        1|     6|       yes|     -|         -|           -|           -|    -|
    | + attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |     -|  0.10|       14|   46.662|         -|       14|     -|        no|     -|         -|   994 (~0%)|  1306 (~0%)|    -|
    |  o VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3                    |     -|  2.93|       12|   39.996|         6|        1|     8|       yes|     -|         -|           -|           -|    -|
    | + attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2                |     -|  0.00|       40|  133.320|         -|       40|     -|        no|     -|         -|  2684 (~0%)|  2332 (~0%)|    -|
    |  o VITIS_LOOP_25_1_VITIS_LOOP_26_2                                  |     -|  2.93|       38|  126.654|        36|        1|     4|       yes|     -|         -|           -|           -|    -|
    | + attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4                |     -|  0.20|       31|  103.323|         -|       31|     -|        no|     -|  26 (~0%)|  1643 (~0%)|  3563 (~0%)|    -|
    |  o VITIS_LOOP_31_3_VITIS_LOOP_32_4                                  |     -|  2.93|       29|   96.657|        27|        1|     4|       yes|     -|         -|           -|           -|    -|
    | + attention_Pipeline_VITIS_LOOP_8_1                                 |     -|  0.41|        8|   26.664|         -|        8|     -|        no|     -|   3 (~0%)|   375 (~0%)|   497 (~0%)|    -|
    |  o VITIS_LOOP_8_1                                                   |    II|  2.93|        6|   19.998|         5|        2|     2|       yes|     -|         -|           -|           -|    -|
    +---------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | d_k      | 0x10   | 32    | W      | Data signal of d_k               |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* BRAM
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| k_PORTA     | 32         | 32            |
| out_r_PORTA | 32         | 32            |
| out_r_PORTB | 32         | 32            |
| q_PORTA     | 32         | 32            |
| q_PORTB     | 32         | 32            |
| v_PORTA     | 32         | 32            |
| v_PORTB     | 32         | 32            |
+-------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| out      | out       | int*     |
| q        | in        | int*     |
| k        | in        | int*     |
| v        | in        | int*     |
| d_k      | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                       |
+----------+---------------+-----------+-------------------------------+
| out      | out_r_PORTA   | interface |                               |
| out      | out_r_PORTB   | interface |                               |
| q        | q_PORTA       | interface |                               |
| q        | q_PORTB       | interface |                               |
| k        | k_PORTA       | interface |                               |
| v        | v_PORTA       | interface |                               |
| v        | v_PORTB       | interface |                               |
| d_k      | s_axi_control | register  | name=d_k offset=0x10 range=32 |
+----------+---------------+-----------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+
| Name                                                                | DSP | Pragma | Variable                   | Op     | Impl      | Latency |
+---------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+
| + attention                                                         | 35  |        |                            |        |           |         |
|   mul_32s_32s_32_2_1_U46                                            |     |        | v_load_2                   | ram    | auto      | 1       |
|  + attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2                 | 0   |        |                            |        |           |         |
|    icmp_ln7_fu_103_p2                                               |     |        | icmp_ln7                   | seteq  | auto      | 0       |
|    add_ln7_1_fu_109_p2                                              |     |        | add_ln7_1                  | add    | fabric    | 0       |
|    add_ln7_fu_121_p2                                                |     |        | add_ln7                    | add    | fabric    | 0       |
|    icmp_ln8_fu_127_p2                                               |     |        | icmp_ln8                   | seteq  | auto      | 0       |
|    select_ln7_fu_133_p3                                             |     |        | select_ln7                 | select | auto_sel  | 0       |
|    select_ln7_1_fu_141_p3                                           |     |        | select_ln7_1               | select | auto_sel  | 0       |
|    add_ln9_fu_198_p2                                                |     |        | add_ln9                    | add    | fabric    | 0       |
|    add_ln8_fu_204_p2                                                |     |        | add_ln8                    | add    | fabric    | 0       |
|  + attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 | 0   |        |                            |        |           |         |
|    icmp_ln8_fu_260_p2                                               |     |        | icmp_ln8                   | seteq  | auto      | 0       |
|    add_ln8_fu_266_p2                                                |     |        | add_ln8                    | add    | fabric    | 0       |
|    add_ln8_1_fu_314_p2                                              |     |        | add_ln8_1                  | add    | fabric    | 0       |
|    icmp_ln9_fu_275_p2                                               |     |        | icmp_ln9                   | seteq  | auto      | 0       |
|    select_ln22_fu_570_p3                                            |     |        | select_ln22                | select | auto_sel  | 0       |
|    select_ln22_1_fu_577_p3                                          |     |        | select_ln22_1              | select | auto_sel  | 0       |
|    select_ln22_2_fu_584_p3                                          |     |        | select_ln22_2              | select | auto_sel  | 0       |
|    select_ln22_3_fu_591_p3                                          |     |        | select_ln22_3              | select | auto_sel  | 0       |
|    select_ln22_4_fu_320_p3                                          |     |        | select_ln22_4              | select | auto_sel  | 0       |
|    select_ln22_5_fu_327_p3                                          |     |        | select_ln22_5              | select | auto_sel  | 0       |
|    or_ln22_fu_334_p2                                                |     |        | or_ln22                    | or     | auto      | 0       |
|    select_ln22_6_fu_598_p3                                          |     |        | select_ln22_6              | select | auto_sel  | 0       |
|    exit_cond_1_i1314_fu_339_p2                                      |     |        | exit_cond_1_i1314          | setlt  | auto      | 0       |
|    or_ln22_1_fu_345_p2                                              |     |        | or_ln22_1                  | or     | auto      | 0       |
|    select_ln8_fu_350_p3                                             |     |        | select_ln8                 | select | auto_sel  | 0       |
|    add_ln9_fu_357_p2                                                |     |        | add_ln9                    | add    | fabric    | 0       |
|    k_1_mid2_fu_363_p3                                               |     |        | k_1_mid2                   | select | auto_sel  | 0       |
|    not_exit_cond_1_i13_mid233_fu_371_p2                             |     |        | not_exit_cond_1_i13_mid233 | xor    | auto      | 0       |
|    cmp6_new_phi_0_i_mid2_fu_377_p2                                  |     |        | cmp6_new_phi_0_i_mid2      | or     | auto      | 0       |
|    sum_mid2_fu_605_p3                                               |     |        | sum_mid2                   | select | auto_sel  | 0       |
|    select_ln9_fu_612_p3                                             |     |        | select_ln9                 | select | auto_sel  | 0       |
|    select_ln9_1_fu_619_p3                                           |     |        | select_ln9_1               | select | auto_sel  | 0       |
|    select_ln9_2_fu_626_p3                                           |     |        | select_ln9_2               | select | auto_sel  | 0       |
|    select_ln9_3_fu_633_p3                                           |     |        | select_ln9_3               | select | auto_sel  | 0       |
|    select_ln9_4_fu_383_p3                                           |     |        | select_ln9_4               | select | auto_sel  | 0       |
|    sub_ln13_fu_407_p2                                               |     |        | sub_ln13                   | sub    | fabric    | 0       |
|    cond_fu_413_p2                                                   |     |        | cond                       | seteq  | auto      | 0       |
|    add_ln13_fu_423_p2                                               |     |        | add_ln13                   | add    | fabric    | 0       |
|    add_ln13_1_fu_440_p2                                             |     |        | add_ln13_1                 | add    | fabric    | 0       |
|    add_ln13_2_fu_471_p2                                             |     |        | add_ln13_2                 | add    | fabric    | 0       |
|    add_ln13_3_fu_490_p2                                             |     |        | add_ln13_3                 | add    | fabric    | 0       |
|    sum_1_fu_640_p2                                                  |     |        | sum_1                      | add    | fabric    | 0       |
|    sum_2_fu_645_p3                                                  |     |        | sum_2                      | select | auto_sel  | 0       |
|    sum_3_fu_652_p3                                                  |     |        | sum_3                      | select | auto_sel  | 0       |
|    icmp_ln11_fu_501_p2                                              |     |        | icmp_ln11                  | setne  | auto      | 0       |
|    k_1_fu_507_p2                                                    |     |        | k_1                        | add    | fabric    | 0       |
|    sum_4_fu_659_p2                                                  |     |        | sum_4                      | add    | fabric    | 0       |
|    sum_5_fu_664_p3                                                  |     |        | sum_5                      | select | auto_sel  | 0       |
|    qk_9_fu_671_p3                                                   |     |        | qk_9                       | select | auto_sel  | 0       |
|    icmp_ln11_1_fu_513_p2                                            |     |        | icmp_ln11_1                | setlt  | auto      | 0       |
|    icmp_ln15_fu_519_p2                                              |     |        | icmp_ln15                  | seteq  | auto      | 0       |
|    select_ln15_fu_678_p3                                            |     |        | select_ln15                | select | auto_sel  | 0       |
|    select_ln15_1_fu_685_p3                                          |     |        | select_ln15_1              | select | auto_sel  | 0       |
|    select_ln15_2_fu_692_p3                                          |     |        | select_ln15_2              | select | auto_sel  | 0       |
|    select_ln15_3_fu_699_p3                                          |     |        | select_ln15_3              | select | auto_sel  | 0       |
|    qk_5_fu_706_p3                                                   |     |        | qk_5                       | select | auto_sel  | 0       |
|    qk_6_fu_713_p3                                                   |     |        | qk_6                       | select | auto_sel  | 0       |
|    qk_7_fu_720_p3                                                   |     |        | qk_7                       | select | auto_sel  | 0       |
|    qk_8_fu_727_p3                                                   |     |        | qk_8                       | select | auto_sel  | 0       |
|    add_ln9_1_fu_281_p2                                              |     |        | add_ln9_1                  | add    | fabric    | 0       |
|    select_ln9_5_fu_287_p3                                           |     |        | select_ln9_5               | select | auto_sel  | 0       |
|  + attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2               | 0   |        |                            |        |           |         |
|    icmp_ln25_fu_158_p2                                              |     |        | icmp_ln25                  | seteq  | auto      | 0       |
|    add_ln25_1_fu_164_p2                                             |     |        | add_ln25_1                 | add    | fabric    | 0       |
|    add_ln25_fu_180_p2                                               |     |        | add_ln25                   | add    | fabric    | 0       |
|    icmp_ln26_fu_186_p2                                              |     |        | icmp_ln26                  | seteq  | auto      | 0       |
|    xor_ln24_fu_192_p2                                               |     |        | xor_ln24                   | xor    | auto      | 0       |
|    and_ln24_fu_198_p2                                               |     |        | and_ln24                   | and    | auto      | 0       |
|    select_ln25_fu_204_p3                                            |     |        | select_ln25                | select | auto_sel  | 0       |
|    cond58_fu_212_p2                                                 |     |        | cond58                     | seteq  | auto      | 0       |
|    empty_fu_218_p2                                                  |     |        | empty                      | seteq  | auto      | 0       |
|    select_ln27_4_fu_224_p3                                          |     |        | select_ln27_4              | select | auto_sel  | 0       |
|    select_ln27_5_fu_232_p3                                          |     |        | select_ln27_5              | select | auto_sel  | 0       |
|    grp_fu_248_p0                                                    |     |        | select_ln27_6              | select | auto_sel  | 0       |
|    sdiv_32ns_32ns_32_36_1_U9                                        |     |        | sdiv_ln27                  | sdiv   | auto      | 35      |
|    xor_ln27_fu_254_p2                                               |     |        | xor_ln27                   | xor    | auto      | 0       |
|    or_ln27_fu_260_p2                                                |     |        | or_ln27                    | or     | auto      | 0       |
|    select_ln27_fu_301_p3                                            |     |        | select_ln27                | select | auto_sel  | 0       |
|    select_ln27_1_fu_308_p3                                          |     |        | select_ln27_1              | select | auto_sel  | 0       |
|    select_ln27_2_fu_315_p3                                          |     |        | select_ln27_2              | select | auto_sel  | 0       |
|    select_ln27_3_fu_322_p3                                          |     |        | select_ln27_3              | select | auto_sel  | 0       |
|    qk_scaled_7_fu_329_p3                                            |     |        | qk_scaled_7                | select | auto_sel  | 0       |
|    qk_scaled_6_fu_336_p3                                            |     |        | qk_scaled_6                | select | auto_sel  | 0       |
|    qk_scaled_5_fu_343_p3                                            |     |        | qk_scaled_5                | select | auto_sel  | 0       |
|    qk_scaled_4_fu_350_p3                                            |     |        | qk_scaled_4                | select | auto_sel  | 0       |
|    select_ln26_fu_266_p3                                            |     |        | select_ln26                | select | auto_sel  | 0       |
|  + attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4               | 26  |        |                            |        |           |         |
|    icmp_ln31_fu_186_p2                                              |     |        | icmp_ln31                  | seteq  | auto      | 0       |
|    add_ln31_1_fu_192_p2                                             |     |        | add_ln31_1                 | add    | fabric    | 0       |
|    add_ln31_fu_208_p2                                               |     |        | add_ln31                   | add    | fabric    | 0       |
|    icmp_ln32_fu_214_p2                                              |     |        | icmp_ln32                  | seteq  | auto      | 0       |
|    xor_ln30_fu_220_p2                                               |     |        | xor_ln30                   | xor    | auto      | 0       |
|    and_ln30_fu_226_p2                                               |     |        | and_ln30                   | and    | auto      | 0       |
|    select_ln31_fu_232_p3                                            |     |        | select_ln31                | select | auto_sel  | 0       |
|    cond60_fu_240_p2                                                 |     |        | cond60                     | seteq  | auto      | 0       |
|    empty_fu_246_p2                                                  |     |        | empty                      | seteq  | auto      | 0       |
|    select_ln33_4_fu_252_p3                                          |     |        | select_ln33_4              | select | auto_sel  | 0       |
|    select_ln33_5_fu_260_p3                                          |     |        | select_ln33_5              | select | auto_sel  | 0       |
|    select_ln33_6_fu_268_p3                                          |     |        | select_ln33_6              | select | auto_sel  | 0       |
|    sitodp_32ns_64_4_no_dsp_1_U20                                    |     |        | conv                       | sitodp | auto      | 3       |
|    dexp_64ns_64ns_64_20_full_dsp_1_U21                              | 26  |        | dc                         | dexp   | fulldsp   | 19      |
|    add_ln486_fu_352_p2                                              |     |        | add_ln486                  | add    | fabric    | 0       |
|    sub_ln18_fu_366_p2                                               |     |        | sub_ln18                   | sub    | fabric    | 0       |
|    select_ln18_fu_376_p3                                            |     |        | select_ln18                | select | auto_sel  | 0       |
|    lshr_ln18_fu_392_p2                                              |     |        | lshr_ln18                  | lshr   | auto_pipe | 0       |
|    shl_ln18_fu_398_p2                                               |     |        | shl_ln18                   | shl    | auto_pipe | 0       |
|    val_fu_424_p3                                                    |     |        | val                        | select | auto_sel  | 0       |
|    result_1_fu_444_p2                                               |     |        | result_1                   | sub    | fabric    | 0       |
|    result_2_fu_449_p3                                               |     |        | result_2                   | select | auto_sel  | 0       |
|    xor_ln33_fu_276_p2                                               |     |        | xor_ln33                   | xor    | auto      | 0       |
|    or_ln33_fu_282_p2                                                |     |        | or_ln33                    | or     | auto      | 0       |
|    select_ln33_fu_455_p3                                            |     |        | select_ln33                | select | auto_sel  | 0       |
|    select_ln33_1_fu_462_p3                                          |     |        | select_ln33_1              | select | auto_sel  | 0       |
|    select_ln33_2_fu_469_p3                                          |     |        | select_ln33_2              | select | auto_sel  | 0       |
|    select_ln33_3_fu_476_p3                                          |     |        | select_ln33_3              | select | auto_sel  | 0       |
|    qk_scaled_exp_7_fu_483_p3                                        |     |        | qk_scaled_exp_7            | select | auto_sel  | 0       |
|    qk_scaled_exp_6_fu_490_p3                                        |     |        | qk_scaled_exp_6            | select | auto_sel  | 0       |
|    qk_scaled_exp_5_fu_497_p3                                        |     |        | qk_scaled_exp_5            | select | auto_sel  | 0       |
|    qk_scaled_exp_4_fu_504_p3                                        |     |        | qk_scaled_exp_4            | select | auto_sel  | 0       |
|    select_ln32_fu_288_p3                                            |     |        | select_ln32                | select | auto_sel  | 0       |
|  + attention_Pipeline_VITIS_LOOP_8_1                                | 3   |        |                            |        |           |         |
|    icmp_ln8_fu_185_p2                                               |     |        | icmp_ln8                   | seteq  | auto      | 0       |
|    add_ln8_fu_191_p2                                                |     |        | add_ln8                    | add    | fabric    | 0       |
|    sub_ln15_fu_235_p2                                               |     |        | sub_ln15                   | sub    | fabric    | 0       |
|    add_ln15_fu_253_p2                                               |     |        | add_ln15                   | add    | fabric    | 0       |
|    add_ln15_1_fu_263_p2                                             |     |        | add_ln15_1                 | add    | fabric    | 0       |
|    empty_fu_197_p2                                                  |     |        | empty                      | seteq  | auto      | 0       |
|    tmp_3_fu_208_p3                                                  |     |        | tmp_3                      | select | auto_sel  | 0       |
|    tmp_4_fu_215_p3                                                  |     |        | tmp_4                      | select | auto_sel  | 0       |
|    sum_fu_246_p2                                                    |     |        | sum                        | add    | fabric    | 0       |
|    mul_32s_32s_32_2_1_U34                                           | 3   |        | mul_ln13_2                 | mul    | auto      | 1       |
|    sum_7_fu_273_p2                                                  |     |        | sum_7                      | add    | fabric    | 0       |
|    mul_32s_32s_32_2_1_U34                                           | 3   |        | mul_ln13_5                 | mul    | auto      | 1       |
|    sum_8_fu_279_p2                                                  |     |        | sum_8                      | add    | fabric    | 0       |
+---------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |          |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + attention       |              |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |          |      |         |                  |
|   k_t_U           | ram_2p array |           |      |      |        | k_t      | auto | 1       | 32, 6, 1         |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------+-----------------------------------------------------+
| Type      | Options                                 | Location                                            |
+-----------+-----------------------------------------+-----------------------------------------------------+
| interface | port=return mode=s_axilite              | ../../modules/attention.cpp:13 in attention, return |
| interface | port=out mode=bram                      | ../../modules/attention.cpp:14 in attention, out    |
| interface | port=q mode=bram                        | ../../modules/attention.cpp:15 in attention, q      |
| interface | port=k mode=bram                        | ../../modules/attention.cpp:16 in attention, k      |
| interface | port=v mode=bram                        | ../../modules/attention.cpp:17 in attention, v      |
| interface | port=return mode=s_axilite              | ../../modules/matadd.cpp:6 in matadd, return        |
| interface | port=out mode=bram                      | ../../modules/matadd.cpp:7 in matadd, out           |
| interface | port=in1 mode=bram                      | ../../modules/matadd.cpp:8 in matadd, in1           |
| interface | port=in2 mode=bram                      | ../../modules/matadd.cpp:9 in matadd, in2           |
| interface | port=return mode=s_axilite              | ../../modules/matmul.cpp:3 in matmul, return        |
| interface | port=out mode=bram                      | ../../modules/matmul.cpp:4 in matmul, out           |
| interface | port=in1 mode=bram                      | ../../modules/matmul.cpp:5 in matmul, in1           |
| interface | port=in2 mode=bram                      | ../../modules/matmul.cpp:6 in matmul, in2           |
| unroll    | factor=2                                | ../../modules/matmul.cpp:12 in matmul               |
| interface | port=return mode=s_axilite bundle=CTRL  | ../../modules/maxval_1D.cpp:3 in maxval_1d, return  |
| interface | port=max_val mode=s_axilite bundle=CTRL | ../../modules/maxval_1D.cpp:4 in maxval_1d, max_val |
| interface | port=in mode=bram                       | ../../modules/maxval_1D.cpp:5 in maxval_1d, in      |
| interface | port=return mode=s_axilite              | ../../modules/softmax.cpp:5 in softmax, return      |
| interface | port=out mode=bram                      | ../../modules/softmax.cpp:6 in softmax, out         |
| interface | port=in mode=bram                       | ../../modules/softmax.cpp:7 in softmax, in          |
| interface | port=return mode=s_axilite              | ../../modules/transpose.cpp:3 in transpose, return  |
| interface | port=out mode=bram                      | ../../modules/transpose.cpp:4 in transpose, out     |
| interface | port=in mode=bram                       | ../../modules/transpose.cpp:5 in transpose, in      |
+-----------+-----------------------------------------+-----------------------------------------------------+


