/* DDTLITS - literals & device codes for Direct Digital Transfer Hardware *//*           and software.                                                *//* Modifications:   08/14/91 - cj  - Added UDIO/DDSYN stuff   04/06/89 - JSS - Added/changed ProDigi ext sync lits & S/PDIF format lit*//* Literals for control bits for Direct Digital Transfer Hardware */dcl DDT.Hardware.Bug#1    lit '1';dcl (DDT.D24.#)           lit '1';     /* D24 connected to D24    */dcl (DDT.UDIO.LUN#)       lit '"040"'; /* LUN number of UDIO      */dcl (DDT.DDSYN.LUN#)      lit '"336"'; /* LUN number of DDSYN     */dcl (Correct.DDT.Sync)    lit    '1';  /* correct for ddt monitor */                                       /* delay while recording   */dcl (DDT.MITSU.REV)       lit '"h00"'; /* rev # of mitsu only     */dcl (DDT.UDIO.REV)        lit '"h81"'; /* rev # of udio           */dcl (DDT.DDSYN.REV)       lit '"hfe"'; /* rev # of ddsyn          *//* For SCSI Command Byte:      */dcl SCSI_dir_in      lit '"H01"'; /* Bit 0 set; Direction: FE => Mem => SCSI */dcl SCSI_dir_out     lit '"H00"'; /* Bit 0   0; Direction: SCSI => Mem => FE */dcl SCSI_go          lit '"H02"'; /* Bit 1 set; SCSI or FE go operation */dcl SCSI_track_A     lit '"H00"'; /* Bit 2   0; Sets track A */dcl SCSI_track_B     lit '"H04"'; /* Bit 2 set; Sets track B */dcl SCSI_Incr_Inhib  lit '"H08"'; /* Bit 3 set; Inhibits memory address increment */dcl SCSI_target_mode lit '"H20"'; /* Bit 5 set; SCSI DMA mode = target */dcl SCSI_cmd_byte    lit '"H00"'; /* No bits set; indicates SCSI command byte */dcl SCSI_loc_ad_next lit '"H10"';  /* Bit 4 set; requests that next write will be to Local Address byte *//* For Memory / Front End Command Byte: */dcl FE_dir_In        lit '"H01"'; /* Bit 0 set; Direction: FE => Mem => SCSI */dcl FE_dir_Out       lit '"H00"'; /* Bit 0   0; Direction: FE => SCSI => MEM */dcl FE_go            lit '"H02"'; /* Bit 1 set; SCSI or FE go operation */dcl FE_mute          lit '"h04"'; /* Bit 2 set; inhibit memory transfer */dcl FE_cmd_byte      lit '"H80"'; /* Bit 7 set; indicates mem/FE command byte */dcl FE_loc_ad_next   lit '"H10"'; /* Bit 4 set; requests that next write will be to Local Address byte */    /* For Local Address Byte:     */dcl LAD_loc_ad_next   lit '"H10"'; /* Bit 4 set; requests that next write will be to Local Address byte */dcl LAD_Read          lit '"H80"'; /* bit 7 set; for read                      */dcl LAD_Write         lit '"H00"'; /* bit 7   0; for write                     */    /* Local Addresses of Addressable registers: */dcl LAD_Scsi_Front_End_A     lit '"H00"'; /* channel A output latch             */dcl LAD_Scsi_Front_End_B     lit '"H01"'; /* channel B output latch             */dcl LAD_Scsi_Memory_A        lit '"H02"'; /* memory channel A                   */dcl LAD_Scsi_Memory_B        lit '"H03"'; /* memory channel A                   */dcl LAD_Scsi_Address_Pointer lit '"H04"'; /* read/write Scsi Address Pointer    */dcl LAD_Scsi_DMA_Length      lit '"H05"'; /* scsi transfer length (target only) */dcl LAD_FE_Address_Pointer   lit '"H06"'; /* read/write FE address pointer      */dcl LAD_FE_Word_Clock        lit '"H07"'; /* front end word clock               */dcl LAD_FEA_24_Mode       lit '"H20"'; /* Front end A 24 bit mode            */dcl LAD_FEB_24_Mode       lit '"H21"'; /* Front end B 24 bit mode            */dcl LAD_UDIO_Bus_Control  lit '"H22"'; /* Inter-unit bus control word        */dcl LAD_PLL_Divider_A     lit '"H24"'; /* PLL Divider control Word A (LS 16 bits) */dcl LAD_PLL_Control       lit '"H27"'; /* PLL Control Word                   */dcl LAD_LCA_Control       lit '"H28"'; /* Xylinx Logic Cell Array control byte */dcl LAD_LCA_Pin_55        lit '"H29"'; /* Xylinx Logic Cell Array pin 55     */dcl LAD_AES_Ram_Data      lit '"H2A"'; /* AES Subcode Ram data               */dcl LAD_AES_Ram_Ptr       lit '"H2B"'; /* AES Subcode Ram ptr                */dcl LAD_LCA_Pin_49        lit '"H2D"'; /* Xylinx Logic Cell Array pin 49     */dcl LAD_PLL_Lock_bit      lit '"H2E"'; /* PLL Locked indicating bit          */dcl LAD_PLL_Divider_B     lit '"H2E"'; /* PLL Divider control byte B (MS 4 bits) */dcl LAD_IO_Control        lit '"H2F"'; /* IO Control Word                    *//* For Mitsubishi Front End Control Byte:  */dcl LAD_FE_Control_Byte  lit '"H08"';  /* Local Address 8 = Front End Control Byte */   dcl FECB_reset        lit '"H00"';  /* Bit 3   0; reset FE modes and clocks      */   dcl FECB_no_FE_reset  lit '"H08"';  /* Bit 3 set; Don't reset FE modes and clocks */   dcl FECB_clock_441    lit '"H28"';  /* Bit 5, 3 set; 44.1 Khz clock rate/unReset */   dcl FECB_clock_480    lit '"H48"';  /* Bit 6, 3 set; 48.0 Khz clock rate/unReset */   dcl FECB_clock_960    lit '"H88"';  /* Bit 7, 3 set; 96.0 Khz clock rate/unReset */       dcl LAD_Revision_#       lit '"H0F"';  /* revision code *//* Universal DDT serial digital format lits:  */dcl AES_16bit    lit '1'; /* AES/EBU 16-bit serial format */dcl AES_24bit    lit '2'; /* AES/EBU 24-bit serial format */dcl SDIF_2_16bit lit '3'; /* Sony Digital InterFace, 2 Track, 16-bit */dcl SDIF_2_20bit lit '4'; /* Sony Digital InterFace, 2 Track, 20-bit */dcl SDIF_M_16bit lit '5'; /* Sony Digital InterFace, Multitrack, 16-bit */dcl SDIF_M_20bit lit '6'; /* Sony Digital InterFace, Multitrack, 20-bit */dcl ProDigi_2    lit '7'; /* ProDigi (Mitsubishi, Otari), 2 Track */dcl ProDigi_M    lit '8'; /* ProDigi (Mitsubishi, Otari), Multitrack */dcl SPDIF        lit '9'; /* S/PDIF (consumer AES/EBU) serial format *//* Universal DDT Synchronisation Source lits:  */dcl house_sync_25     lit '1'; /* 25    Hz House Sync */dcl house_sync_29     lit '2'; /* 29.97 Hz House Sync */dcl house_sync_30     lit '3'; /* 30    Hz House Sync */dcl internal_sync     lit '4'; /* Internal clock (generally used for output) */dcl AES_in_sync       lit '5'; /* Clock derived from incoming AES/EBU serial stream */dcl ProDigi_2_in_sync lit '6'; /* ProDigi 2 track    in Word Clock line is clock */dcl ProDigi_M_in_sync lit '7'; /* ProDigi multitrack in Word Clock line is clock */dcl SDIF_in_sync      lit '8'; /* SDIF in Word Clock line is clock */