{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454518631998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454518632002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  3 11:57:11 2016 " "Processing started: Wed Feb  3 11:57:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454518632002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454518632002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454518632003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1454518632601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(128) " "Verilog HDL warning at SoCKit_Top.sv(128): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454518632759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(142) " "Verilog HDL warning at SoCKit_Top.sv(142): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454518632759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(143) " "Verilog HDL warning at SoCKit_Top.sv(143): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454518632759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(145) " "Verilog HDL warning at SoCKit_Top.sv(145): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454518632759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoCKit_Top.sv(150) " "Verilog HDL warning at SoCKit_Top.sv(150): extended using \"x\" or \"z\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1454518632759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454518632765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/VGA_LED_Emulator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454518632780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632794 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632794 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex7seg " "Found entity 3: hex7seg" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632794 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518632794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454518632794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454518632956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED_Emulator VGA_LED_Emulator:led_emulator " "Elaborating entity \"VGA_LED_Emulator\" for hierarchy \"VGA_LED_Emulator:led_emulator\"" {  } { { "SoCKit_Top.sv" "led_emulator" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518632995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 lab1:lab1 " "Elaborating entity \"lab1\" for hierarchy \"lab1:lab1\"" {  } { { "SoCKit_Top.sv" "lab1" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg lab1:lab1\|hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"lab1:lab1\|hex7seg:h0\"" {  } { { "lab1.sv" "h0" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller lab1:lab1\|controller:c " "Elaborating entity \"controller\" for hierarchy \"lab1:lab1\|controller:c\"" {  } { { "lab1.sv" "c" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab1.sv(43) " "Verilog HDL assignment warning at lab1.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1454518633041 "|SoCKit_Top|lab1:lab1|controller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab1.sv(50) " "Verilog HDL assignment warning at lab1.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1454518633041 "|SoCKit_Top|lab1:lab1|controller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab1.sv(56) " "Verilog HDL assignment warning at lab1.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1454518633042 "|SoCKit_Top|lab1:lab1|controller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab1.sv(62) " "Verilog HDL assignment warning at lab1.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1454518633042 "|SoCKit_Top|lab1:lab1|controller:c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab1.sv(39) " "Verilog HDL Case Statement information at lab1.sv(39): all case item expressions in this case statement are onehot" {  } { { "lab1.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1454518633042 "|SoCKit_Top|lab1:lab1|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory lab1:lab1\|memory:m " "Elaborating entity \"memory\" for hierarchy \"lab1:lab1\|memory:m\"" {  } { { "lab1.sv" "m" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/lab1.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633058 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab1:lab1\|memory:m\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab1:lab1\|memory:m\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1454518633743 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1454518633743 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1454518633743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1:lab1\|memory:m\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab1:lab1\|memory:m\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518633903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1:lab1\|memory:m\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab1:lab1\|memory:m\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454518633904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1454518633904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60n1 " "Found entity 1: altsyncram_60n1" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/db/altsyncram_60n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454518634007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454518634007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_I2C_SCLK GND " "Pin \"AUD_I2C_SCLK\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|AUD_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE GND " "Pin \"AUD_MUTE\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLK_OUT0 GND " "Pin \"HSMC_CLK_OUT0\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_CLK_OUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n VCC " "Pin \"TEMP_CS_n\" is stuck at VCC" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n VCC " "Pin \"VGA_SYNC_n\" is stuck at VCC" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454518634414 "|SoCKit_Top|VGA_SYNC_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1454518634414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1454518634702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1454518635431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLK_IN0 " "No output dependent on input pin \"HSMC_CLK_IN0\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|HSMC_CLK_IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4A " "No output dependent on input pin \"OSC_50_B4A\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|OSC_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|USB_WR_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454518635619 "|SoCKit_Top|USB_RESET_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1454518635619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1454518635623 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1454518635623 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1454518635623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1454518635623 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1454518635623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1454518635623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454518635662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  3 11:57:15 2016 " "Processing ended: Wed Feb  3 11:57:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454518635662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454518635662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454518635662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454518635662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454518639611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454518639613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  3 11:57:18 2016 " "Processing started: Wed Feb  3 11:57:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454518639613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1454518639613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1454518639614 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1454518639667 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1454518639668 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1454518639669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1454518639890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1454518639982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454518640051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454518640051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1454518640334 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1454518641323 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1454518641336 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1454518660375 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1454518660412 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1454518661790 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B3B~inputCLKENA0 43 global CLKCTRL_G6 " "OSC_50_B3B~inputCLKENA0 with 43 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1454518661807 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1454518661807 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1454518662606 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518662623 ""}
{ "Info" "ISTA_SDC_FOUND" "lab1.sdc " "Reading SDC File: 'lab1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1454518665236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1454518665241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1454518665247 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1454518665248 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock1 " "  20.000       clock1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock2 " "  20.000       clock2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock3 " "  20.000       clock3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock4 " "  20.000       clock4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454518665249 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1454518665249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1454518665264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454518665266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454518665269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1454518665271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1454518665271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1454518665272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1454518665304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1454518665306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1454518665306 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[3\] " "Node \"DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RZQ " "Node \"DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CLOCK_25 " "Node \"HPS_CLOCK_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_CLOCK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CLOCK_50 " "Node \"HPS_CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_n " "Node \"HPS_CONV_USB_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[0\] " "Node \"HPS_DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[10\] " "Node \"HPS_DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[11\] " "Node \"HPS_DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[12\] " "Node \"HPS_DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[13\] " "Node \"HPS_DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[14\] " "Node \"HPS_DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[1\] " "Node \"HPS_DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[2\] " "Node \"HPS_DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[3\] " "Node \"HPS_DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[4\] " "Node \"HPS_DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[5\] " "Node \"HPS_DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[6\] " "Node \"HPS_DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[7\] " "Node \"HPS_DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[8\] " "Node \"HPS_DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[9\] " "Node \"HPS_DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_n " "Node \"HPS_DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_n " "Node \"HPS_DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_p " "Node \"HPS_DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_n " "Node \"HPS_DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[0\] " "Node \"HPS_DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[1\] " "Node \"HPS_DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[2\] " "Node \"HPS_DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[3\] " "Node \"HPS_DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[0\] " "Node \"HPS_DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[1\] " "Node \"HPS_DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[2\] " "Node \"HPS_DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[3\] " "Node \"HPS_DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_n " "Node \"HPS_DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_n " "Node \"HPS_DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_n " "Node \"HPS_DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_n " "Node \"HPS_ENET_INT_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RESET_n " "Node \"HPS_ENET_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CLK " "Node \"HPS_I2C_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_SDA " "Node \"HPS_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[0\] " "Node \"HPS_KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[1\] " "Node \"HPS_KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[2\] " "Node \"HPS_KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[3\] " "Node \"HPS_KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_D_C " "Node \"HPS_LCM_D_C\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_D_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_RST_N " "Node \"HPS_LCM_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_CLK " "Node \"HPS_LCM_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MISO " "Node \"HPS_LCM_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MOSI " "Node \"HPS_LCM_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_SS " "Node \"HPS_LCM_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[0\] " "Node \"HPS_LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[1\] " "Node \"HPS_LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[2\] " "Node \"HPS_LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[3\] " "Node \"HPS_LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_RESET_n " "Node \"HPS_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[0\] " "Node \"HPS_SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[1\] " "Node \"HPS_SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[2\] " "Node \"HPS_SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[3\] " "Node \"HPS_SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_RESET_PHY " "Node \"HPS_USB_RESET_PHY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_RESET_PHY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_WARM_RST_n " "Node \"HPS_WARM_RST_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HPS_WARM_RST_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[4\] " "Node \"HSMC_GXB_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[5\] " "Node \"HSMC_GXB_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[6\] " "Node \"HSMC_GXB_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[7\] " "Node \"HSMC_GXB_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[4\] " "Node \"HSMC_GXB_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[5\] " "Node \"HSMC_GXB_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[6\] " "Node \"HSMC_GXB_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[7\] " "Node \"HSMC_GXB_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_REF_CLK_p " "Node \"HSMC_REF_CLK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_REF_CLK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454518665969 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1454518665969 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518665994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1454518680035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518681118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1454518681150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1454518682893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518682893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1454518687668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1454518704058 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1454518704058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518704674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1454518704675 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1454518704675 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1454518704675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.86 " "Total time spent on timing analysis during the Fitter is 1.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1454518710265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454518710582 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1454518710583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454518713113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454518713346 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1454518713347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454518717993 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454518728267 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1454518729304 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "89 " "Following 89 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 15 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 15 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 15 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDAT a permanently disabled " "Pin AUD_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 15 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 84 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 84 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 84 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 84 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 90 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 91 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 92 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SCL a permanently disabled " "Pin SI5338_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 107 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 107 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 115 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 118 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_Top.sv" "" { Text "/home/user3/spring16/sc3973/CSEE4840/lab1/SoCKit_Top.sv" 118 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user3/spring16/sc3973/CSEE4840/lab1/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1454518729352 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1454518729352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 244 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454518731213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  3 11:58:51 2016 " "Processing ended: Wed Feb  3 11:58:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454518731213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454518731213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454518731213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1454518731213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1454518735195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454518735197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  3 11:58:54 2016 " "Processing started: Wed Feb  3 11:58:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454518735197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1454518735197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1454518735198 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1454518750124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454518755924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  3 11:59:15 2016 " "Processing ended: Wed Feb  3 11:59:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454518755924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454518755924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454518755924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1454518755924 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1454518756636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1454518759927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454518759929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  3 11:59:19 2016 " "Processing started: Wed Feb  3 11:59:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454518759929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454518759929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454518759930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1454518759987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1454518761328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1454518761405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1454518761405 ""}
{ "Info" "ISTA_SDC_FOUND" "lab1.sdc " "Reading SDC File: 'lab1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1454518764418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1454518764422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764429 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1454518764431 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1454518764463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.678 " "Worst-case setup slack is 14.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.678               0.000 clock1  " "   14.678               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518764481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.508 " "Worst-case hold slack is 0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 clock1  " "    0.508               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518764486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518764490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518764494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.236 " "Worst-case minimum pulse width slack is 8.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.236               0.000 clock1  " "    8.236               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518764498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518764498 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1454518764528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1454518764622 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1454518764622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1454518770519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.281 " "Worst-case setup slack is 14.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.281               0.000 clock1  " "   14.281               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518770819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clock1  " "    0.407               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518770826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518770830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518770837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.177 " "Worst-case minimum pulse width slack is 8.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.177               0.000 clock1  " "    8.177               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518770841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518770841 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1454518770869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1454518771492 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1454518771492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1454518775009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.634 " "Worst-case setup slack is 17.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.634               0.000 clock1  " "   17.634               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518775165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clock1  " "    0.152               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518775170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518775176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518775180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.820 " "Worst-case minimum pulse width slack is 8.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.820               0.000 clock1  " "    8.820               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518775185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518775185 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1454518775213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.687 " "Worst-case setup slack is 17.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.687               0.000 clock1  " "   17.687               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518776924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clock1  " "    0.097               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518776932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518776937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1454518776944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.820 " "Worst-case minimum pulse width slack is 8.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.820               0.000 clock1  " "    8.820               0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1454518776949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1454518776949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1454518782931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1454518782933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454518783148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  3 11:59:43 2016 " "Processing ended: Wed Feb  3 11:59:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454518783148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454518783148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454518783148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454518783148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454518788146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454518788148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  3 11:59:47 2016 " "Processing started: Wed Feb  3 11:59:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454518788148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454518788148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454518788149 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1454518789848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vo /home/user3/spring16/sc3973/CSEE4840/lab1/simulation/modelsim/ simulation " "Generated file lab1.vo in folder \"/home/user3/spring16/sc3973/CSEE4840/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454518790363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454518790573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  3 11:59:50 2016 " "Processing ended: Wed Feb  3 11:59:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454518790573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454518790573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454518790573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454518790573 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 302 s " "Quartus II Full Compilation was successful. 0 errors, 302 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454518791322 ""}
