Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/16.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off divclock -c divclock --vector_source="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/Waveform3.vwf" --testbench_file="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/Waveform3.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May 16 11:11:49 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off divclock -c divclock --vector_source="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/Waveform3.vwf" --testbench_file="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/Waveform3.vwf.vht"
Info (119006): Selected device 5CGXFC7C7F23C8 for design "divclock"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

utput pin "tempo[4]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/" divclock -c divclock

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May 16 11:11:50 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/" divclock -c divclock
Info (119006): Selected device 5CGXFC7C7F23C8 for design "divclock"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file divclock.vho in folder "C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Sat May 16 11:11:51 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/divclock.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/16.1/modelsim_ase/win32aloem//vsim -c -do divclock.do

Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do divclock.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:51 on May 16,2020
# vcom -work work divclock.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components

# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity top
# -- Compiling architecture structure of top
# End time: 11:11:52 on May 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:52 on May 16,2020
# vcom -work work Waveform3.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_vhd_vec_tst
# -- Compiling architecture top_arch of top_vhd_vec_tst
# End time: 11:11:52 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.top_vhd_vec_tst 
# Start time: 11:11:52 on May 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_vhd_vec_tst(top_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.top(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 32873 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# End time: 11:11:52 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/Waveform3.vwf...

Reading C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/divclock.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Peter/Desktop/aula/DSD/atv 6 e 7 grupo/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/simulation/qsim/divclock_20200516111152.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.