#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 20 11:44:38 2015
# Process ID: 30557
# Log file: /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level.vdi
# Journal file: /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp' for cell 'vga_comp/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga_comp/clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/.Xil/Vivado-30557-jjmvi-AMD-ubuntu/dcp_5/clk_wiz_vga.edf:286]
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.582 ; gain = 486.461 ; free physical = 17960 ; free virtual = 27126
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1614.582 ; gain = 753.191 ; free physical = 17965 ; free virtual = 27125
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1626.609 ; gain = 12.027 ; free physical = 17966 ; free virtual = 27126

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 42 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166780fcd

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1628.609 ; gain = 0.000 ; free physical = 17966 ; free virtual = 27126

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 123 cells.
Phase 2 Constant Propagation | Checksum: 11fe53be1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1628.609 ; gain = 0.000 ; free physical = 17961 ; free virtual = 27121

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2974 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 826 unconnected cells.
Phase 3 Sweep | Checksum: 162fbf47a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.609 ; gain = 0.000 ; free physical = 17960 ; free virtual = 27120
Ending Logic Optimization Task | Checksum: 162fbf47a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.609 ; gain = 0.000 ; free physical = 17960 ; free virtual = 27120
Implement Debug Cores | Checksum: 147e8d595
Logic Optimization | Checksum: 147e8d595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 1 Total Ports: 32
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 18ddf1b00

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1692.617 ; gain = 0.000 ; free physical = 18440 ; free virtual = 27599
Ending Power Optimization Task | Checksum: 18ddf1b00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.617 ; gain = 64.008 ; free physical = 18440 ; free virtual = 27599
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.617 ; gain = 78.035 ; free physical = 18440 ; free virtual = 27599
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1708.617 ; gain = 0.000 ; free physical = 18439 ; free virtual = 27599
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1109fea69

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1708.621 ; gain = 0.000 ; free physical = 18329 ; free virtual = 27489

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1708.621 ; gain = 0.000 ; free physical = 18329 ; free virtual = 27489
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1708.621 ; gain = 0.000 ; free physical = 18307 ; free virtual = 27467

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 422d3b38

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1708.621 ; gain = 0.000 ; free physical = 18305 ; free virtual = 27465
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 422d3b38

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18275 ; free virtual = 27435

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 422d3b38

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18275 ; free virtual = 27435

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 35adbcad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18275 ; free virtual = 27435
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ecb2d4e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18275 ; free virtual = 27435

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 110f75e2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18275 ; free virtual = 27435
Phase 2.1.2.1 Place Init Design | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434
Phase 2.1.2 Build Placer Netlist Model | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434
Phase 2.1 Placer Initialization Core | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434
Phase 2 Placer Initialization | Checksum: 18f910087

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.676 ; gain = 120.055 ; free physical = 18274 ; free virtual = 27434

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 207cb435b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18273 ; free virtual = 27434

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 207cb435b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18273 ; free virtual = 27434

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c4a2bf6b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18251 ; free virtual = 27412

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2210a7372

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18251 ; free virtual = 27412

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2210a7372

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18251 ; free virtual = 27412

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 202b6915a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18247 ; free virtual = 27408

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1554b5f8f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18248 ; free virtual = 27408

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: f848da50

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18393 ; free virtual = 27554
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18393 ; free virtual = 27554

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18393 ; free virtual = 27554

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18392 ; free virtual = 27552
Phase 4.6 Small Shape Detail Placement | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18392 ; free virtual = 27552

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18361 ; free virtual = 27522
Phase 4 Detail Placement | Checksum: f848da50

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18361 ; free virtual = 27522

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 61ec0b8a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18361 ; free virtual = 27522

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 61ec0b8a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18361 ; free virtual = 27522

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18409 ; free virtual = 27570
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.857. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18405 ; free virtual = 27566
Phase 5.2.2 Post Placement Optimization | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564
Phase 5.2 Post Commit Optimization | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564
Phase 5.5 Placer Reporting | Checksum: f53cbd3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18404 ; free virtual = 27564

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 15b2192a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18403 ; free virtual = 27564
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15b2192a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18403 ; free virtual = 27564
Ending Placer Task | Checksum: 15ae81e69

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18401 ; free virtual = 27561
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1860.691 ; gain = 152.070 ; free physical = 18398 ; free virtual = 27559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18383 ; free virtual = 27556
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18391 ; free virtual = 27554
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18389 ; free virtual = 27552
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18388 ; free virtual = 27551
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Phase 4.1: Begin power optimizations | Checksum: 8dd45fe6
INFO: [Pwropt 34-50] Optimizing power for module top_level ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18307 ; free virtual = 27470
Found 400 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.691 ; gain = 0.000 ; free physical = 18307 ; free virtual = 27470
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.293 ; gain = 10.602 ; free physical = 18284 ; free virtual = 27447
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 14 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM adress flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1873.293 ; gain = 2.000 ; free physical = 18282 ; free virtual = 27445
Power optimization passes: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.293 ; gain = 12.602 ; free physical = 18282 ; free virtual = 27445

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.293 ; gain = 0.000 ; free physical = 18291 ; free virtual = 27454


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top_level ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 2 accepted clusters 2
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 132 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 27 Total: 6645
Number of SRLs augmented: 0  newly gated: 0 Total: 356
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 0

Flops dropped: 2/62 RAMS dropped: 2/2 Clusters dropped: 3/8 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 1
    LUT3 : 1
    LUT4 : 0
    LUT5 : 1
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1cc2595a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.336 ; gain = 88.043 ; free physical = 18466 ; free virtual = 27630
INFO: [Pwropt 34-30] Power optimization finished successfully.
Phase 4.2: End power optimizations | Checksum: f072aa2b
Power optimization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1961.336 ; gain = 100.645 ; free physical = 18466 ; free virtual = 27630
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 16640136 bytes
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1961.336 ; gain = 100.645 ; free physical = 18466 ; free virtual = 27630
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18472 ; free virtual = 27646
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 22d868e06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18481 ; free virtual = 27647
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18481 ; free virtual = 27647
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.849 | TNS=-121.427 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 1408f0ffb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18481 ; free virtual = 27647

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[13][0].  Did not re-place instance disp_draw_inst/avgIn_reg[13][0]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_21.  Did not re-place instance average[3]_i_21
INFO: [Physopt 32-662] Processed net disp_draw_inst/avg_inst/p_0_in[15].  Did not re-place instance average[15]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_32.  Did not re-place instance average[10]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_66.  Did not re-place instance average[10]_i_66
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_10.  Did not re-place instance average[3]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_46.  Did not re-place instance average[3]_i_46
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_3.  Did not re-place instance average[6]_i_3
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_59.  Did not re-place instance average[7]_i_59
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_4.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_4
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_18
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_44
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_12.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_12
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_11.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_11
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_7.  Did not re-place instance average[6]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_8.  Did not re-place instance average[6]_i_8
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_49.  Did not re-place instance average[3]_i_49
INFO: [Physopt 32-662] Processed net disp_draw_inst/avg_inst/p_0_in[14].  Did not re-place instance average[14]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_62.  Did not re-place instance average[7]_i_62
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_25.  Did not re-place instance average[3]_i_25
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_6.  Did not re-place instance average[3]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_63.  Did not re-place instance average[7]_i_63
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_6.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_50.  Did not re-place instance average[3]_i_50
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_10.  Did not re-place instance average[10]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_48.  Did not re-place instance average[3]_i_48
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_31.  Did not re-place instance average[10]_i_31
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[11][0].  Did not re-place instance disp_draw_inst/avgIn_reg[11][0]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_21.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_21
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_5.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_5
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_51.  Did not re-place instance average[3]_i_51
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[14][1].  Re-placed instance disp_draw_inst/avgIn_reg[14][1]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_69.  Did not re-place instance average[7]_i_69
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_37.  Did not re-place instance average[7]_i_37
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_19
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_20
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_6.  Did not re-place instance average[10]_i_6
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_9
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[15][1].  Re-placed instance disp_draw_inst/avgIn_reg[15][1]
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_5.  Did not re-place instance average[10]_i_5
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_43.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_43
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_45.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_45
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_31.  Did not re-place instance average[3]_i_31
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_69.  Did not re-place instance average[10]_i_69
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_31.  Did not re-place instance average[6]_i_31
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_6.  Did not re-place instance average[6]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_13.  Did not re-place instance average[3]_i_13
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_10.  Did not re-place instance average[6]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_67.  Did not re-place instance average[10]_i_67
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_68.  Did not re-place instance average[10]_i_68
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_30.  Did not re-place instance average[6]_i_30
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_5.  Did not re-place instance average[6]_i_5
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[12][0].  Did not re-place instance disp_draw_inst/avgIn_reg[12][0]
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_36.  Did not re-place instance average[10]_i_36
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_9.  Did not re-place instance average[10]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_4.  Did not re-place instance average[6]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_73.  Did not re-place instance average[10]_i_73
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_38.  Did not re-place instance average[7]_i_38
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_12.  Did not re-place instance average[3]_i_12
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_16.  Did not re-place instance average[3]_i_16
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_32.  Did not re-place instance average[6]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_36.  Did not re-place instance average[6]_i_36
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_122.  Did not re-place instance average[14]_i_122
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_5.  Did not re-place instance average[3]_i_5
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_9.  Did not re-place instance average[6]_i_9
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[0][0].  Re-placed instance disp_draw_inst/avgIn_reg[0][0]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_26.  Did not re-place instance average[3]_i_26
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_7.  Did not re-place instance average[3]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_11.  Did not re-place instance average[3]_i_11
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_66.  Did not re-place instance average[7]_i_66
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[12][1].  Did not re-place instance disp_draw_inst/avgIn_reg[12][1]
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_4.  Did not re-place instance average[10]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_7.  Did not re-place instance average[10]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[13]_i_44.  Did not re-place instance average[13]_i_44
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_51.  Did not re-place instance average[14]_i_51
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_18
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_21.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_21
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[11][1].  Did not re-place instance disp_draw_inst/avgIn_reg[11][1]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_42.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_42
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[0][1].  Did not re-place instance disp_draw_inst/avgIn_reg[0][1]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_65.  Did not re-place instance average[7]_i_65
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_20
INFO: [Physopt 32-662] Processed net disp_draw_inst/avg_inst/p_0_in[13].  Did not re-place instance average[13]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_34.  Did not re-place instance average[7]_i_34
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_18
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_44
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_66.  Did not re-place instance average[6]_i_66
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_47.  Did not re-place instance average[3]_i_47
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_33.  Did not re-place instance average[10]_i_33
INFO: [Physopt 32-662] Processed net n_0_average[2]_i_8.  Did not re-place instance average[2]_i_8
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_7.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_7
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_10.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_10
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_12.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_12
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_35.  Did not re-place instance average[6]_i_35
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_30.  Did not re-place instance average[10]_i_30
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_43.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_43
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[15][0].  Re-placed instance disp_draw_inst/avgIn_reg[15][0]
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_50.  Did not re-place instance average[14]_i_50
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_19
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.849 | TNS=-121.427 |
Phase 3 Placement Based Optimization | Checksum: ed189bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18517 ; free virtual = 27683

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 9 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_25. Rewired (signal push) n_7_average_reg[7]_i_14 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_31. Rewired (signal push) n_5_average_reg[3]_i_23 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_23. Rewired (signal push) n_5_average_reg[15]_i_30 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_31. Rewired (signal push) n_0_average[14]_i_12 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_26. Rewired (signal push) n_4_average_reg[3]_i_23 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_20. Rewired (signal push) n_5_average_reg[7]_i_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[7]_i_18. Rewired (signal push) n_4_average_reg[7]_i_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_32. Rewired (signal push) n_0_average[14]_i_13 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_11. Rewired (signal push) n_5_average_reg[14]_i_26 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 9 nets. Created 3 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18517 ; free virtual = 27683
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.849 | TNS=-121.261 |
Phase 4 Rewire | Checksum: 167885d2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18517 ; free virtual = 27683

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 16 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[13][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_48 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[14][1]. Replicated 1 times.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[15][1]. Replicated 1 times.
INFO: [Physopt 32-572] Net n_0_average[3]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[0][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[10]_i_69 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.849 | TNS=-121.261 |
Phase 5 Critical Cell Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'green_reg[3]_i_1' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'red_reg[3]_i_2' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 89 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_6_average_reg[7]_i_14.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[13][0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_5_average_reg[7]_i_55.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net n_4_average_reg[7]_i_55.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_7_average_reg[7]_i_55.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[11][0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_6_average_reg[11]_i_52.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_4_average_reg[7]_i_14.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net disp_draw_inst/avg_inst/ARG[9].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_4_average_reg[3]_i_23.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net disp_draw_inst/avg_inst/ARG[5].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_5_average_reg[3]_i_23.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net n_4_average_reg[14]_i_92.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[14][1].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_5_average_reg[7]_i_56.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[0][0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[0][1].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_7_average_reg[11]_i_52.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_4_average_reg[10]_i_41.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_6_average_reg[3]_i_23.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[13][1].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[0][3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[14][2].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[15][3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_5_average_reg[7]_i_14.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[0][2].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_5_average_reg[11]_i_53.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 15 nets.  Swapped 22 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.584 | TNS=-119.911 |
Phase 9 Critical Pin Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: c1efda77

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27683
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.584 | TNS=-119.911 |
Ending Physical Synthesis Task | Checksum: 1931f475a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27682
INFO: [Common 17-83] Releasing license: Implementation
266 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18518 ; free virtual = 27682
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 18507 ; free virtual = 27683
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16eafa354

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 19682 ; free virtual = 28800

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16eafa354

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 19679 ; free virtual = 28797

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16eafa354

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1961.336 ; gain = 0.000 ; free physical = 19650 ; free virtual = 28768
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e9e3222f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 19614 ; free virtual = 28732
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.42  | TNS=-117   | WHS=-1.05  | THS=-202   |

Phase 2 Router Initialization | Checksum: 1cb8a3739

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 19811 ; free virtual = 28922

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f227085

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 19812 ; free virtual = 28924

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1378
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12800e03b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20165 ; free virtual = 29239
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.25  | TNS=-1.85e+03| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18b3fe952

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20164 ; free virtual = 29239

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 236ccfd83

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20164 ; free virtual = 29239
Phase 4.1.2 GlobIterForTiming | Checksum: 160e90115

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20164 ; free virtual = 29238
Phase 4.1 Global Iteration 0 | Checksum: 160e90115

Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20164 ; free virtual = 29238

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: c07de8e5

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20144 ; free virtual = 29223
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.13  | TNS=-1.8e+03| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 14177da94

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20144 ; free virtual = 29223

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1235f832a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20145 ; free virtual = 29223
Phase 4.2.2 GlobIterForTiming | Checksum: 7909562a

Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20145 ; free virtual = 29224
Phase 4.2 Global Iteration 1 | Checksum: 7909562a

Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20145 ; free virtual = 29224

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 106e95656

Time (s): cpu = 00:02:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20131 ; free virtual = 29209
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.22  | TNS=-1.8e+03| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e5309055

Time (s): cpu = 00:02:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20131 ; free virtual = 29209
Phase 4 Rip-up And Reroute | Checksum: e5309055

Time (s): cpu = 00:02:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20130 ; free virtual = 29209

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 167688e69

Time (s): cpu = 00:02:40 ; elapsed = 00:01:08 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20128 ; free virtual = 29208
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.12  | TNS=-1.73e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: d96121af

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20128 ; free virtual = 29208

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: d96121af

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20128 ; free virtual = 29208

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: c7e7be51

Time (s): cpu = 00:02:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20122 ; free virtual = 29205
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.07  | TNS=-1.57e+03| WHS=0.026  | THS=0      |

Phase 7 Post Hold Fix | Checksum: b1988e8c

Time (s): cpu = 00:02:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20122 ; free virtual = 29205

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.59355 %
  Global Horizontal Routing Utilization  = 2.14763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1134acc0b

Time (s): cpu = 00:02:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20122 ; free virtual = 29205

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1134acc0b

Time (s): cpu = 00:02:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20120 ; free virtual = 29203

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1eb24acf8

Time (s): cpu = 00:02:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20316 ; free virtual = 29391

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.07  | TNS=-1.57e+03| WHS=0.026  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1eb24acf8

Time (s): cpu = 00:02:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20316 ; free virtual = 29391
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:02:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20316 ; free virtual = 29391
INFO: [Common 17-83] Releasing license: Implementation
283 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1977.234 ; gain = 15.898 ; free physical = 20316 ; free virtual = 29391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1977.234 ; gain = 0.000 ; free physical = 20302 ; free virtual = 29392
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 11:47:54 2015...
