// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "05/07/2025 00:01:06"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	A_i,
	B_i,
	C_i,
	D_i,
	Q_o);
input 	reg clk ;
input 	reg rst ;
input 	logic [63:0] A_i ;
input 	logic [63:0] B_i ;
input 	logic [63:0] C_i ;
input 	logic [63:0] D_i ;
output 	logic [127:0] Q_o ;

// Design Ports Information
// rst	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_i[32]	=>  Location: LCCOMB_X26_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[33]	=>  Location: LCCOMB_X26_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[34]	=>  Location: LCCOMB_X26_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[35]	=>  Location: LCCOMB_X8_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[36]	=>  Location: LCCOMB_X13_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[37]	=>  Location: LCCOMB_X28_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[38]	=>  Location: LCCOMB_X26_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[39]	=>  Location: LCCOMB_X26_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[40]	=>  Location: LCCOMB_X26_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[41]	=>  Location: LCCOMB_X8_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[42]	=>  Location: LCCOMB_X26_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[43]	=>  Location: LCCOMB_X26_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[44]	=>  Location: LCCOMB_X26_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[45]	=>  Location: LCCOMB_X3_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[46]	=>  Location: LCCOMB_X28_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[47]	=>  Location: LCCOMB_X29_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[48]	=>  Location: LCCOMB_X26_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[49]	=>  Location: LCCOMB_X29_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[50]	=>  Location: LCCOMB_X29_Y2_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[51]	=>  Location: LCCOMB_X28_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[52]	=>  Location: LCCOMB_X21_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[53]	=>  Location: LCCOMB_X28_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[54]	=>  Location: LCCOMB_X31_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[55]	=>  Location: LCCOMB_X32_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[56]	=>  Location: LCCOMB_X29_Y2_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[57]	=>  Location: LCCOMB_X28_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[58]	=>  Location: LCCOMB_X32_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[59]	=>  Location: LCCOMB_X7_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[60]	=>  Location: LCCOMB_X29_Y2_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[61]	=>  Location: LCCOMB_X29_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[62]	=>  Location: LCCOMB_X30_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[63]	=>  Location: LCCOMB_X2_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[32]	=>  Location: LCCOMB_X18_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[33]	=>  Location: LCCOMB_X29_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[34]	=>  Location: LCCOMB_X29_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[35]	=>  Location: LCCOMB_X29_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[36]	=>  Location: LCCOMB_X10_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[37]	=>  Location: LCCOMB_X29_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[38]	=>  Location: LCCOMB_X1_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[39]	=>  Location: LCCOMB_X33_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[40]	=>  Location: LCCOMB_X29_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// B_i[41]	=>  Location: LCCOMB_X31_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[42]	=>  Location: LCCOMB_X29_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[43]	=>  Location: LCCOMB_X30_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[44]	=>  Location: LCCOMB_X16_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[45]	=>  Location: LCCOMB_X26_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[46]	=>  Location: LCCOMB_X32_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[47]	=>  Location: LCCOMB_X1_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[48]	=>  Location: LCCOMB_X24_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[49]	=>  Location: LCCOMB_X3_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[50]	=>  Location: LCCOMB_X6_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[51]	=>  Location: LCCOMB_X24_Y5_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[52]	=>  Location: LCCOMB_X24_Y5_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[53]	=>  Location: LCCOMB_X26_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[54]	=>  Location: LCCOMB_X3_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[55]	=>  Location: LCCOMB_X9_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[56]	=>  Location: LCCOMB_X2_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[57]	=>  Location: LCCOMB_X25_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[58]	=>  Location: LCCOMB_X2_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[59]	=>  Location: LCCOMB_X17_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[60]	=>  Location: LCCOMB_X13_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[61]	=>  Location: LCCOMB_X25_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[62]	=>  Location: LCCOMB_X21_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[63]	=>  Location: LCCOMB_X28_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[32]	=>  Location: LCCOMB_X26_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[33]	=>  Location: LCCOMB_X11_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[34]	=>  Location: LCCOMB_X26_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[35]	=>  Location: LCCOMB_X26_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[36]	=>  Location: LCCOMB_X26_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[37]	=>  Location: LCCOMB_X26_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[38]	=>  Location: LCCOMB_X26_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[39]	=>  Location: LCCOMB_X26_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[40]	=>  Location: LCCOMB_X26_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[41]	=>  Location: LCCOMB_X8_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[42]	=>  Location: LCCOMB_X26_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[43]	=>  Location: LCCOMB_X25_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[44]	=>  Location: LCCOMB_X25_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[45]	=>  Location: LCCOMB_X25_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[46]	=>  Location: LCCOMB_X30_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[47]	=>  Location: LCCOMB_X25_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[48]	=>  Location: LCCOMB_X12_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[49]	=>  Location: LCCOMB_X26_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[50]	=>  Location: LCCOMB_X9_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[51]	=>  Location: LCCOMB_X8_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[52]	=>  Location: LCCOMB_X25_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[53]	=>  Location: LCCOMB_X12_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[54]	=>  Location: LCCOMB_X12_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[55]	=>  Location: LCCOMB_X12_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[56]	=>  Location: LCCOMB_X28_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[57]	=>  Location: LCCOMB_X16_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[58]	=>  Location: LCCOMB_X17_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[59]	=>  Location: LCCOMB_X17_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[60]	=>  Location: LCCOMB_X2_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[61]	=>  Location: LCCOMB_X17_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[62]	=>  Location: LCCOMB_X18_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[63]	=>  Location: LCCOMB_X14_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[32]	=>  Location: LCCOMB_X4_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[33]	=>  Location: LCCOMB_X25_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[34]	=>  Location: LCCOMB_X17_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[35]	=>  Location: LCCOMB_X17_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[36]	=>  Location: LCCOMB_X17_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[37]	=>  Location: LCCOMB_X17_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[38]	=>  Location: LCCOMB_X16_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[39]	=>  Location: LCCOMB_X17_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[40]	=>  Location: LCCOMB_X30_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[41]	=>  Location: LCCOMB_X22_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[42]	=>  Location: LCCOMB_X21_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[43]	=>  Location: LCCOMB_X21_Y5_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[44]	=>  Location: LCCOMB_X22_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[45]	=>  Location: LCCOMB_X12_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[46]	=>  Location: LCCOMB_X22_Y4_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[47]	=>  Location: LCCOMB_X9_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[48]	=>  Location: LCCOMB_X21_Y5_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[49]	=>  Location: LCCOMB_X5_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[50]	=>  Location: LCCOMB_X4_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[51]	=>  Location: LCCOMB_X21_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[52]	=>  Location: LCCOMB_X21_Y5_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[53]	=>  Location: LCCOMB_X21_Y5_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[54]	=>  Location: LCCOMB_X19_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[55]	=>  Location: LCCOMB_X21_Y5_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[56]	=>  Location: LCCOMB_X25_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[57]	=>  Location: LCCOMB_X25_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[58]	=>  Location: LCCOMB_X21_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[59]	=>  Location: LCCOMB_X33_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[60]	=>  Location: LCCOMB_X10_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[61]	=>  Location: LCCOMB_X25_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[62]	=>  Location: LCCOMB_X31_Y3_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[63]	=>  Location: LCCOMB_X24_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[0]	=>  Location: LCCOMB_X25_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[1]	=>  Location: LCCOMB_X25_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[2]	=>  Location: LCCOMB_X29_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[3]	=>  Location: LCCOMB_X24_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[4]	=>  Location: LCCOMB_X25_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[5]	=>  Location: LCCOMB_X24_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[6]	=>  Location: LCCOMB_X17_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[7]	=>  Location: LCCOMB_X21_Y5_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[8]	=>  Location: LCCOMB_X25_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[9]	=>  Location: LCCOMB_X25_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[10]	=>  Location: LCCOMB_X25_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[11]	=>  Location: LCCOMB_X25_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[12]	=>  Location: LCCOMB_X25_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[13]	=>  Location: LCCOMB_X25_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[14]	=>  Location: LCCOMB_X25_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[15]	=>  Location: LCCOMB_X25_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[16]	=>  Location: LCCOMB_X25_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[17]	=>  Location: LCCOMB_X24_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[18]	=>  Location: LCCOMB_X25_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[19]	=>  Location: LCCOMB_X25_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[20]	=>  Location: LCCOMB_X26_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[21]	=>  Location: LCCOMB_X25_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[22]	=>  Location: LCCOMB_X25_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[23]	=>  Location: LCCOMB_X24_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[24]	=>  Location: LCCOMB_X24_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[25]	=>  Location: LCCOMB_X25_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[26]	=>  Location: LCCOMB_X25_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[27]	=>  Location: LCCOMB_X24_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[28]	=>  Location: LCCOMB_X25_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[29]	=>  Location: LCCOMB_X26_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[30]	=>  Location: LCCOMB_X24_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[31]	=>  Location: LCCOMB_X26_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[32]	=>  Location: LCCOMB_X25_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[33]	=>  Location: LCCOMB_X25_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[34]	=>  Location: LCCOMB_X25_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[35]	=>  Location: LCCOMB_X25_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[36]	=>  Location: LCCOMB_X26_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[37]	=>  Location: LCCOMB_X25_Y7_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[38]	=>  Location: LCCOMB_X25_Y7_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[39]	=>  Location: LCCOMB_X26_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[40]	=>  Location: LCCOMB_X25_Y7_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[41]	=>  Location: LCCOMB_X25_Y7_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[42]	=>  Location: LCCOMB_X26_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[43]	=>  Location: LCCOMB_X25_Y7_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[44]	=>  Location: LCCOMB_X26_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[45]	=>  Location: LCCOMB_X25_Y7_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[46]	=>  Location: LCCOMB_X25_Y7_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[47]	=>  Location: LCCOMB_X25_Y7_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[48]	=>  Location: LCCOMB_X25_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[49]	=>  Location: LCCOMB_X25_Y6_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[50]	=>  Location: LCCOMB_X25_Y6_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[51]	=>  Location: LCCOMB_X25_Y6_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[52]	=>  Location: LCCOMB_X25_Y6_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[53]	=>  Location: LCCOMB_X25_Y6_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[54]	=>  Location: LCCOMB_X25_Y6_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[55]	=>  Location: LCCOMB_X25_Y6_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[56]	=>  Location: LCCOMB_X25_Y6_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[57]	=>  Location: LCCOMB_X25_Y6_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[58]	=>  Location: LCCOMB_X25_Y6_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[59]	=>  Location: LCCOMB_X25_Y6_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[60]	=>  Location: LCCOMB_X25_Y6_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[61]	=>  Location: LCCOMB_X25_Y6_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[62]	=>  Location: LCCOMB_X25_Y6_N28,	 I/O Standard: None,	 Current Strength: Default
// Q_o[63]	=>  Location: LCCOMB_X25_Y6_N30,	 I/O Standard: None,	 Current Strength: Default
// Q_o[64]	=>  Location: LCCOMB_X10_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[65]	=>  Location: LCCOMB_X30_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[66]	=>  Location: LCCOMB_X10_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[67]	=>  Location: LCCOMB_X12_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[68]	=>  Location: LCCOMB_X7_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[69]	=>  Location: LCCOMB_X16_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[70]	=>  Location: LCCOMB_X5_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[71]	=>  Location: LCCOMB_X10_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[72]	=>  Location: LCCOMB_X10_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[73]	=>  Location: LCCOMB_X10_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[74]	=>  Location: LCCOMB_X10_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[75]	=>  Location: LCCOMB_X10_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[76]	=>  Location: LCCOMB_X10_Y7_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[77]	=>  Location: LCCOMB_X10_Y7_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[78]	=>  Location: LCCOMB_X4_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[79]	=>  Location: LCCOMB_X6_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[80]	=>  Location: LCCOMB_X10_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[81]	=>  Location: LCCOMB_X17_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[82]	=>  Location: LCCOMB_X14_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[83]	=>  Location: LCCOMB_X6_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[84]	=>  Location: LCCOMB_X6_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[85]	=>  Location: LCCOMB_X6_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[86]	=>  Location: LCCOMB_X12_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[87]	=>  Location: LCCOMB_X6_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[88]	=>  Location: LCCOMB_X9_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[89]	=>  Location: LCCOMB_X3_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[90]	=>  Location: LCCOMB_X4_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[91]	=>  Location: LCCOMB_X6_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[92]	=>  Location: LCCOMB_X23_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[93]	=>  Location: LCCOMB_X6_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[94]	=>  Location: LCCOMB_X7_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[95]	=>  Location: LCCOMB_X9_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[96]	=>  Location: LCCOMB_X9_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[97]	=>  Location: LCCOMB_X9_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[98]	=>  Location: LCCOMB_X14_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[99]	=>  Location: LCCOMB_X9_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[100]	=>  Location: LCCOMB_X9_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[101]	=>  Location: LCCOMB_X7_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[102]	=>  Location: LCCOMB_X2_Y3_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[103]	=>  Location: LCCOMB_X16_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[104]	=>  Location: LCCOMB_X9_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[105]	=>  Location: LCCOMB_X9_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[106]	=>  Location: LCCOMB_X9_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[107]	=>  Location: LCCOMB_X9_Y9_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[108]	=>  Location: LCCOMB_X9_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[109]	=>  Location: LCCOMB_X3_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[110]	=>  Location: LCCOMB_X12_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[111]	=>  Location: LCCOMB_X4_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[112]	=>  Location: LCCOMB_X3_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[113]	=>  Location: LCCOMB_X14_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[114]	=>  Location: LCCOMB_X4_Y2_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[115]	=>  Location: LCCOMB_X18_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[116]	=>  Location: LCCOMB_X3_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[117]	=>  Location: LCCOMB_X4_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[118]	=>  Location: LCCOMB_X4_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[119]	=>  Location: LCCOMB_X4_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[120]	=>  Location: LCCOMB_X31_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[121]	=>  Location: LCCOMB_X25_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[122]	=>  Location: LCCOMB_X5_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[123]	=>  Location: LCCOMB_X12_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[124]	=>  Location: LCCOMB_X14_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[125]	=>  Location: LCCOMB_X14_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[126]	=>  Location: LCCOMB_X14_Y9_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[127]	=>  Location: LCCOMB_X14_Y9_N30,	 I/O Standard: None,	 Current Strength: Default
// D_i[0]	=>  Location: LCCOMB_X14_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[1]	=>  Location: LCCOMB_X14_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[2]	=>  Location: LCCOMB_X14_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[3]	=>  Location: LCCOMB_X14_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[4]	=>  Location: LCCOMB_X14_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[5]	=>  Location: LCCOMB_X14_Y9_N26,	 I/O Standard: None,	 Current Strength: Default
// D_i[6]	=>  Location: LCCOMB_X14_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[7]	=>  Location: LCCOMB_X14_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[8]	=>  Location: LCCOMB_X14_Y9_N28,	 I/O Standard: None,	 Current Strength: Default
// D_i[9]	=>  Location: LCCOMB_X14_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// D_i[10]	=>  Location: LCCOMB_X14_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// D_i[11]	=>  Location: LCCOMB_X13_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[12]	=>  Location: LCCOMB_X13_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[13]	=>  Location: LCCOMB_X13_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// D_i[14]	=>  Location: LCCOMB_X13_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[15]	=>  Location: LCCOMB_X13_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// D_i[16]	=>  Location: LCCOMB_X13_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// D_i[17]	=>  Location: LCCOMB_X13_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[18]	=>  Location: LCCOMB_X13_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[19]	=>  Location: LCCOMB_X13_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[20]	=>  Location: LCCOMB_X13_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[21]	=>  Location: LCCOMB_X13_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[22]	=>  Location: LCCOMB_X13_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// D_i[23]	=>  Location: LCCOMB_X13_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[24]	=>  Location: LCCOMB_X13_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[25]	=>  Location: LCCOMB_X13_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[26]	=>  Location: LCCOMB_X12_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[27]	=>  Location: LCCOMB_X12_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[28]	=>  Location: LCCOMB_X12_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[29]	=>  Location: LCCOMB_X12_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// D_i[30]	=>  Location: LCCOMB_X12_Y11_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[31]	=>  Location: LCCOMB_X12_Y11_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[0]	=>  Location: LCCOMB_X12_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[0]	=>  Location: LCCOMB_X12_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[1]	=>  Location: LCCOMB_X12_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// B_i[1]	=>  Location: LCCOMB_X12_Y11_N30,	 I/O Standard: None,	 Current Strength: Default
// A_i[2]	=>  Location: LCCOMB_X9_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[2]	=>  Location: LCCOMB_X12_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[3]	=>  Location: LCCOMB_X12_Y11_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[3]	=>  Location: LCCOMB_X12_Y11_N28,	 I/O Standard: None,	 Current Strength: Default
// A_i[4]	=>  Location: LCCOMB_X12_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[4]	=>  Location: LCCOMB_X12_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[5]	=>  Location: LCCOMB_X9_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[5]	=>  Location: LCCOMB_X9_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[6]	=>  Location: LCCOMB_X9_Y11_N26,	 I/O Standard: None,	 Current Strength: Default
// B_i[6]	=>  Location: LCCOMB_X9_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[7]	=>  Location: LCCOMB_X9_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[7]	=>  Location: LCCOMB_X12_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[8]	=>  Location: LCCOMB_X13_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[8]	=>  Location: LCCOMB_X9_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[9]	=>  Location: LCCOMB_X9_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[9]	=>  Location: LCCOMB_X9_Y11_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[10]	=>  Location: LCCOMB_X14_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[10]	=>  Location: LCCOMB_X9_Y11_N30,	 I/O Standard: None,	 Current Strength: Default
// A_i[11]	=>  Location: LCCOMB_X9_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// B_i[11]	=>  Location: LCCOMB_X9_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[12]	=>  Location: LCCOMB_X4_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[12]	=>  Location: LCCOMB_X9_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[13]	=>  Location: LCCOMB_X9_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// B_i[13]	=>  Location: LCCOMB_X9_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[14]	=>  Location: LCCOMB_X9_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[14]	=>  Location: LCCOMB_X9_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[15]	=>  Location: LCCOMB_X9_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[15]	=>  Location: LCCOMB_X9_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[16]	=>  Location: LCCOMB_X9_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[16]	=>  Location: LCCOMB_X9_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// A_i[17]	=>  Location: LCCOMB_X9_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[17]	=>  Location: LCCOMB_X9_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[0]	=>  Location: LCCOMB_X7_Y9_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[1]	=>  Location: LCCOMB_X9_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[2]	=>  Location: LCCOMB_X9_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[3]	=>  Location: LCCOMB_X9_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[4]	=>  Location: LCCOMB_X10_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[5]	=>  Location: LCCOMB_X9_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[6]	=>  Location: LCCOMB_X9_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[7]	=>  Location: LCCOMB_X9_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[8]	=>  Location: LCCOMB_X9_Y9_N28,	 I/O Standard: None,	 Current Strength: Default
// C_i[9]	=>  Location: LCCOMB_X9_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[10]	=>  Location: LCCOMB_X10_Y12_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[11]	=>  Location: LCCOMB_X9_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[12]	=>  Location: LCCOMB_X10_Y12_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[13]	=>  Location: LCCOMB_X10_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[14]	=>  Location: LCCOMB_X9_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[15]	=>  Location: LCCOMB_X10_Y12_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[16]	=>  Location: LCCOMB_X9_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[17]	=>  Location: LCCOMB_X9_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[18]	=>  Location: LCCOMB_X10_Y12_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[19]	=>  Location: LCCOMB_X9_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[20]	=>  Location: LCCOMB_X10_Y12_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[21]	=>  Location: LCCOMB_X9_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[22]	=>  Location: LCCOMB_X9_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[23]	=>  Location: LCCOMB_X9_Y8_N28,	 I/O Standard: None,	 Current Strength: Default
// C_i[24]	=>  Location: LCCOMB_X10_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[25]	=>  Location: LCCOMB_X9_Y8_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[26]	=>  Location: LCCOMB_X9_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[27]	=>  Location: LCCOMB_X9_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[28]	=>  Location: LCCOMB_X9_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[29]	=>  Location: LCCOMB_X9_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[30]	=>  Location: LCCOMB_X9_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[31]	=>  Location: LCCOMB_X8_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[18]	=>  Location: LCCOMB_X8_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[18]	=>  Location: LCCOMB_X8_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[19]	=>  Location: LCCOMB_X8_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[19]	=>  Location: LCCOMB_X9_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[20]	=>  Location: LCCOMB_X8_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// B_i[20]	=>  Location: LCCOMB_X8_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[21]	=>  Location: LCCOMB_X8_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// B_i[21]	=>  Location: LCCOMB_X8_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// A_i[22]	=>  Location: LCCOMB_X8_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[22]	=>  Location: LCCOMB_X6_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[23]	=>  Location: LCCOMB_X7_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// B_i[23]	=>  Location: LCCOMB_X6_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// A_i[24]	=>  Location: LCCOMB_X8_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[24]	=>  Location: LCCOMB_X7_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// A_i[25]	=>  Location: LCCOMB_X7_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// B_i[25]	=>  Location: LCCOMB_X6_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[26]	=>  Location: LCCOMB_X9_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[26]	=>  Location: LCCOMB_X6_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[27]	=>  Location: LCCOMB_X7_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[27]	=>  Location: LCCOMB_X6_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[28]	=>  Location: LCCOMB_X9_Y11_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[28]	=>  Location: LCCOMB_X6_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// A_i[29]	=>  Location: LCCOMB_X6_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[29]	=>  Location: LCCOMB_X7_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[30]	=>  Location: LCCOMB_X6_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[30]	=>  Location: LCCOMB_X6_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[31]	=>  Location: LCCOMB_X7_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[31]	=>  Location: LCCOMB_X7_Y9_N0,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~7 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \A_i[32]~input0 ;
wire \A_i[33]~input0 ;
wire \A_i[34]~input0 ;
wire \A_i[35]~input0 ;
wire \A_i[36]~input0 ;
wire \A_i[37]~input0 ;
wire \A_i[38]~input0 ;
wire \A_i[39]~input0 ;
wire \A_i[40]~input0 ;
wire \A_i[41]~input0 ;
wire \A_i[42]~input0 ;
wire \A_i[43]~input0 ;
wire \A_i[44]~input0 ;
wire \A_i[45]~input0 ;
wire \A_i[46]~input0 ;
wire \A_i[47]~input0 ;
wire \A_i[48]~input0 ;
wire \A_i[49]~input0 ;
wire \A_i[50]~input0 ;
wire \A_i[51]~input0 ;
wire \A_i[52]~input0 ;
wire \A_i[53]~input0 ;
wire \A_i[54]~input0 ;
wire \A_i[55]~input0 ;
wire \A_i[56]~input0 ;
wire \A_i[57]~input0 ;
wire \A_i[58]~input0 ;
wire \A_i[59]~input0 ;
wire \A_i[60]~input0 ;
wire \A_i[61]~input0 ;
wire \A_i[62]~input0 ;
wire \A_i[63]~input0 ;
wire \B_i[32]~input0 ;
wire \B_i[33]~input0 ;
wire \B_i[34]~input0 ;
wire \B_i[35]~input0 ;
wire \B_i[36]~input0 ;
wire \B_i[37]~input0 ;
wire \B_i[38]~input0 ;
wire \B_i[39]~input0 ;
wire \B_i[40]~input0 ;
wire \B_i[41]~input0 ;
wire \B_i[42]~input0 ;
wire \B_i[43]~input0 ;
wire \B_i[44]~input0 ;
wire \B_i[45]~input0 ;
wire \B_i[46]~input0 ;
wire \B_i[47]~input0 ;
wire \B_i[48]~input0 ;
wire \B_i[49]~input0 ;
wire \B_i[50]~input0 ;
wire \B_i[51]~input0 ;
wire \B_i[52]~input0 ;
wire \B_i[53]~input0 ;
wire \B_i[54]~input0 ;
wire \B_i[55]~input0 ;
wire \B_i[56]~input0 ;
wire \B_i[57]~input0 ;
wire \B_i[58]~input0 ;
wire \B_i[59]~input0 ;
wire \B_i[60]~input0 ;
wire \B_i[61]~input0 ;
wire \B_i[62]~input0 ;
wire \B_i[63]~input0 ;
wire \C_i[32]~input0 ;
wire \C_i[33]~input0 ;
wire \C_i[34]~input0 ;
wire \C_i[35]~input0 ;
wire \C_i[36]~input0 ;
wire \C_i[37]~input0 ;
wire \C_i[38]~input0 ;
wire \C_i[39]~input0 ;
wire \C_i[40]~input0 ;
wire \C_i[41]~input0 ;
wire \C_i[42]~input0 ;
wire \C_i[43]~input0 ;
wire \C_i[44]~input0 ;
wire \C_i[45]~input0 ;
wire \C_i[46]~input0 ;
wire \C_i[47]~input0 ;
wire \C_i[48]~input0 ;
wire \C_i[49]~input0 ;
wire \C_i[50]~input0 ;
wire \C_i[51]~input0 ;
wire \C_i[52]~input0 ;
wire \C_i[53]~input0 ;
wire \C_i[54]~input0 ;
wire \C_i[55]~input0 ;
wire \C_i[56]~input0 ;
wire \C_i[57]~input0 ;
wire \C_i[58]~input0 ;
wire \C_i[59]~input0 ;
wire \C_i[60]~input0 ;
wire \C_i[61]~input0 ;
wire \C_i[62]~input0 ;
wire \C_i[63]~input0 ;
wire \D_i[32]~input0 ;
wire \D_i[33]~input0 ;
wire \D_i[34]~input0 ;
wire \D_i[35]~input0 ;
wire \D_i[36]~input0 ;
wire \D_i[37]~input0 ;
wire \D_i[38]~input0 ;
wire \D_i[39]~input0 ;
wire \D_i[40]~input0 ;
wire \D_i[41]~input0 ;
wire \D_i[42]~input0 ;
wire \D_i[43]~input0 ;
wire \D_i[44]~input0 ;
wire \D_i[45]~input0 ;
wire \D_i[46]~input0 ;
wire \D_i[47]~input0 ;
wire \D_i[48]~input0 ;
wire \D_i[49]~input0 ;
wire \D_i[50]~input0 ;
wire \D_i[51]~input0 ;
wire \D_i[52]~input0 ;
wire \D_i[53]~input0 ;
wire \D_i[54]~input0 ;
wire \D_i[55]~input0 ;
wire \D_i[56]~input0 ;
wire \D_i[57]~input0 ;
wire \D_i[58]~input0 ;
wire \D_i[59]~input0 ;
wire \D_i[60]~input0 ;
wire \D_i[61]~input0 ;
wire \D_i[62]~input0 ;
wire \D_i[63]~input0 ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \rst~input_o ;
wire \clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \B_i[0]~input0 ;
wire \accel|b_s1~0_combout ;
wire \A_i[0]~input0 ;
wire \accel|a_s1~0_combout ;
wire \accel|t1_s2[0]~33_combout ;
wire \accel|valid_s1~0_combout ;
wire \accel|valid_s1~q ;
wire \accel|t1_s2[0]~32_combout ;
wire \accel|t1_s3~0_combout ;
wire \accel|valid_s2~0_combout ;
wire \accel|valid_s2~q ;
wire \accel|t4_s3[31]~32_combout ;
wire \accel|mult_inst|a_reg~0_combout ;
wire \B_i[1]~input0 ;
wire \accel|b_s1~1_combout ;
wire \A_i[1]~input0 ;
wire \accel|a_s1~1_combout ;
wire \accel|t1_s2[0]~34 ;
wire \accel|t1_s2[1]~35_combout ;
wire \accel|t1_s3~1_combout ;
wire \accel|mult_inst|a_reg~1_combout ;
wire \A_i[2]~input0 ;
wire \accel|a_s1~2_combout ;
wire \B_i[2]~input0 ;
wire \accel|b_s1~2_combout ;
wire \accel|t1_s2[1]~36 ;
wire \accel|t1_s2[2]~37_combout ;
wire \accel|t1_s3~2_combout ;
wire \accel|mult_inst|a_reg~2_combout ;
wire \A_i[3]~input0 ;
wire \accel|a_s1~3_combout ;
wire \B_i[3]~input0 ;
wire \accel|b_s1~3_combout ;
wire \accel|t1_s2[2]~38 ;
wire \accel|t1_s2[3]~39_combout ;
wire \accel|t1_s3~3_combout ;
wire \accel|mult_inst|a_reg~3_combout ;
wire \B_i[4]~input0 ;
wire \accel|b_s1~4_combout ;
wire \A_i[4]~input0 ;
wire \accel|a_s1~4_combout ;
wire \accel|t1_s2[3]~40 ;
wire \accel|t1_s2[4]~41_combout ;
wire \accel|t1_s3~4_combout ;
wire \accel|mult_inst|a_reg~4_combout ;
wire \A_i[5]~input0 ;
wire \accel|a_s1~5_combout ;
wire \B_i[5]~input0 ;
wire \accel|b_s1~5_combout ;
wire \accel|t1_s2[4]~42 ;
wire \accel|t1_s2[5]~43_combout ;
wire \accel|t1_s3~5_combout ;
wire \accel|mult_inst|a_reg~5_combout ;
wire \A_i[6]~input0 ;
wire \accel|a_s1~6_combout ;
wire \B_i[6]~input0 ;
wire \accel|b_s1~6_combout ;
wire \accel|t1_s2[5]~44 ;
wire \accel|t1_s2[6]~45_combout ;
wire \accel|t1_s3~6_combout ;
wire \accel|mult_inst|a_reg~6_combout ;
wire \A_i[7]~input0 ;
wire \accel|a_s1~7_combout ;
wire \B_i[7]~input0 ;
wire \accel|b_s1~7_combout ;
wire \accel|t1_s2[6]~46 ;
wire \accel|t1_s2[7]~47_combout ;
wire \accel|t1_s3~7_combout ;
wire \accel|mult_inst|a_reg~7_combout ;
wire \B_i[8]~input0 ;
wire \accel|b_s1~8_combout ;
wire \A_i[8]~input0 ;
wire \accel|a_s1~8_combout ;
wire \accel|t1_s2[7]~48 ;
wire \accel|t1_s2[8]~49_combout ;
wire \accel|t1_s3~8_combout ;
wire \accel|mult_inst|a_reg~8_combout ;
wire \B_i[9]~input0 ;
wire \accel|b_s1~9_combout ;
wire \A_i[9]~input0 ;
wire \accel|a_s1~9_combout ;
wire \accel|t1_s2[8]~50 ;
wire \accel|t1_s2[9]~51_combout ;
wire \accel|t1_s3~9_combout ;
wire \accel|mult_inst|a_reg~9_combout ;
wire \B_i[10]~input0 ;
wire \accel|b_s1~10_combout ;
wire \A_i[10]~input0 ;
wire \accel|a_s1~10_combout ;
wire \accel|t1_s2[9]~52 ;
wire \accel|t1_s2[10]~53_combout ;
wire \accel|t1_s3~10_combout ;
wire \accel|mult_inst|a_reg~10_combout ;
wire \B_i[11]~input0 ;
wire \accel|b_s1~11_combout ;
wire \A_i[11]~input0 ;
wire \accel|a_s1~11_combout ;
wire \accel|t1_s2[10]~54 ;
wire \accel|t1_s2[11]~55_combout ;
wire \accel|t1_s3~11_combout ;
wire \accel|mult_inst|a_reg~11_combout ;
wire \B_i[12]~input0 ;
wire \accel|b_s1~12_combout ;
wire \A_i[12]~input0 ;
wire \accel|a_s1~12_combout ;
wire \accel|t1_s2[11]~56 ;
wire \accel|t1_s2[12]~57_combout ;
wire \accel|t1_s3~12_combout ;
wire \accel|mult_inst|a_reg~12_combout ;
wire \A_i[13]~input0 ;
wire \accel|a_s1~13_combout ;
wire \B_i[13]~input0 ;
wire \accel|b_s1~13_combout ;
wire \accel|t1_s2[12]~58 ;
wire \accel|t1_s2[13]~59_combout ;
wire \accel|t1_s3~13_combout ;
wire \accel|mult_inst|a_reg~13_combout ;
wire \B_i[14]~input0 ;
wire \accel|b_s1~14_combout ;
wire \A_i[14]~input0 ;
wire \accel|a_s1~14_combout ;
wire \accel|t1_s2[13]~60 ;
wire \accel|t1_s2[14]~61_combout ;
wire \accel|t1_s3~14_combout ;
wire \accel|mult_inst|a_reg~14_combout ;
wire \B_i[15]~input0 ;
wire \accel|b_s1~15_combout ;
wire \A_i[15]~input0 ;
wire \accel|a_s1~15_combout ;
wire \accel|t1_s2[14]~62 ;
wire \accel|t1_s2[15]~63_combout ;
wire \accel|t1_s3~15_combout ;
wire \accel|mult_inst|a_reg~15_combout ;
wire \A_i[16]~input0 ;
wire \accel|a_s1~16_combout ;
wire \B_i[16]~input0 ;
wire \accel|b_s1~16_combout ;
wire \accel|t1_s2[15]~64 ;
wire \accel|t1_s2[16]~65_combout ;
wire \accel|t1_s3~16_combout ;
wire \accel|mult_inst|a_reg~16_combout ;
wire \B_i[17]~input0 ;
wire \accel|b_s1~17_combout ;
wire \A_i[17]~input0 ;
wire \accel|a_s1~17_combout ;
wire \accel|t1_s2[16]~66 ;
wire \accel|t1_s2[17]~67_combout ;
wire \accel|t1_s3~17_combout ;
wire \accel|mult_inst|a_reg~17_combout ;
wire \C_i[0]~input0 ;
wire \accel|c_s1~0_combout ;
wire \accel|t2_s2~31_combout ;
wire \accel|t4_s3[0]~33_combout ;
wire \accel|mult_inst|b_reg~0_combout ;
wire \C_i[1]~input0 ;
wire \accel|c_s1~1_combout ;
wire \accel|t2_s2[1]~32_combout ;
wire \accel|t4_s3[0]~34 ;
wire \accel|t4_s3[1]~35_combout ;
wire \accel|mult_inst|b_reg~1_combout ;
wire \C_i[2]~input0 ;
wire \accel|c_s1~2_combout ;
wire \accel|t2_s2[1]~33 ;
wire \accel|t2_s2[2]~34_combout ;
wire \accel|t4_s3[1]~36 ;
wire \accel|t4_s3[2]~37_combout ;
wire \accel|mult_inst|b_reg~2_combout ;
wire \C_i[3]~input0 ;
wire \accel|c_s1~3_combout ;
wire \accel|t2_s2[2]~35 ;
wire \accel|t2_s2[3]~36_combout ;
wire \accel|t4_s3[2]~38 ;
wire \accel|t4_s3[3]~39_combout ;
wire \accel|mult_inst|b_reg~3_combout ;
wire \C_i[4]~input0 ;
wire \accel|c_s1~4_combout ;
wire \accel|t2_s2[3]~37 ;
wire \accel|t2_s2[4]~38_combout ;
wire \accel|t4_s3[3]~40 ;
wire \accel|t4_s3[4]~41_combout ;
wire \accel|mult_inst|b_reg~4_combout ;
wire \C_i[5]~input0 ;
wire \accel|c_s1~5_combout ;
wire \accel|t2_s2[4]~39 ;
wire \accel|t2_s2[5]~40_combout ;
wire \accel|t4_s3[4]~42 ;
wire \accel|t4_s3[5]~43_combout ;
wire \accel|mult_inst|b_reg~5_combout ;
wire \C_i[6]~input0 ;
wire \accel|c_s1~6_combout ;
wire \accel|t2_s2[5]~41 ;
wire \accel|t2_s2[6]~42_combout ;
wire \accel|t4_s3[5]~44 ;
wire \accel|t4_s3[6]~45_combout ;
wire \accel|mult_inst|b_reg~6_combout ;
wire \C_i[7]~input0 ;
wire \accel|c_s1~7_combout ;
wire \accel|t2_s2[6]~43 ;
wire \accel|t2_s2[7]~44_combout ;
wire \accel|t4_s3[6]~46 ;
wire \accel|t4_s3[7]~47_combout ;
wire \accel|mult_inst|b_reg~7_combout ;
wire \C_i[8]~input0 ;
wire \accel|c_s1~8_combout ;
wire \accel|t2_s2[7]~45 ;
wire \accel|t2_s2[8]~46_combout ;
wire \accel|t4_s3[7]~48 ;
wire \accel|t4_s3[8]~49_combout ;
wire \accel|mult_inst|b_reg~8_combout ;
wire \C_i[9]~input0 ;
wire \accel|c_s1~9_combout ;
wire \accel|t2_s2[8]~47 ;
wire \accel|t2_s2[9]~48_combout ;
wire \accel|t4_s3[8]~50 ;
wire \accel|t4_s3[9]~51_combout ;
wire \accel|mult_inst|b_reg~9_combout ;
wire \C_i[10]~input0 ;
wire \accel|c_s1~10_combout ;
wire \accel|t2_s2[9]~49 ;
wire \accel|t2_s2[10]~50_combout ;
wire \accel|t4_s3[9]~52 ;
wire \accel|t4_s3[10]~53_combout ;
wire \accel|mult_inst|b_reg~10_combout ;
wire \C_i[11]~input0 ;
wire \accel|c_s1~11_combout ;
wire \accel|t2_s2[10]~51 ;
wire \accel|t2_s2[11]~52_combout ;
wire \accel|t4_s3[10]~54 ;
wire \accel|t4_s3[11]~55_combout ;
wire \accel|mult_inst|b_reg~11_combout ;
wire \C_i[12]~input0 ;
wire \accel|c_s1~12_combout ;
wire \accel|t2_s2[11]~53 ;
wire \accel|t2_s2[12]~54_combout ;
wire \accel|t4_s3[11]~56 ;
wire \accel|t4_s3[12]~57_combout ;
wire \accel|mult_inst|b_reg~12_combout ;
wire \C_i[13]~input0 ;
wire \accel|c_s1~13_combout ;
wire \accel|t2_s2[12]~55 ;
wire \accel|t2_s2[13]~56_combout ;
wire \accel|t4_s3[12]~58 ;
wire \accel|t4_s3[13]~59_combout ;
wire \accel|mult_inst|b_reg~13_combout ;
wire \C_i[14]~input0 ;
wire \accel|c_s1~14_combout ;
wire \accel|t2_s2[13]~57 ;
wire \accel|t2_s2[14]~58_combout ;
wire \accel|t4_s3[13]~60 ;
wire \accel|t4_s3[14]~61_combout ;
wire \accel|mult_inst|b_reg~14_combout ;
wire \C_i[15]~input0 ;
wire \accel|c_s1~15_combout ;
wire \accel|t2_s2[14]~59 ;
wire \accel|t2_s2[15]~60_combout ;
wire \accel|t4_s3[14]~62 ;
wire \accel|t4_s3[15]~63_combout ;
wire \accel|mult_inst|b_reg~15_combout ;
wire \C_i[16]~input0 ;
wire \accel|c_s1~16_combout ;
wire \accel|t2_s2[15]~61 ;
wire \accel|t2_s2[16]~62_combout ;
wire \accel|t4_s3[15]~64 ;
wire \accel|t4_s3[16]~65_combout ;
wire \accel|mult_inst|b_reg~16_combout ;
wire \C_i[17]~input0 ;
wire \accel|c_s1~17_combout ;
wire \accel|t2_s2[16]~63 ;
wire \accel|t2_s2[17]~64_combout ;
wire \accel|t4_s3[16]~66 ;
wire \accel|t4_s3[17]~67_combout ;
wire \accel|mult_inst|b_reg~17_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \accel|valid_s3~0_combout ;
wire \accel|valid_s3~q ;
wire \accel|valid_s4~0_combout ;
wire \accel|valid_s4~q ;
wire \accel|t6_s5[19]~66_combout ;
wire \accel|q_reg~0_combout ;
wire \accel|valid_s5~0_combout ;
wire \accel|valid_s5~q ;
wire \accel|q_reg[1]~1_combout ;
wire \D_i[0]~input0 ;
wire \accel|d_s1~0_combout ;
wire \accel|t3_s2~0_combout ;
wire \accel|t3_s3~0_combout ;
wire \accel|t3_s4~0_combout ;
wire \accel|t3_s4[33]~1_combout ;
wire \accel|mult_inst|p_out[2]~feeder_combout ;
wire \accel|t6_s5[2]~67_combout ;
wire \accel|q_reg~2_combout ;
wire \D_i[1]~input0 ;
wire \accel|d_s1~1_combout ;
wire \accel|t3_s2~1_combout ;
wire \accel|t3_s3~1_combout ;
wire \accel|t3_s4~2_combout ;
wire \accel|t6_s5[2]~68 ;
wire \accel|t6_s5[3]~69_combout ;
wire \accel|q_reg~3_combout ;
wire \D_i[2]~input0 ;
wire \accel|d_s1~2_combout ;
wire \accel|t3_s2~2_combout ;
wire \accel|t3_s3~2_combout ;
wire \accel|t3_s4~3_combout ;
wire \accel|t6_s5[3]~70 ;
wire \accel|t6_s5[4]~71_combout ;
wire \accel|q_reg~4_combout ;
wire \D_i[3]~input0 ;
wire \accel|d_s1~3_combout ;
wire \accel|t3_s2~3_combout ;
wire \accel|t3_s3~3_combout ;
wire \accel|t3_s4~4_combout ;
wire \accel|t6_s5[4]~72 ;
wire \accel|t6_s5[5]~73_combout ;
wire \accel|q_reg~5_combout ;
wire \D_i[4]~input0 ;
wire \accel|d_s1~4_combout ;
wire \accel|t3_s2~4_combout ;
wire \accel|t3_s3~4_combout ;
wire \accel|t3_s4~5_combout ;
wire \accel|t6_s5[5]~74 ;
wire \accel|t6_s5[6]~75_combout ;
wire \accel|q_reg~6_combout ;
wire \D_i[5]~input0 ;
wire \accel|d_s1~5_combout ;
wire \accel|t3_s2~5_combout ;
wire \accel|t3_s3~5_combout ;
wire \accel|t3_s4~6_combout ;
wire \accel|t6_s5[6]~76 ;
wire \accel|t6_s5[7]~77_combout ;
wire \accel|q_reg~7_combout ;
wire \D_i[6]~input0 ;
wire \accel|d_s1~6_combout ;
wire \accel|t3_s2~6_combout ;
wire \accel|t3_s3~6_combout ;
wire \accel|t3_s4~7_combout ;
wire \accel|t6_s5[7]~78 ;
wire \accel|t6_s5[8]~79_combout ;
wire \accel|q_reg~8_combout ;
wire \D_i[7]~input0 ;
wire \accel|d_s1~7_combout ;
wire \accel|t3_s2~7_combout ;
wire \accel|t3_s3~7_combout ;
wire \accel|t3_s4~8_combout ;
wire \accel|t6_s5[8]~80 ;
wire \accel|t6_s5[9]~81_combout ;
wire \accel|q_reg~9_combout ;
wire \D_i[8]~input0 ;
wire \accel|d_s1~8_combout ;
wire \accel|t3_s2~8_combout ;
wire \accel|t3_s3~8_combout ;
wire \accel|t3_s4~9_combout ;
wire \accel|t6_s5[9]~82 ;
wire \accel|t6_s5[10]~83_combout ;
wire \accel|q_reg~10_combout ;
wire \D_i[9]~input0 ;
wire \accel|d_s1~9_combout ;
wire \accel|t3_s2~9_combout ;
wire \accel|t3_s3~9_combout ;
wire \accel|t3_s4~10_combout ;
wire \accel|t6_s5[10]~84 ;
wire \accel|t6_s5[11]~85_combout ;
wire \accel|q_reg~11_combout ;
wire \D_i[10]~input0 ;
wire \accel|d_s1~10_combout ;
wire \accel|t3_s2~10_combout ;
wire \accel|t3_s3~10_combout ;
wire \accel|t3_s4~11_combout ;
wire \accel|t6_s5[11]~86 ;
wire \accel|t6_s5[12]~87_combout ;
wire \accel|q_reg~12_combout ;
wire \D_i[11]~input0 ;
wire \accel|d_s1~11_combout ;
wire \accel|t3_s2~11_combout ;
wire \accel|t3_s3~11_combout ;
wire \accel|t3_s4~12_combout ;
wire \accel|t6_s5[12]~88 ;
wire \accel|t6_s5[13]~89_combout ;
wire \accel|q_reg~13_combout ;
wire \D_i[12]~input0 ;
wire \accel|d_s1~12_combout ;
wire \accel|t3_s2~12_combout ;
wire \accel|t3_s3~12_combout ;
wire \accel|t3_s4~13_combout ;
wire \accel|t6_s5[13]~90 ;
wire \accel|t6_s5[14]~91_combout ;
wire \accel|q_reg~14_combout ;
wire \D_i[13]~input0 ;
wire \accel|d_s1~13_combout ;
wire \accel|t3_s2~13_combout ;
wire \accel|t3_s3~13_combout ;
wire \accel|t3_s4~14_combout ;
wire \accel|t6_s5[14]~92 ;
wire \accel|t6_s5[15]~93_combout ;
wire \accel|q_reg~15_combout ;
wire \D_i[14]~input0 ;
wire \accel|d_s1~14_combout ;
wire \accel|t3_s2~14_combout ;
wire \accel|t3_s3~14_combout ;
wire \accel|t3_s4~15_combout ;
wire \accel|t6_s5[15]~94 ;
wire \accel|t6_s5[16]~95_combout ;
wire \accel|q_reg~16_combout ;
wire \D_i[15]~input0 ;
wire \accel|d_s1~15_combout ;
wire \accel|t3_s2~15_combout ;
wire \accel|t3_s3~15_combout ;
wire \accel|t3_s4~16_combout ;
wire \accel|t6_s5[16]~96 ;
wire \accel|t6_s5[17]~97_combout ;
wire \accel|q_reg~17_combout ;
wire \C_i[18]~input0 ;
wire \accel|c_s1~18_combout ;
wire \accel|t2_s2[17]~65 ;
wire \accel|t2_s2[18]~66_combout ;
wire \accel|t4_s3[17]~68 ;
wire \accel|t4_s3[18]~69_combout ;
wire \accel|mult_inst|b_reg~18_combout ;
wire \C_i[19]~input0 ;
wire \accel|c_s1~19_combout ;
wire \accel|t2_s2[18]~67 ;
wire \accel|t2_s2[19]~68_combout ;
wire \accel|t4_s3[18]~70 ;
wire \accel|t4_s3[19]~71_combout ;
wire \accel|mult_inst|b_reg~19_combout ;
wire \C_i[20]~input0 ;
wire \accel|c_s1~20_combout ;
wire \accel|t2_s2[19]~69 ;
wire \accel|t2_s2[20]~70_combout ;
wire \accel|t4_s3[19]~72 ;
wire \accel|t4_s3[20]~73_combout ;
wire \accel|mult_inst|b_reg~20_combout ;
wire \C_i[21]~input0 ;
wire \accel|c_s1~21_combout ;
wire \accel|t2_s2[20]~71 ;
wire \accel|t2_s2[21]~72_combout ;
wire \accel|t4_s3[20]~74 ;
wire \accel|t4_s3[21]~75_combout ;
wire \accel|mult_inst|b_reg~21_combout ;
wire \C_i[22]~input0 ;
wire \accel|c_s1~22_combout ;
wire \accel|t2_s2[21]~73 ;
wire \accel|t2_s2[22]~74_combout ;
wire \accel|t4_s3[21]~76 ;
wire \accel|t4_s3[22]~77_combout ;
wire \accel|mult_inst|b_reg~22_combout ;
wire \C_i[23]~input0 ;
wire \accel|c_s1~23_combout ;
wire \accel|t2_s2[22]~75 ;
wire \accel|t2_s2[23]~76_combout ;
wire \accel|t4_s3[22]~78 ;
wire \accel|t4_s3[23]~79_combout ;
wire \accel|mult_inst|b_reg~23_combout ;
wire \C_i[24]~input0 ;
wire \accel|c_s1~24_combout ;
wire \accel|t2_s2[23]~77 ;
wire \accel|t2_s2[24]~78_combout ;
wire \accel|t4_s3[23]~80 ;
wire \accel|t4_s3[24]~81_combout ;
wire \accel|mult_inst|b_reg~24_combout ;
wire \C_i[25]~input0 ;
wire \accel|c_s1~25_combout ;
wire \accel|t2_s2[24]~79 ;
wire \accel|t2_s2[25]~80_combout ;
wire \accel|t4_s3[24]~82 ;
wire \accel|t4_s3[25]~83_combout ;
wire \accel|mult_inst|b_reg~25_combout ;
wire \C_i[26]~input0 ;
wire \accel|c_s1~26_combout ;
wire \accel|t2_s2[25]~81 ;
wire \accel|t2_s2[26]~82_combout ;
wire \accel|t4_s3[25]~84 ;
wire \accel|t4_s3[26]~85_combout ;
wire \accel|mult_inst|b_reg~26_combout ;
wire \C_i[27]~input0 ;
wire \accel|c_s1~27_combout ;
wire \accel|t2_s2[26]~83 ;
wire \accel|t2_s2[27]~84_combout ;
wire \accel|t4_s3[26]~86 ;
wire \accel|t4_s3[27]~87_combout ;
wire \accel|mult_inst|b_reg~27_combout ;
wire \C_i[28]~input0 ;
wire \accel|c_s1~28_combout ;
wire \accel|t2_s2[27]~85 ;
wire \accel|t2_s2[28]~86_combout ;
wire \accel|t4_s3[27]~88 ;
wire \accel|t4_s3[28]~89_combout ;
wire \accel|mult_inst|b_reg~28_combout ;
wire \C_i[29]~input0 ;
wire \accel|c_s1~29_combout ;
wire \accel|t2_s2[28]~87 ;
wire \accel|t2_s2[29]~88_combout ;
wire \accel|t4_s3[28]~90 ;
wire \accel|t4_s3[29]~91_combout ;
wire \accel|mult_inst|b_reg~29_combout ;
wire \C_i[30]~input0 ;
wire \accel|c_s1~30_combout ;
wire \accel|t2_s2[29]~89 ;
wire \accel|t2_s2[30]~90_combout ;
wire \accel|t4_s3[29]~92 ;
wire \accel|t4_s3[30]~93_combout ;
wire \accel|mult_inst|b_reg~30_combout ;
wire \C_i[31]~input0 ;
wire \accel|c_s1~31_combout ;
wire \accel|t2_s2[30]~91 ;
wire \accel|t2_s2[31]~92_combout ;
wire \accel|t4_s3[30]~94 ;
wire \accel|t4_s3[31]~95_combout ;
wire \accel|mult_inst|b_reg~31_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~dataout ;
wire \A_i[18]~input0 ;
wire \accel|a_s1~18_combout ;
wire \B_i[18]~input0 ;
wire \accel|b_s1~18_combout ;
wire \accel|t1_s2[17]~68 ;
wire \accel|t1_s2[18]~69_combout ;
wire \accel|t1_s3~18_combout ;
wire \accel|mult_inst|a_reg~18_combout ;
wire \B_i[19]~input0 ;
wire \accel|b_s1~19_combout ;
wire \A_i[19]~input0 ;
wire \accel|a_s1~19_combout ;
wire \accel|t1_s2[18]~70 ;
wire \accel|t1_s2[19]~71_combout ;
wire \accel|t1_s3~19_combout ;
wire \accel|mult_inst|a_reg~19_combout ;
wire \B_i[20]~input0 ;
wire \accel|b_s1~20_combout ;
wire \A_i[20]~input0 ;
wire \accel|a_s1~20_combout ;
wire \accel|t1_s2[19]~72 ;
wire \accel|t1_s2[20]~73_combout ;
wire \accel|t1_s3~20_combout ;
wire \accel|mult_inst|a_reg~20_combout ;
wire \B_i[21]~input0 ;
wire \accel|b_s1~21_combout ;
wire \A_i[21]~input0 ;
wire \accel|a_s1~21_combout ;
wire \accel|t1_s2[20]~74 ;
wire \accel|t1_s2[21]~75_combout ;
wire \accel|t1_s3~21_combout ;
wire \accel|mult_inst|a_reg~21_combout ;
wire \A_i[22]~input0 ;
wire \accel|a_s1~22_combout ;
wire \B_i[22]~input0 ;
wire \accel|b_s1~22_combout ;
wire \accel|t1_s2[21]~76 ;
wire \accel|t1_s2[22]~77_combout ;
wire \accel|t1_s3~22_combout ;
wire \accel|mult_inst|a_reg~22_combout ;
wire \B_i[23]~input0 ;
wire \accel|b_s1~23_combout ;
wire \A_i[23]~input0 ;
wire \accel|a_s1~23_combout ;
wire \accel|t1_s2[22]~78 ;
wire \accel|t1_s2[23]~79_combout ;
wire \accel|t1_s3~23_combout ;
wire \accel|mult_inst|a_reg~23_combout ;
wire \A_i[24]~input0 ;
wire \accel|a_s1~24_combout ;
wire \B_i[24]~input0 ;
wire \accel|b_s1~24_combout ;
wire \accel|t1_s2[23]~80 ;
wire \accel|t1_s2[24]~81_combout ;
wire \accel|t1_s3~24_combout ;
wire \accel|mult_inst|a_reg~24_combout ;
wire \B_i[25]~input0 ;
wire \accel|b_s1~25_combout ;
wire \A_i[25]~input0 ;
wire \accel|a_s1~25_combout ;
wire \accel|t1_s2[24]~82 ;
wire \accel|t1_s2[25]~83_combout ;
wire \accel|t1_s3~25_combout ;
wire \accel|mult_inst|a_reg~25_combout ;
wire \A_i[26]~input0 ;
wire \accel|a_s1~26_combout ;
wire \B_i[26]~input0 ;
wire \accel|b_s1~26_combout ;
wire \accel|t1_s2[25]~84 ;
wire \accel|t1_s2[26]~85_combout ;
wire \accel|t1_s3~26_combout ;
wire \accel|mult_inst|a_reg~26_combout ;
wire \B_i[27]~input0 ;
wire \accel|b_s1~27_combout ;
wire \A_i[27]~input0 ;
wire \accel|a_s1~27_combout ;
wire \accel|t1_s2[26]~86 ;
wire \accel|t1_s2[27]~87_combout ;
wire \accel|t1_s3~27_combout ;
wire \accel|mult_inst|a_reg~27_combout ;
wire \A_i[28]~input0 ;
wire \accel|a_s1~28_combout ;
wire \B_i[28]~input0 ;
wire \accel|b_s1~28_combout ;
wire \accel|t1_s2[27]~88 ;
wire \accel|t1_s2[28]~89_combout ;
wire \accel|t1_s3~28_combout ;
wire \accel|mult_inst|a_reg~28_combout ;
wire \B_i[29]~input0 ;
wire \accel|b_s1~29_combout ;
wire \A_i[29]~input0 ;
wire \accel|a_s1~29_combout ;
wire \accel|t1_s2[28]~90 ;
wire \accel|t1_s2[29]~91_combout ;
wire \accel|t1_s3~29_combout ;
wire \accel|mult_inst|a_reg~29_combout ;
wire \B_i[30]~input0 ;
wire \accel|b_s1~30_combout ;
wire \A_i[30]~input0 ;
wire \accel|a_s1~30_combout ;
wire \accel|t1_s2[29]~92 ;
wire \accel|t1_s2[30]~93_combout ;
wire \accel|t1_s3~30_combout ;
wire \accel|mult_inst|a_reg~30_combout ;
wire \A_i[31]~input0 ;
wire \accel|a_s1~31_combout ;
wire \B_i[31]~input0 ;
wire \accel|b_s1~31_combout ;
wire \accel|t1_s2[30]~94 ;
wire \accel|t1_s2[31]~95_combout ;
wire \accel|t1_s3~31_combout ;
wire \accel|mult_inst|a_reg~31_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~0_combout ;
wire \D_i[16]~input0 ;
wire \accel|d_s1~16_combout ;
wire \accel|t3_s2~16_combout ;
wire \accel|t3_s3~16_combout ;
wire \accel|t3_s4~17_combout ;
wire \accel|t6_s5[17]~98 ;
wire \accel|t6_s5[18]~99_combout ;
wire \accel|q_reg~18_combout ;
wire \D_i[17]~input0 ;
wire \accel|d_s1~17_combout ;
wire \accel|t3_s2~17_combout ;
wire \accel|t3_s3~17_combout ;
wire \accel|t3_s4~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~1 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~2_combout ;
wire \accel|t6_s5[18]~100 ;
wire \accel|t6_s5[19]~101_combout ;
wire \accel|q_reg~19_combout ;
wire \D_i[18]~input0 ;
wire \accel|d_s1~18_combout ;
wire \accel|t3_s2~18_combout ;
wire \accel|t3_s3~18_combout ;
wire \accel|t3_s4~19_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~3 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~4_combout ;
wire \accel|t6_s5[19]~102 ;
wire \accel|t6_s5[20]~103_combout ;
wire \accel|q_reg~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~5 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~6_combout ;
wire \D_i[19]~input0 ;
wire \accel|d_s1~19_combout ;
wire \accel|t3_s2~19_combout ;
wire \accel|t3_s3~19_combout ;
wire \accel|t3_s4~20_combout ;
wire \accel|t6_s5[20]~104 ;
wire \accel|t6_s5[21]~105_combout ;
wire \accel|q_reg~21_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~7 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~8_combout ;
wire \D_i[20]~input0 ;
wire \accel|d_s1~20_combout ;
wire \accel|t3_s2~20_combout ;
wire \accel|t3_s3~20_combout ;
wire \accel|t3_s4~21_combout ;
wire \accel|t6_s5[21]~106 ;
wire \accel|t6_s5[22]~107_combout ;
wire \accel|q_reg~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~9 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~10_combout ;
wire \D_i[21]~input0 ;
wire \accel|d_s1~21_combout ;
wire \accel|t3_s2~21_combout ;
wire \accel|t3_s3~21_combout ;
wire \accel|t3_s4~22_combout ;
wire \accel|t6_s5[22]~108 ;
wire \accel|t6_s5[23]~109_combout ;
wire \accel|q_reg~23_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~11 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~12_combout ;
wire \D_i[22]~input0 ;
wire \accel|d_s1~22_combout ;
wire \accel|t3_s2~22_combout ;
wire \accel|t3_s3~22_combout ;
wire \accel|t3_s4~23_combout ;
wire \accel|t6_s5[23]~110 ;
wire \accel|t6_s5[24]~111_combout ;
wire \accel|q_reg~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~13 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~14_combout ;
wire \D_i[23]~input0 ;
wire \accel|d_s1~23_combout ;
wire \accel|t3_s2~23_combout ;
wire \accel|t3_s3~23_combout ;
wire \accel|t3_s4~24_combout ;
wire \accel|t6_s5[24]~112 ;
wire \accel|t6_s5[25]~113_combout ;
wire \accel|q_reg~25_combout ;
wire \D_i[24]~input0 ;
wire \accel|d_s1~24_combout ;
wire \accel|t3_s2~24_combout ;
wire \accel|t3_s3~24_combout ;
wire \accel|t3_s4~25_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~15 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~16_combout ;
wire \accel|t6_s5[25]~114 ;
wire \accel|t6_s5[26]~115_combout ;
wire \accel|q_reg~26_combout ;
wire \D_i[25]~input0 ;
wire \accel|d_s1~25_combout ;
wire \accel|t3_s2~25_combout ;
wire \accel|t3_s3~25_combout ;
wire \accel|t3_s4~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~17 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~18_combout ;
wire \accel|t6_s5[26]~116 ;
wire \accel|t6_s5[27]~117_combout ;
wire \accel|q_reg~27_combout ;
wire \D_i[26]~input0 ;
wire \accel|d_s1~26_combout ;
wire \accel|t3_s2~26_combout ;
wire \accel|t3_s3~26_combout ;
wire \accel|t3_s4~27_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~19 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~20_combout ;
wire \accel|t6_s5[27]~118 ;
wire \accel|t6_s5[28]~119_combout ;
wire \accel|q_reg~28_combout ;
wire \D_i[27]~input0 ;
wire \accel|d_s1~27_combout ;
wire \accel|t3_s2~27_combout ;
wire \accel|t3_s3~27_combout ;
wire \accel|t3_s4~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~21 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~22_combout ;
wire \accel|t6_s5[28]~120 ;
wire \accel|t6_s5[29]~121_combout ;
wire \accel|q_reg~29_combout ;
wire \D_i[28]~input0 ;
wire \accel|d_s1~28_combout ;
wire \accel|t3_s2~28_combout ;
wire \accel|t3_s3~28_combout ;
wire \accel|t3_s4~29_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~23 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~24_combout ;
wire \accel|t6_s5[29]~122 ;
wire \accel|t6_s5[30]~123_combout ;
wire \accel|q_reg~30_combout ;
wire \D_i[29]~input0 ;
wire \accel|d_s1~29_combout ;
wire \accel|t3_s2~29_combout ;
wire \accel|t3_s3~29_combout ;
wire \accel|t3_s4~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~25 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~26_combout ;
wire \accel|t6_s5[30]~124 ;
wire \accel|t6_s5[31]~125_combout ;
wire \accel|q_reg~31_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~27 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~28_combout ;
wire \D_i[30]~input0 ;
wire \accel|d_s1~30_combout ;
wire \accel|t3_s2~30_combout ;
wire \accel|t3_s3~30_combout ;
wire \accel|t3_s4~31_combout ;
wire \accel|t6_s5[31]~126 ;
wire \accel|t6_s5[32]~127_combout ;
wire \accel|q_reg~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~29 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~30_combout ;
wire \D_i[31]~input0 ;
wire \accel|d_s1~31_combout ;
wire \accel|t3_s2~31_combout ;
wire \accel|t3_s3~31_combout ;
wire \accel|t3_s4~32_combout ;
wire \accel|t6_s5[32]~128 ;
wire \accel|t6_s5[33]~129_combout ;
wire \accel|q_reg~33_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~31 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~32_combout ;
wire \accel|t6_s5[33]~130 ;
wire \accel|t6_s5[34]~131_combout ;
wire \accel|q_reg~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~33 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~34_combout ;
wire \accel|t6_s5[34]~132 ;
wire \accel|t6_s5[35]~133_combout ;
wire \accel|q_reg~35_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~35 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~36_combout ;
wire \accel|t6_s5[35]~134 ;
wire \accel|t6_s5[36]~135_combout ;
wire \accel|q_reg~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~37 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~38_combout ;
wire \accel|t6_s5[36]~136 ;
wire \accel|t6_s5[37]~137_combout ;
wire \accel|q_reg~37_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~39 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~40_combout ;
wire \accel|t6_s5[37]~138 ;
wire \accel|t6_s5[38]~139_combout ;
wire \accel|q_reg~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~41 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~42_combout ;
wire \accel|t6_s5[38]~140 ;
wire \accel|t6_s5[39]~141_combout ;
wire \accel|q_reg~39_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~43 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~44_combout ;
wire \accel|t6_s5[39]~142 ;
wire \accel|t6_s5[40]~143_combout ;
wire \accel|q_reg~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~45 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~46_combout ;
wire \accel|t6_s5[40]~144 ;
wire \accel|t6_s5[41]~145_combout ;
wire \accel|q_reg~41_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~47 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~48_combout ;
wire \accel|t6_s5[41]~146 ;
wire \accel|t6_s5[42]~147_combout ;
wire \accel|q_reg~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~49 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~50_combout ;
wire \accel|t6_s5[42]~148 ;
wire \accel|t6_s5[43]~149_combout ;
wire \accel|q_reg~43_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~51 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~52_combout ;
wire \accel|t6_s5[43]~150 ;
wire \accel|t6_s5[44]~151_combout ;
wire \accel|q_reg~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~53 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~54_combout ;
wire \accel|t6_s5[44]~152 ;
wire \accel|t6_s5[45]~153_combout ;
wire \accel|q_reg~45_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~55 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~56_combout ;
wire \accel|t6_s5[45]~154 ;
wire \accel|t6_s5[46]~155_combout ;
wire \accel|q_reg~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~57 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~58_combout ;
wire \accel|t6_s5[46]~156 ;
wire \accel|t6_s5[47]~157_combout ;
wire \accel|q_reg~47_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~59 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~60_combout ;
wire \accel|t6_s5[47]~158 ;
wire \accel|t6_s5[48]~159_combout ;
wire \accel|q_reg~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~61 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~62_combout ;
wire \accel|t6_s5[48]~160 ;
wire \accel|t6_s5[49]~161_combout ;
wire \accel|q_reg~49_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~63 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~64_combout ;
wire \accel|t6_s5[49]~162 ;
wire \accel|t6_s5[50]~163_combout ;
wire \accel|q_reg~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~65 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~66_combout ;
wire \accel|t6_s5[50]~164 ;
wire \accel|t6_s5[51]~165_combout ;
wire \accel|q_reg~51_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~67 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~68_combout ;
wire \accel|t6_s5[51]~166 ;
wire \accel|t6_s5[52]~167_combout ;
wire \accel|q_reg~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~69 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~70_combout ;
wire \accel|t6_s5[52]~168 ;
wire \accel|t6_s5[53]~169_combout ;
wire \accel|q_reg~53_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~71 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~72_combout ;
wire \accel|t6_s5[53]~170 ;
wire \accel|t6_s5[54]~171_combout ;
wire \accel|q_reg~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~73 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~74_combout ;
wire \accel|t6_s5[54]~172 ;
wire \accel|t6_s5[55]~173_combout ;
wire \accel|q_reg~55_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~75 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~76_combout ;
wire \accel|t6_s5[55]~174 ;
wire \accel|t6_s5[56]~175_combout ;
wire \accel|q_reg~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~77 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~78_combout ;
wire \accel|t6_s5[56]~176 ;
wire \accel|t6_s5[57]~177_combout ;
wire \accel|q_reg~57_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~79 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~80_combout ;
wire \accel|t6_s5[57]~178 ;
wire \accel|t6_s5[58]~179_combout ;
wire \accel|q_reg~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~81 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~82_combout ;
wire \accel|t6_s5[58]~180 ;
wire \accel|t6_s5[59]~181_combout ;
wire \accel|q_reg~59_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~83 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~84_combout ;
wire \accel|t6_s5[59]~182 ;
wire \accel|t6_s5[60]~183_combout ;
wire \accel|q_reg~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~85 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~86_combout ;
wire \accel|t6_s5[60]~184 ;
wire \accel|t6_s5[61]~185_combout ;
wire \accel|q_reg~61_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~87 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~88_combout ;
wire \accel|t6_s5[61]~186 ;
wire \accel|t6_s5[62]~187_combout ;
wire \accel|q_reg~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add9_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~89 ;
wire \accel|mult_inst|Mult0|auto_generated|op_1~90_combout ;
wire \accel|t6_s5[62]~188 ;
wire \accel|t6_s5[63]~189_combout ;
wire \accel|q_reg~63_combout ;
wire \accel|t6_s5[63]~190 ;
wire \accel|t6_s5[64]~191_combout ;
wire \accel|q_reg~64_combout ;
wire [66:0] \accel|q_reg ;
wire [67:0] \accel|t6_s5 ;
wire [33:0] \accel|t3_s4 ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [33:0] \accel|t3_s2 ;
wire [64:0] \accel|mult_inst|Mult0|auto_generated|w569w ;
wire [31:0] \accel|a_s1 ;
wire [63:0] \accel|mult_inst|p_out ;
wire [34:0] \accel|t4_s3 ;
wire [31:0] \accel|t1_s2 ;
wire [33:0] \accel|t2_s2 ;
wire [33:0] \accel|t3_s3 ;
wire [31:0] \accel|d_s1 ;
wire [31:0] \accel|t1_s3 ;
wire [31:0] \accel|b_s1 ;
wire [31:0] \accel|c_s1 ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \accel|mult_inst|Mult0|auto_generated|w569w [0] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|w569w [1] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|w569w [2] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|w569w [3] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|w569w [4] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|w569w [5] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|w569w [6] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|w569w [7] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|w569w [8] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|w569w [9] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|w569w [10] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|w569w [11] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|w569w [12] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|w569w [13] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|w569w [14] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|w569w [15] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|w569w [16] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|w569w [17] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out4~0  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~1  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~2  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~3  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out6~0  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~1  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~2  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~3  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out8~0  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~1  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~2  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~3  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~4  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~5  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~6  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~7  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

// Location: LCCOMB_X25_Y10_N8
cycloneive_io_obuf \Q_o[0]~output (
	.i(\accel|q_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[0]),
	.obar());
// synopsys translate_off
defparam \Q_o[0]~output .bus_hold = "false";
defparam \Q_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_io_obuf \Q_o[1]~output (
	.i(\accel|q_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[1]),
	.obar());
// synopsys translate_off
defparam \Q_o[1]~output .bus_hold = "false";
defparam \Q_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_io_obuf \Q_o[2]~output (
	.i(\accel|q_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[2]),
	.obar());
// synopsys translate_off
defparam \Q_o[2]~output .bus_hold = "false";
defparam \Q_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_io_obuf \Q_o[3]~output (
	.i(\accel|q_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[3]),
	.obar());
// synopsys translate_off
defparam \Q_o[3]~output .bus_hold = "false";
defparam \Q_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_io_obuf \Q_o[4]~output (
	.i(\accel|q_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[4]),
	.obar());
// synopsys translate_off
defparam \Q_o[4]~output .bus_hold = "false";
defparam \Q_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_io_obuf \Q_o[5]~output (
	.i(\accel|q_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[5]),
	.obar());
// synopsys translate_off
defparam \Q_o[5]~output .bus_hold = "false";
defparam \Q_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_io_obuf \Q_o[6]~output (
	.i(\accel|q_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[6]),
	.obar());
// synopsys translate_off
defparam \Q_o[6]~output .bus_hold = "false";
defparam \Q_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_io_obuf \Q_o[7]~output (
	.i(\accel|q_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[7]),
	.obar());
// synopsys translate_off
defparam \Q_o[7]~output .bus_hold = "false";
defparam \Q_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_io_obuf \Q_o[8]~output (
	.i(\accel|q_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[8]),
	.obar());
// synopsys translate_off
defparam \Q_o[8]~output .bus_hold = "false";
defparam \Q_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_io_obuf \Q_o[9]~output (
	.i(\accel|q_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[9]),
	.obar());
// synopsys translate_off
defparam \Q_o[9]~output .bus_hold = "false";
defparam \Q_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_io_obuf \Q_o[10]~output (
	.i(\accel|q_reg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[10]),
	.obar());
// synopsys translate_off
defparam \Q_o[10]~output .bus_hold = "false";
defparam \Q_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_io_obuf \Q_o[11]~output (
	.i(\accel|q_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[11]),
	.obar());
// synopsys translate_off
defparam \Q_o[11]~output .bus_hold = "false";
defparam \Q_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_io_obuf \Q_o[12]~output (
	.i(\accel|q_reg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[12]),
	.obar());
// synopsys translate_off
defparam \Q_o[12]~output .bus_hold = "false";
defparam \Q_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_io_obuf \Q_o[13]~output (
	.i(\accel|q_reg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[13]),
	.obar());
// synopsys translate_off
defparam \Q_o[13]~output .bus_hold = "false";
defparam \Q_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_io_obuf \Q_o[14]~output (
	.i(\accel|q_reg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[14]),
	.obar());
// synopsys translate_off
defparam \Q_o[14]~output .bus_hold = "false";
defparam \Q_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_io_obuf \Q_o[15]~output (
	.i(\accel|q_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[15]),
	.obar());
// synopsys translate_off
defparam \Q_o[15]~output .bus_hold = "false";
defparam \Q_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_io_obuf \Q_o[16]~output (
	.i(\accel|q_reg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[16]),
	.obar());
// synopsys translate_off
defparam \Q_o[16]~output .bus_hold = "false";
defparam \Q_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_io_obuf \Q_o[17]~output (
	.i(\accel|q_reg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[17]),
	.obar());
// synopsys translate_off
defparam \Q_o[17]~output .bus_hold = "false";
defparam \Q_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_io_obuf \Q_o[18]~output (
	.i(\accel|q_reg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[18]),
	.obar());
// synopsys translate_off
defparam \Q_o[18]~output .bus_hold = "false";
defparam \Q_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_io_obuf \Q_o[19]~output (
	.i(\accel|q_reg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[19]),
	.obar());
// synopsys translate_off
defparam \Q_o[19]~output .bus_hold = "false";
defparam \Q_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_io_obuf \Q_o[20]~output (
	.i(\accel|q_reg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[20]),
	.obar());
// synopsys translate_off
defparam \Q_o[20]~output .bus_hold = "false";
defparam \Q_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_io_obuf \Q_o[21]~output (
	.i(\accel|q_reg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[21]),
	.obar());
// synopsys translate_off
defparam \Q_o[21]~output .bus_hold = "false";
defparam \Q_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_io_obuf \Q_o[22]~output (
	.i(\accel|q_reg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[22]),
	.obar());
// synopsys translate_off
defparam \Q_o[22]~output .bus_hold = "false";
defparam \Q_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_io_obuf \Q_o[23]~output (
	.i(\accel|q_reg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[23]),
	.obar());
// synopsys translate_off
defparam \Q_o[23]~output .bus_hold = "false";
defparam \Q_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_io_obuf \Q_o[24]~output (
	.i(\accel|q_reg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[24]),
	.obar());
// synopsys translate_off
defparam \Q_o[24]~output .bus_hold = "false";
defparam \Q_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_io_obuf \Q_o[25]~output (
	.i(\accel|q_reg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[25]),
	.obar());
// synopsys translate_off
defparam \Q_o[25]~output .bus_hold = "false";
defparam \Q_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_io_obuf \Q_o[26]~output (
	.i(\accel|q_reg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[26]),
	.obar());
// synopsys translate_off
defparam \Q_o[26]~output .bus_hold = "false";
defparam \Q_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_io_obuf \Q_o[27]~output (
	.i(\accel|q_reg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[27]),
	.obar());
// synopsys translate_off
defparam \Q_o[27]~output .bus_hold = "false";
defparam \Q_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_io_obuf \Q_o[28]~output (
	.i(\accel|q_reg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[28]),
	.obar());
// synopsys translate_off
defparam \Q_o[28]~output .bus_hold = "false";
defparam \Q_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_io_obuf \Q_o[29]~output (
	.i(\accel|q_reg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[29]),
	.obar());
// synopsys translate_off
defparam \Q_o[29]~output .bus_hold = "false";
defparam \Q_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_io_obuf \Q_o[30]~output (
	.i(\accel|q_reg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[30]),
	.obar());
// synopsys translate_off
defparam \Q_o[30]~output .bus_hold = "false";
defparam \Q_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_io_obuf \Q_o[31]~output (
	.i(\accel|q_reg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[31]),
	.obar());
// synopsys translate_off
defparam \Q_o[31]~output .bus_hold = "false";
defparam \Q_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_io_obuf \Q_o[32]~output (
	.i(\accel|q_reg [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[32]),
	.obar());
// synopsys translate_off
defparam \Q_o[32]~output .bus_hold = "false";
defparam \Q_o[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_io_obuf \Q_o[33]~output (
	.i(\accel|q_reg [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[33]),
	.obar());
// synopsys translate_off
defparam \Q_o[33]~output .bus_hold = "false";
defparam \Q_o[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_io_obuf \Q_o[34]~output (
	.i(\accel|q_reg [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[34]),
	.obar());
// synopsys translate_off
defparam \Q_o[34]~output .bus_hold = "false";
defparam \Q_o[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_io_obuf \Q_o[35]~output (
	.i(\accel|q_reg [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[35]),
	.obar());
// synopsys translate_off
defparam \Q_o[35]~output .bus_hold = "false";
defparam \Q_o[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_io_obuf \Q_o[36]~output (
	.i(\accel|q_reg [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[36]),
	.obar());
// synopsys translate_off
defparam \Q_o[36]~output .bus_hold = "false";
defparam \Q_o[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_io_obuf \Q_o[37]~output (
	.i(\accel|q_reg [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[37]),
	.obar());
// synopsys translate_off
defparam \Q_o[37]~output .bus_hold = "false";
defparam \Q_o[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_io_obuf \Q_o[38]~output (
	.i(\accel|q_reg [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[38]),
	.obar());
// synopsys translate_off
defparam \Q_o[38]~output .bus_hold = "false";
defparam \Q_o[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_io_obuf \Q_o[39]~output (
	.i(\accel|q_reg [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[39]),
	.obar());
// synopsys translate_off
defparam \Q_o[39]~output .bus_hold = "false";
defparam \Q_o[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_io_obuf \Q_o[40]~output (
	.i(\accel|q_reg [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[40]),
	.obar());
// synopsys translate_off
defparam \Q_o[40]~output .bus_hold = "false";
defparam \Q_o[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_io_obuf \Q_o[41]~output (
	.i(\accel|q_reg [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[41]),
	.obar());
// synopsys translate_off
defparam \Q_o[41]~output .bus_hold = "false";
defparam \Q_o[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_io_obuf \Q_o[42]~output (
	.i(\accel|q_reg [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[42]),
	.obar());
// synopsys translate_off
defparam \Q_o[42]~output .bus_hold = "false";
defparam \Q_o[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_io_obuf \Q_o[43]~output (
	.i(\accel|q_reg [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[43]),
	.obar());
// synopsys translate_off
defparam \Q_o[43]~output .bus_hold = "false";
defparam \Q_o[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_io_obuf \Q_o[44]~output (
	.i(\accel|q_reg [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[44]),
	.obar());
// synopsys translate_off
defparam \Q_o[44]~output .bus_hold = "false";
defparam \Q_o[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_io_obuf \Q_o[45]~output (
	.i(\accel|q_reg [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[45]),
	.obar());
// synopsys translate_off
defparam \Q_o[45]~output .bus_hold = "false";
defparam \Q_o[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_io_obuf \Q_o[46]~output (
	.i(\accel|q_reg [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[46]),
	.obar());
// synopsys translate_off
defparam \Q_o[46]~output .bus_hold = "false";
defparam \Q_o[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_io_obuf \Q_o[47]~output (
	.i(\accel|q_reg [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[47]),
	.obar());
// synopsys translate_off
defparam \Q_o[47]~output .bus_hold = "false";
defparam \Q_o[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_io_obuf \Q_o[48]~output (
	.i(\accel|q_reg [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[48]),
	.obar());
// synopsys translate_off
defparam \Q_o[48]~output .bus_hold = "false";
defparam \Q_o[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_io_obuf \Q_o[49]~output (
	.i(\accel|q_reg [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[49]),
	.obar());
// synopsys translate_off
defparam \Q_o[49]~output .bus_hold = "false";
defparam \Q_o[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_io_obuf \Q_o[50]~output (
	.i(\accel|q_reg [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[50]),
	.obar());
// synopsys translate_off
defparam \Q_o[50]~output .bus_hold = "false";
defparam \Q_o[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_io_obuf \Q_o[51]~output (
	.i(\accel|q_reg [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[51]),
	.obar());
// synopsys translate_off
defparam \Q_o[51]~output .bus_hold = "false";
defparam \Q_o[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_io_obuf \Q_o[52]~output (
	.i(\accel|q_reg [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[52]),
	.obar());
// synopsys translate_off
defparam \Q_o[52]~output .bus_hold = "false";
defparam \Q_o[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_io_obuf \Q_o[53]~output (
	.i(\accel|q_reg [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[53]),
	.obar());
// synopsys translate_off
defparam \Q_o[53]~output .bus_hold = "false";
defparam \Q_o[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_io_obuf \Q_o[54]~output (
	.i(\accel|q_reg [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[54]),
	.obar());
// synopsys translate_off
defparam \Q_o[54]~output .bus_hold = "false";
defparam \Q_o[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_io_obuf \Q_o[55]~output (
	.i(\accel|q_reg [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[55]),
	.obar());
// synopsys translate_off
defparam \Q_o[55]~output .bus_hold = "false";
defparam \Q_o[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_io_obuf \Q_o[56]~output (
	.i(\accel|q_reg [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[56]),
	.obar());
// synopsys translate_off
defparam \Q_o[56]~output .bus_hold = "false";
defparam \Q_o[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_io_obuf \Q_o[57]~output (
	.i(\accel|q_reg [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[57]),
	.obar());
// synopsys translate_off
defparam \Q_o[57]~output .bus_hold = "false";
defparam \Q_o[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_io_obuf \Q_o[58]~output (
	.i(\accel|q_reg [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[58]),
	.obar());
// synopsys translate_off
defparam \Q_o[58]~output .bus_hold = "false";
defparam \Q_o[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_io_obuf \Q_o[59]~output (
	.i(\accel|q_reg [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[59]),
	.obar());
// synopsys translate_off
defparam \Q_o[59]~output .bus_hold = "false";
defparam \Q_o[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_io_obuf \Q_o[60]~output (
	.i(\accel|q_reg [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[60]),
	.obar());
// synopsys translate_off
defparam \Q_o[60]~output .bus_hold = "false";
defparam \Q_o[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_io_obuf \Q_o[61]~output (
	.i(\accel|q_reg [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[61]),
	.obar());
// synopsys translate_off
defparam \Q_o[61]~output .bus_hold = "false";
defparam \Q_o[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_io_obuf \Q_o[62]~output (
	.i(\accel|q_reg [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[62]),
	.obar());
// synopsys translate_off
defparam \Q_o[62]~output .bus_hold = "false";
defparam \Q_o[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_io_obuf \Q_o[63]~output (
	.i(\accel|q_reg [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[63]),
	.obar());
// synopsys translate_off
defparam \Q_o[63]~output .bus_hold = "false";
defparam \Q_o[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneive_io_obuf \Q_o[64]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[64]),
	.obar());
// synopsys translate_off
defparam \Q_o[64]~output .bus_hold = "false";
defparam \Q_o[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_io_obuf \Q_o[65]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[65]),
	.obar());
// synopsys translate_off
defparam \Q_o[65]~output .bus_hold = "false";
defparam \Q_o[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_io_obuf \Q_o[66]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[66]),
	.obar());
// synopsys translate_off
defparam \Q_o[66]~output .bus_hold = "false";
defparam \Q_o[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_io_obuf \Q_o[67]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[67]),
	.obar());
// synopsys translate_off
defparam \Q_o[67]~output .bus_hold = "false";
defparam \Q_o[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N4
cycloneive_io_obuf \Q_o[68]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[68]),
	.obar());
// synopsys translate_off
defparam \Q_o[68]~output .bus_hold = "false";
defparam \Q_o[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N0
cycloneive_io_obuf \Q_o[69]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[69]),
	.obar());
// synopsys translate_off
defparam \Q_o[69]~output .bus_hold = "false";
defparam \Q_o[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y3_N0
cycloneive_io_obuf \Q_o[70]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[70]),
	.obar());
// synopsys translate_off
defparam \Q_o[70]~output .bus_hold = "false";
defparam \Q_o[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_io_obuf \Q_o[71]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[71]),
	.obar());
// synopsys translate_off
defparam \Q_o[71]~output .bus_hold = "false";
defparam \Q_o[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_io_obuf \Q_o[72]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[72]),
	.obar());
// synopsys translate_off
defparam \Q_o[72]~output .bus_hold = "false";
defparam \Q_o[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_io_obuf \Q_o[73]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[73]),
	.obar());
// synopsys translate_off
defparam \Q_o[73]~output .bus_hold = "false";
defparam \Q_o[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_io_obuf \Q_o[74]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[74]),
	.obar());
// synopsys translate_off
defparam \Q_o[74]~output .bus_hold = "false";
defparam \Q_o[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_io_obuf \Q_o[75]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[75]),
	.obar());
// synopsys translate_off
defparam \Q_o[75]~output .bus_hold = "false";
defparam \Q_o[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_io_obuf \Q_o[76]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[76]),
	.obar());
// synopsys translate_off
defparam \Q_o[76]~output .bus_hold = "false";
defparam \Q_o[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_io_obuf \Q_o[77]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[77]),
	.obar());
// synopsys translate_off
defparam \Q_o[77]~output .bus_hold = "false";
defparam \Q_o[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N0
cycloneive_io_obuf \Q_o[78]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[78]),
	.obar());
// synopsys translate_off
defparam \Q_o[78]~output .bus_hold = "false";
defparam \Q_o[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
cycloneive_io_obuf \Q_o[79]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[79]),
	.obar());
// synopsys translate_off
defparam \Q_o[79]~output .bus_hold = "false";
defparam \Q_o[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
cycloneive_io_obuf \Q_o[80]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[80]),
	.obar());
// synopsys translate_off
defparam \Q_o[80]~output .bus_hold = "false";
defparam \Q_o[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_io_obuf \Q_o[81]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[81]),
	.obar());
// synopsys translate_off
defparam \Q_o[81]~output .bus_hold = "false";
defparam \Q_o[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_io_obuf \Q_o[82]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[82]),
	.obar());
// synopsys translate_off
defparam \Q_o[82]~output .bus_hold = "false";
defparam \Q_o[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N2
cycloneive_io_obuf \Q_o[83]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[83]),
	.obar());
// synopsys translate_off
defparam \Q_o[83]~output .bus_hold = "false";
defparam \Q_o[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
cycloneive_io_obuf \Q_o[84]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[84]),
	.obar());
// synopsys translate_off
defparam \Q_o[84]~output .bus_hold = "false";
defparam \Q_o[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
cycloneive_io_obuf \Q_o[85]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[85]),
	.obar());
// synopsys translate_off
defparam \Q_o[85]~output .bus_hold = "false";
defparam \Q_o[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_io_obuf \Q_o[86]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[86]),
	.obar());
// synopsys translate_off
defparam \Q_o[86]~output .bus_hold = "false";
defparam \Q_o[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_io_obuf \Q_o[87]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[87]),
	.obar());
// synopsys translate_off
defparam \Q_o[87]~output .bus_hold = "false";
defparam \Q_o[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_io_obuf \Q_o[88]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[88]),
	.obar());
// synopsys translate_off
defparam \Q_o[88]~output .bus_hold = "false";
defparam \Q_o[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N0
cycloneive_io_obuf \Q_o[89]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[89]),
	.obar());
// synopsys translate_off
defparam \Q_o[89]~output .bus_hold = "false";
defparam \Q_o[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N0
cycloneive_io_obuf \Q_o[90]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[90]),
	.obar());
// synopsys translate_off
defparam \Q_o[90]~output .bus_hold = "false";
defparam \Q_o[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
cycloneive_io_obuf \Q_o[91]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[91]),
	.obar());
// synopsys translate_off
defparam \Q_o[91]~output .bus_hold = "false";
defparam \Q_o[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_io_obuf \Q_o[92]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[92]),
	.obar());
// synopsys translate_off
defparam \Q_o[92]~output .bus_hold = "false";
defparam \Q_o[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N10
cycloneive_io_obuf \Q_o[93]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[93]),
	.obar());
// synopsys translate_off
defparam \Q_o[93]~output .bus_hold = "false";
defparam \Q_o[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneive_io_obuf \Q_o[94]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[94]),
	.obar());
// synopsys translate_off
defparam \Q_o[94]~output .bus_hold = "false";
defparam \Q_o[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_io_obuf \Q_o[95]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[95]),
	.obar());
// synopsys translate_off
defparam \Q_o[95]~output .bus_hold = "false";
defparam \Q_o[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_io_obuf \Q_o[96]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[96]),
	.obar());
// synopsys translate_off
defparam \Q_o[96]~output .bus_hold = "false";
defparam \Q_o[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_io_obuf \Q_o[97]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[97]),
	.obar());
// synopsys translate_off
defparam \Q_o[97]~output .bus_hold = "false";
defparam \Q_o[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_io_obuf \Q_o[98]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[98]),
	.obar());
// synopsys translate_off
defparam \Q_o[98]~output .bus_hold = "false";
defparam \Q_o[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_io_obuf \Q_o[99]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[99]),
	.obar());
// synopsys translate_off
defparam \Q_o[99]~output .bus_hold = "false";
defparam \Q_o[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_io_obuf \Q_o[100]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[100]),
	.obar());
// synopsys translate_off
defparam \Q_o[100]~output .bus_hold = "false";
defparam \Q_o[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_io_obuf \Q_o[101]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[101]),
	.obar());
// synopsys translate_off
defparam \Q_o[101]~output .bus_hold = "false";
defparam \Q_o[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N2
cycloneive_io_obuf \Q_o[102]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[102]),
	.obar());
// synopsys translate_off
defparam \Q_o[102]~output .bus_hold = "false";
defparam \Q_o[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneive_io_obuf \Q_o[103]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[103]),
	.obar());
// synopsys translate_off
defparam \Q_o[103]~output .bus_hold = "false";
defparam \Q_o[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_io_obuf \Q_o[104]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[104]),
	.obar());
// synopsys translate_off
defparam \Q_o[104]~output .bus_hold = "false";
defparam \Q_o[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_io_obuf \Q_o[105]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[105]),
	.obar());
// synopsys translate_off
defparam \Q_o[105]~output .bus_hold = "false";
defparam \Q_o[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_io_obuf \Q_o[106]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[106]),
	.obar());
// synopsys translate_off
defparam \Q_o[106]~output .bus_hold = "false";
defparam \Q_o[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_io_obuf \Q_o[107]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[107]),
	.obar());
// synopsys translate_off
defparam \Q_o[107]~output .bus_hold = "false";
defparam \Q_o[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_io_obuf \Q_o[108]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[108]),
	.obar());
// synopsys translate_off
defparam \Q_o[108]~output .bus_hold = "false";
defparam \Q_o[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N0
cycloneive_io_obuf \Q_o[109]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[109]),
	.obar());
// synopsys translate_off
defparam \Q_o[109]~output .bus_hold = "false";
defparam \Q_o[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_io_obuf \Q_o[110]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[110]),
	.obar());
// synopsys translate_off
defparam \Q_o[110]~output .bus_hold = "false";
defparam \Q_o[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y2_N0
cycloneive_io_obuf \Q_o[111]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[111]),
	.obar());
// synopsys translate_off
defparam \Q_o[111]~output .bus_hold = "false";
defparam \Q_o[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y3_N0
cycloneive_io_obuf \Q_o[112]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[112]),
	.obar());
// synopsys translate_off
defparam \Q_o[112]~output .bus_hold = "false";
defparam \Q_o[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_io_obuf \Q_o[113]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[113]),
	.obar());
// synopsys translate_off
defparam \Q_o[113]~output .bus_hold = "false";
defparam \Q_o[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y2_N2
cycloneive_io_obuf \Q_o[114]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[114]),
	.obar());
// synopsys translate_off
defparam \Q_o[114]~output .bus_hold = "false";
defparam \Q_o[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_io_obuf \Q_o[115]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[115]),
	.obar());
// synopsys translate_off
defparam \Q_o[115]~output .bus_hold = "false";
defparam \Q_o[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N0
cycloneive_io_obuf \Q_o[116]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[116]),
	.obar());
// synopsys translate_off
defparam \Q_o[116]~output .bus_hold = "false";
defparam \Q_o[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
cycloneive_io_obuf \Q_o[117]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[117]),
	.obar());
// synopsys translate_off
defparam \Q_o[117]~output .bus_hold = "false";
defparam \Q_o[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N2
cycloneive_io_obuf \Q_o[118]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[118]),
	.obar());
// synopsys translate_off
defparam \Q_o[118]~output .bus_hold = "false";
defparam \Q_o[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N4
cycloneive_io_obuf \Q_o[119]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[119]),
	.obar());
// synopsys translate_off
defparam \Q_o[119]~output .bus_hold = "false";
defparam \Q_o[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_io_obuf \Q_o[120]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[120]),
	.obar());
// synopsys translate_off
defparam \Q_o[120]~output .bus_hold = "false";
defparam \Q_o[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N0
cycloneive_io_obuf \Q_o[121]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[121]),
	.obar());
// synopsys translate_off
defparam \Q_o[121]~output .bus_hold = "false";
defparam \Q_o[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneive_io_obuf \Q_o[122]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[122]),
	.obar());
// synopsys translate_off
defparam \Q_o[122]~output .bus_hold = "false";
defparam \Q_o[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_io_obuf \Q_o[123]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[123]),
	.obar());
// synopsys translate_off
defparam \Q_o[123]~output .bus_hold = "false";
defparam \Q_o[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_io_obuf \Q_o[124]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[124]),
	.obar());
// synopsys translate_off
defparam \Q_o[124]~output .bus_hold = "false";
defparam \Q_o[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_io_obuf \Q_o[125]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[125]),
	.obar());
// synopsys translate_off
defparam \Q_o[125]~output .bus_hold = "false";
defparam \Q_o[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_io_obuf \Q_o[126]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[126]),
	.obar());
// synopsys translate_off
defparam \Q_o[126]~output .bus_hold = "false";
defparam \Q_o[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_io_obuf \Q_o[127]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q_o[127]),
	.obar());
// synopsys translate_off
defparam \Q_o[127]~output .bus_hold = "false";
defparam \Q_o[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\rst~input_o ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 20;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 20;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 125;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_io_ibuf \B_i[0]~input (
	.i(B_i[0]),
	.ibar(gnd),
	.o(\B_i[0]~input0 ));
// synopsys translate_off
defparam \B_i[0]~input .bus_hold = "false";
defparam \B_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \accel|b_s1~0 (
// Equation(s):
// \accel|b_s1~0_combout  = (\B_i[0]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[0]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~0 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \accel|b_s1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[0] .is_wysiwyg = "true";
defparam \accel|b_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_io_ibuf \A_i[0]~input (
	.i(A_i[0]),
	.ibar(gnd),
	.o(\A_i[0]~input0 ));
// synopsys translate_off
defparam \A_i[0]~input .bus_hold = "false";
defparam \A_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \accel|a_s1~0 (
// Equation(s):
// \accel|a_s1~0_combout  = (\A_i[0]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\A_i[0]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~0 .lut_mask = 16'h0C0C;
defparam \accel|a_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \accel|a_s1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[0] .is_wysiwyg = "true";
defparam \accel|a_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \accel|t1_s2[0]~33 (
// Equation(s):
// \accel|t1_s2[0]~33_combout  = (\accel|b_s1 [0] & (\accel|a_s1 [0] $ (VCC))) # (!\accel|b_s1 [0] & ((\accel|a_s1 [0]) # (GND)))
// \accel|t1_s2[0]~34  = CARRY((\accel|a_s1 [0]) # (!\accel|b_s1 [0]))

	.dataa(\accel|b_s1 [0]),
	.datab(\accel|a_s1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t1_s2[0]~33_combout ),
	.cout(\accel|t1_s2[0]~34 ));
// synopsys translate_off
defparam \accel|t1_s2[0]~33 .lut_mask = 16'h66DD;
defparam \accel|t1_s2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \accel|valid_s1~0 (
// Equation(s):
// \accel|valid_s1~0_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|valid_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s1~0 .lut_mask = 16'h0F0F;
defparam \accel|valid_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \accel|valid_s1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|valid_s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s1 .is_wysiwyg = "true";
defparam \accel|valid_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \accel|t1_s2[0]~32 (
// Equation(s):
// \accel|t1_s2[0]~32_combout  = (\rst~input_o ) # (\accel|valid_s1~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|valid_s1~q ),
	.cin(gnd),
	.combout(\accel|t1_s2[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s2[0]~32 .lut_mask = 16'hFFAA;
defparam \accel|t1_s2[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \accel|t1_s2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[0] .is_wysiwyg = "true";
defparam \accel|t1_s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \accel|t1_s3~0 (
// Equation(s):
// \accel|t1_s3~0_combout  = (!\rst~input_o  & \accel|t1_s2 [0])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s2 [0]),
	.cin(gnd),
	.combout(\accel|t1_s3~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~0 .lut_mask = 16'h5500;
defparam \accel|t1_s3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \accel|valid_s2~0 (
// Equation(s):
// \accel|valid_s2~0_combout  = (!\rst~input_o  & \accel|valid_s1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|valid_s1~q ),
	.cin(gnd),
	.combout(\accel|valid_s2~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s2~0 .lut_mask = 16'h0F00;
defparam \accel|valid_s2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \accel|valid_s2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|valid_s2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s2 .is_wysiwyg = "true";
defparam \accel|valid_s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \accel|t4_s3[31]~32 (
// Equation(s):
// \accel|t4_s3[31]~32_combout  = (\rst~input_o ) # (\accel|valid_s2~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|valid_s2~q ),
	.cin(gnd),
	.combout(\accel|t4_s3[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t4_s3[31]~32 .lut_mask = 16'hFFAA;
defparam \accel|t4_s3[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \accel|t1_s3[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[0] .is_wysiwyg = "true";
defparam \accel|t1_s3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~0 (
// Equation(s):
// \accel|mult_inst|a_reg~0_combout  = (!\rst~input_o  & \accel|t1_s3 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [0]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~0 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_io_ibuf \B_i[1]~input (
	.i(B_i[1]),
	.ibar(gnd),
	.o(\B_i[1]~input0 ));
// synopsys translate_off
defparam \B_i[1]~input .bus_hold = "false";
defparam \B_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \accel|b_s1~1 (
// Equation(s):
// \accel|b_s1~1_combout  = (!\rst~input_o  & \B_i[1]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[1]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~1 .lut_mask = 16'h0F00;
defparam \accel|b_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \accel|b_s1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[1] .is_wysiwyg = "true";
defparam \accel|b_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_io_ibuf \A_i[1]~input (
	.i(A_i[1]),
	.ibar(gnd),
	.o(\A_i[1]~input0 ));
// synopsys translate_off
defparam \A_i[1]~input .bus_hold = "false";
defparam \A_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \accel|a_s1~1 (
// Equation(s):
// \accel|a_s1~1_combout  = (!\rst~input_o  & \A_i[1]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[1]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~1 .lut_mask = 16'h0F00;
defparam \accel|a_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \accel|a_s1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[1] .is_wysiwyg = "true";
defparam \accel|a_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \accel|t1_s2[1]~35 (
// Equation(s):
// \accel|t1_s2[1]~35_combout  = (\accel|b_s1 [1] & ((\accel|a_s1 [1] & (!\accel|t1_s2[0]~34 )) # (!\accel|a_s1 [1] & ((\accel|t1_s2[0]~34 ) # (GND))))) # (!\accel|b_s1 [1] & ((\accel|a_s1 [1] & (\accel|t1_s2[0]~34  & VCC)) # (!\accel|a_s1 [1] & 
// (!\accel|t1_s2[0]~34 ))))
// \accel|t1_s2[1]~36  = CARRY((\accel|b_s1 [1] & ((!\accel|t1_s2[0]~34 ) # (!\accel|a_s1 [1]))) # (!\accel|b_s1 [1] & (!\accel|a_s1 [1] & !\accel|t1_s2[0]~34 )))

	.dataa(\accel|b_s1 [1]),
	.datab(\accel|a_s1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[0]~34 ),
	.combout(\accel|t1_s2[1]~35_combout ),
	.cout(\accel|t1_s2[1]~36 ));
// synopsys translate_off
defparam \accel|t1_s2[1]~35 .lut_mask = 16'h692B;
defparam \accel|t1_s2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \accel|t1_s2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[1] .is_wysiwyg = "true";
defparam \accel|t1_s2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \accel|t1_s3~1 (
// Equation(s):
// \accel|t1_s3~1_combout  = (!\rst~input_o  & \accel|t1_s2 [1])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [1]),
	.cin(gnd),
	.combout(\accel|t1_s3~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~1 .lut_mask = 16'h3300;
defparam \accel|t1_s3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \accel|t1_s3[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[1] .is_wysiwyg = "true";
defparam \accel|t1_s3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \accel|mult_inst|a_reg~1 (
// Equation(s):
// \accel|mult_inst|a_reg~1_combout  = (!\rst~input_o  & \accel|t1_s3 [1])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [1]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~1 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_io_ibuf \A_i[2]~input (
	.i(A_i[2]),
	.ibar(gnd),
	.o(\A_i[2]~input0 ));
// synopsys translate_off
defparam \A_i[2]~input .bus_hold = "false";
defparam \A_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \accel|a_s1~2 (
// Equation(s):
// \accel|a_s1~2_combout  = (!\rst~input_o  & \A_i[2]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[2]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~2 .lut_mask = 16'h0F00;
defparam \accel|a_s1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \accel|a_s1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[2] .is_wysiwyg = "true";
defparam \accel|a_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_io_ibuf \B_i[2]~input (
	.i(B_i[2]),
	.ibar(gnd),
	.o(\B_i[2]~input0 ));
// synopsys translate_off
defparam \B_i[2]~input .bus_hold = "false";
defparam \B_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \accel|b_s1~2 (
// Equation(s):
// \accel|b_s1~2_combout  = (!\rst~input_o  & \B_i[2]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[2]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~2 .lut_mask = 16'h0F00;
defparam \accel|b_s1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \accel|b_s1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[2] .is_wysiwyg = "true";
defparam \accel|b_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \accel|t1_s2[2]~37 (
// Equation(s):
// \accel|t1_s2[2]~37_combout  = ((\accel|a_s1 [2] $ (\accel|b_s1 [2] $ (\accel|t1_s2[1]~36 )))) # (GND)
// \accel|t1_s2[2]~38  = CARRY((\accel|a_s1 [2] & ((!\accel|t1_s2[1]~36 ) # (!\accel|b_s1 [2]))) # (!\accel|a_s1 [2] & (!\accel|b_s1 [2] & !\accel|t1_s2[1]~36 )))

	.dataa(\accel|a_s1 [2]),
	.datab(\accel|b_s1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[1]~36 ),
	.combout(\accel|t1_s2[2]~37_combout ),
	.cout(\accel|t1_s2[2]~38 ));
// synopsys translate_off
defparam \accel|t1_s2[2]~37 .lut_mask = 16'h962B;
defparam \accel|t1_s2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \accel|t1_s2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[2] .is_wysiwyg = "true";
defparam \accel|t1_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \accel|t1_s3~2 (
// Equation(s):
// \accel|t1_s3~2_combout  = (\accel|t1_s2 [2] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [2]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~2 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \accel|t1_s3[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[2] .is_wysiwyg = "true";
defparam \accel|t1_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \accel|mult_inst|a_reg~2 (
// Equation(s):
// \accel|mult_inst|a_reg~2_combout  = (!\rst~input_o  & \accel|t1_s3 [2])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s3 [2]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~2 .lut_mask = 16'h5500;
defparam \accel|mult_inst|a_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_io_ibuf \A_i[3]~input (
	.i(A_i[3]),
	.ibar(gnd),
	.o(\A_i[3]~input0 ));
// synopsys translate_off
defparam \A_i[3]~input .bus_hold = "false";
defparam \A_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \accel|a_s1~3 (
// Equation(s):
// \accel|a_s1~3_combout  = (!\rst~input_o  & \A_i[3]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~3 .lut_mask = 16'h0F00;
defparam \accel|a_s1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \accel|a_s1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[3] .is_wysiwyg = "true";
defparam \accel|a_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_io_ibuf \B_i[3]~input (
	.i(B_i[3]),
	.ibar(gnd),
	.o(\B_i[3]~input0 ));
// synopsys translate_off
defparam \B_i[3]~input .bus_hold = "false";
defparam \B_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \accel|b_s1~3 (
// Equation(s):
// \accel|b_s1~3_combout  = (!\rst~input_o  & \B_i[3]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~3 .lut_mask = 16'h0F00;
defparam \accel|b_s1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \accel|b_s1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[3] .is_wysiwyg = "true";
defparam \accel|b_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \accel|t1_s2[3]~39 (
// Equation(s):
// \accel|t1_s2[3]~39_combout  = (\accel|a_s1 [3] & ((\accel|b_s1 [3] & (!\accel|t1_s2[2]~38 )) # (!\accel|b_s1 [3] & (\accel|t1_s2[2]~38  & VCC)))) # (!\accel|a_s1 [3] & ((\accel|b_s1 [3] & ((\accel|t1_s2[2]~38 ) # (GND))) # (!\accel|b_s1 [3] & 
// (!\accel|t1_s2[2]~38 ))))
// \accel|t1_s2[3]~40  = CARRY((\accel|a_s1 [3] & (\accel|b_s1 [3] & !\accel|t1_s2[2]~38 )) # (!\accel|a_s1 [3] & ((\accel|b_s1 [3]) # (!\accel|t1_s2[2]~38 ))))

	.dataa(\accel|a_s1 [3]),
	.datab(\accel|b_s1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[2]~38 ),
	.combout(\accel|t1_s2[3]~39_combout ),
	.cout(\accel|t1_s2[3]~40 ));
// synopsys translate_off
defparam \accel|t1_s2[3]~39 .lut_mask = 16'h694D;
defparam \accel|t1_s2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \accel|t1_s2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[3] .is_wysiwyg = "true";
defparam \accel|t1_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \accel|t1_s3~3 (
// Equation(s):
// \accel|t1_s3~3_combout  = (\accel|t1_s2 [3] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [3]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~3 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \accel|t1_s3[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[3] .is_wysiwyg = "true";
defparam \accel|t1_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \accel|mult_inst|a_reg~3 (
// Equation(s):
// \accel|mult_inst|a_reg~3_combout  = (\accel|t1_s3 [3] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t1_s3 [3]),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~3 .lut_mask = 16'h00CC;
defparam \accel|mult_inst|a_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_io_ibuf \B_i[4]~input (
	.i(B_i[4]),
	.ibar(gnd),
	.o(\B_i[4]~input0 ));
// synopsys translate_off
defparam \B_i[4]~input .bus_hold = "false";
defparam \B_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \accel|b_s1~4 (
// Equation(s):
// \accel|b_s1~4_combout  = (\B_i[4]~input0  & !\rst~input_o )

	.dataa(\B_i[4]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~4 .lut_mask = 16'h0A0A;
defparam \accel|b_s1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \accel|b_s1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[4] .is_wysiwyg = "true";
defparam \accel|b_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_io_ibuf \A_i[4]~input (
	.i(A_i[4]),
	.ibar(gnd),
	.o(\A_i[4]~input0 ));
// synopsys translate_off
defparam \A_i[4]~input .bus_hold = "false";
defparam \A_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \accel|a_s1~4 (
// Equation(s):
// \accel|a_s1~4_combout  = (!\rst~input_o  & \A_i[4]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~4 .lut_mask = 16'h0F00;
defparam \accel|a_s1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \accel|a_s1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[4] .is_wysiwyg = "true";
defparam \accel|a_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \accel|t1_s2[4]~41 (
// Equation(s):
// \accel|t1_s2[4]~41_combout  = ((\accel|b_s1 [4] $ (\accel|a_s1 [4] $ (\accel|t1_s2[3]~40 )))) # (GND)
// \accel|t1_s2[4]~42  = CARRY((\accel|b_s1 [4] & (\accel|a_s1 [4] & !\accel|t1_s2[3]~40 )) # (!\accel|b_s1 [4] & ((\accel|a_s1 [4]) # (!\accel|t1_s2[3]~40 ))))

	.dataa(\accel|b_s1 [4]),
	.datab(\accel|a_s1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[3]~40 ),
	.combout(\accel|t1_s2[4]~41_combout ),
	.cout(\accel|t1_s2[4]~42 ));
// synopsys translate_off
defparam \accel|t1_s2[4]~41 .lut_mask = 16'h964D;
defparam \accel|t1_s2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \accel|t1_s2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[4] .is_wysiwyg = "true";
defparam \accel|t1_s2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \accel|t1_s3~4 (
// Equation(s):
// \accel|t1_s3~4_combout  = (!\rst~input_o  & \accel|t1_s2 [4])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [4]),
	.cin(gnd),
	.combout(\accel|t1_s3~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~4 .lut_mask = 16'h3300;
defparam \accel|t1_s3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \accel|t1_s3[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[4] .is_wysiwyg = "true";
defparam \accel|t1_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~4 (
// Equation(s):
// \accel|mult_inst|a_reg~4_combout  = (!\rst~input_o  & \accel|t1_s3 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [4]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~4 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_io_ibuf \A_i[5]~input (
	.i(A_i[5]),
	.ibar(gnd),
	.o(\A_i[5]~input0 ));
// synopsys translate_off
defparam \A_i[5]~input .bus_hold = "false";
defparam \A_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \accel|a_s1~5 (
// Equation(s):
// \accel|a_s1~5_combout  = (!\rst~input_o  & \A_i[5]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~5 .lut_mask = 16'h0F00;
defparam \accel|a_s1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \accel|a_s1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[5] .is_wysiwyg = "true";
defparam \accel|a_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_io_ibuf \B_i[5]~input (
	.i(B_i[5]),
	.ibar(gnd),
	.o(\B_i[5]~input0 ));
// synopsys translate_off
defparam \B_i[5]~input .bus_hold = "false";
defparam \B_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \accel|b_s1~5 (
// Equation(s):
// \accel|b_s1~5_combout  = (!\rst~input_o  & \B_i[5]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~5 .lut_mask = 16'h0F00;
defparam \accel|b_s1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \accel|b_s1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[5] .is_wysiwyg = "true";
defparam \accel|b_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \accel|t1_s2[5]~43 (
// Equation(s):
// \accel|t1_s2[5]~43_combout  = (\accel|a_s1 [5] & ((\accel|b_s1 [5] & (!\accel|t1_s2[4]~42 )) # (!\accel|b_s1 [5] & (\accel|t1_s2[4]~42  & VCC)))) # (!\accel|a_s1 [5] & ((\accel|b_s1 [5] & ((\accel|t1_s2[4]~42 ) # (GND))) # (!\accel|b_s1 [5] & 
// (!\accel|t1_s2[4]~42 ))))
// \accel|t1_s2[5]~44  = CARRY((\accel|a_s1 [5] & (\accel|b_s1 [5] & !\accel|t1_s2[4]~42 )) # (!\accel|a_s1 [5] & ((\accel|b_s1 [5]) # (!\accel|t1_s2[4]~42 ))))

	.dataa(\accel|a_s1 [5]),
	.datab(\accel|b_s1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[4]~42 ),
	.combout(\accel|t1_s2[5]~43_combout ),
	.cout(\accel|t1_s2[5]~44 ));
// synopsys translate_off
defparam \accel|t1_s2[5]~43 .lut_mask = 16'h694D;
defparam \accel|t1_s2[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \accel|t1_s2[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[5] .is_wysiwyg = "true";
defparam \accel|t1_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \accel|t1_s3~5 (
// Equation(s):
// \accel|t1_s3~5_combout  = (!\rst~input_o  & \accel|t1_s2 [5])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s2 [5]),
	.cin(gnd),
	.combout(\accel|t1_s3~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~5 .lut_mask = 16'h5500;
defparam \accel|t1_s3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \accel|t1_s3[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[5] .is_wysiwyg = "true";
defparam \accel|t1_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~5 (
// Equation(s):
// \accel|mult_inst|a_reg~5_combout  = (\accel|t1_s3 [5] & !\rst~input_o )

	.dataa(\accel|t1_s3 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~5 .lut_mask = 16'h00AA;
defparam \accel|mult_inst|a_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_io_ibuf \A_i[6]~input (
	.i(A_i[6]),
	.ibar(gnd),
	.o(\A_i[6]~input0 ));
// synopsys translate_off
defparam \A_i[6]~input .bus_hold = "false";
defparam \A_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \accel|a_s1~6 (
// Equation(s):
// \accel|a_s1~6_combout  = (!\rst~input_o  & \A_i[6]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~6 .lut_mask = 16'h0F00;
defparam \accel|a_s1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \accel|a_s1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[6] .is_wysiwyg = "true";
defparam \accel|a_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_io_ibuf \B_i[6]~input (
	.i(B_i[6]),
	.ibar(gnd),
	.o(\B_i[6]~input0 ));
// synopsys translate_off
defparam \B_i[6]~input .bus_hold = "false";
defparam \B_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \accel|b_s1~6 (
// Equation(s):
// \accel|b_s1~6_combout  = (!\rst~input_o  & \B_i[6]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~6 .lut_mask = 16'h0F00;
defparam \accel|b_s1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \accel|b_s1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[6] .is_wysiwyg = "true";
defparam \accel|b_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \accel|t1_s2[6]~45 (
// Equation(s):
// \accel|t1_s2[6]~45_combout  = ((\accel|a_s1 [6] $ (\accel|b_s1 [6] $ (\accel|t1_s2[5]~44 )))) # (GND)
// \accel|t1_s2[6]~46  = CARRY((\accel|a_s1 [6] & ((!\accel|t1_s2[5]~44 ) # (!\accel|b_s1 [6]))) # (!\accel|a_s1 [6] & (!\accel|b_s1 [6] & !\accel|t1_s2[5]~44 )))

	.dataa(\accel|a_s1 [6]),
	.datab(\accel|b_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[5]~44 ),
	.combout(\accel|t1_s2[6]~45_combout ),
	.cout(\accel|t1_s2[6]~46 ));
// synopsys translate_off
defparam \accel|t1_s2[6]~45 .lut_mask = 16'h962B;
defparam \accel|t1_s2[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \accel|t1_s2[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[6] .is_wysiwyg = "true";
defparam \accel|t1_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \accel|t1_s3~6 (
// Equation(s):
// \accel|t1_s3~6_combout  = (!\rst~input_o  & \accel|t1_s2 [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [6]),
	.cin(gnd),
	.combout(\accel|t1_s3~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~6 .lut_mask = 16'h3300;
defparam \accel|t1_s3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \accel|t1_s3[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[6] .is_wysiwyg = "true";
defparam \accel|t1_s3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~6 (
// Equation(s):
// \accel|mult_inst|a_reg~6_combout  = (!\rst~input_o  & \accel|t1_s3 [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [6]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~6 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_io_ibuf \A_i[7]~input (
	.i(A_i[7]),
	.ibar(gnd),
	.o(\A_i[7]~input0 ));
// synopsys translate_off
defparam \A_i[7]~input .bus_hold = "false";
defparam \A_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \accel|a_s1~7 (
// Equation(s):
// \accel|a_s1~7_combout  = (!\rst~input_o  & \A_i[7]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~7 .lut_mask = 16'h0F00;
defparam \accel|a_s1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \accel|a_s1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[7] .is_wysiwyg = "true";
defparam \accel|a_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_io_ibuf \B_i[7]~input (
	.i(B_i[7]),
	.ibar(gnd),
	.o(\B_i[7]~input0 ));
// synopsys translate_off
defparam \B_i[7]~input .bus_hold = "false";
defparam \B_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \accel|b_s1~7 (
// Equation(s):
// \accel|b_s1~7_combout  = (!\rst~input_o  & \B_i[7]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~7 .lut_mask = 16'h0F00;
defparam \accel|b_s1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \accel|b_s1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[7] .is_wysiwyg = "true";
defparam \accel|b_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \accel|t1_s2[7]~47 (
// Equation(s):
// \accel|t1_s2[7]~47_combout  = (\accel|a_s1 [7] & ((\accel|b_s1 [7] & (!\accel|t1_s2[6]~46 )) # (!\accel|b_s1 [7] & (\accel|t1_s2[6]~46  & VCC)))) # (!\accel|a_s1 [7] & ((\accel|b_s1 [7] & ((\accel|t1_s2[6]~46 ) # (GND))) # (!\accel|b_s1 [7] & 
// (!\accel|t1_s2[6]~46 ))))
// \accel|t1_s2[7]~48  = CARRY((\accel|a_s1 [7] & (\accel|b_s1 [7] & !\accel|t1_s2[6]~46 )) # (!\accel|a_s1 [7] & ((\accel|b_s1 [7]) # (!\accel|t1_s2[6]~46 ))))

	.dataa(\accel|a_s1 [7]),
	.datab(\accel|b_s1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[6]~46 ),
	.combout(\accel|t1_s2[7]~47_combout ),
	.cout(\accel|t1_s2[7]~48 ));
// synopsys translate_off
defparam \accel|t1_s2[7]~47 .lut_mask = 16'h694D;
defparam \accel|t1_s2[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \accel|t1_s2[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[7] .is_wysiwyg = "true";
defparam \accel|t1_s2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \accel|t1_s3~7 (
// Equation(s):
// \accel|t1_s3~7_combout  = (!\rst~input_o  & \accel|t1_s2 [7])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [7]),
	.cin(gnd),
	.combout(\accel|t1_s3~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~7 .lut_mask = 16'h3300;
defparam \accel|t1_s3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \accel|t1_s3[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[7] .is_wysiwyg = "true";
defparam \accel|t1_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \accel|mult_inst|a_reg~7 (
// Equation(s):
// \accel|mult_inst|a_reg~7_combout  = (\accel|t1_s3 [7] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~7 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_io_ibuf \B_i[8]~input (
	.i(B_i[8]),
	.ibar(gnd),
	.o(\B_i[8]~input0 ));
// synopsys translate_off
defparam \B_i[8]~input .bus_hold = "false";
defparam \B_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \accel|b_s1~8 (
// Equation(s):
// \accel|b_s1~8_combout  = (\B_i[8]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[8]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~8 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \accel|b_s1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[8] .is_wysiwyg = "true";
defparam \accel|b_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_io_ibuf \A_i[8]~input (
	.i(A_i[8]),
	.ibar(gnd),
	.o(\A_i[8]~input0 ));
// synopsys translate_off
defparam \A_i[8]~input .bus_hold = "false";
defparam \A_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \accel|a_s1~8 (
// Equation(s):
// \accel|a_s1~8_combout  = (!\rst~input_o  & \A_i[8]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[8]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~8 .lut_mask = 16'h0F00;
defparam \accel|a_s1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \accel|a_s1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[8] .is_wysiwyg = "true";
defparam \accel|a_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \accel|t1_s2[8]~49 (
// Equation(s):
// \accel|t1_s2[8]~49_combout  = ((\accel|b_s1 [8] $ (\accel|a_s1 [8] $ (\accel|t1_s2[7]~48 )))) # (GND)
// \accel|t1_s2[8]~50  = CARRY((\accel|b_s1 [8] & (\accel|a_s1 [8] & !\accel|t1_s2[7]~48 )) # (!\accel|b_s1 [8] & ((\accel|a_s1 [8]) # (!\accel|t1_s2[7]~48 ))))

	.dataa(\accel|b_s1 [8]),
	.datab(\accel|a_s1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[7]~48 ),
	.combout(\accel|t1_s2[8]~49_combout ),
	.cout(\accel|t1_s2[8]~50 ));
// synopsys translate_off
defparam \accel|t1_s2[8]~49 .lut_mask = 16'h964D;
defparam \accel|t1_s2[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \accel|t1_s2[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[8] .is_wysiwyg = "true";
defparam \accel|t1_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \accel|t1_s3~8 (
// Equation(s):
// \accel|t1_s3~8_combout  = (!\rst~input_o  & \accel|t1_s2 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [8]),
	.cin(gnd),
	.combout(\accel|t1_s3~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~8 .lut_mask = 16'h3300;
defparam \accel|t1_s3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \accel|t1_s3[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[8] .is_wysiwyg = "true";
defparam \accel|t1_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~8 (
// Equation(s):
// \accel|mult_inst|a_reg~8_combout  = (!\rst~input_o  & \accel|t1_s3 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [8]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~8 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_io_ibuf \B_i[9]~input (
	.i(B_i[9]),
	.ibar(gnd),
	.o(\B_i[9]~input0 ));
// synopsys translate_off
defparam \B_i[9]~input .bus_hold = "false";
defparam \B_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \accel|b_s1~9 (
// Equation(s):
// \accel|b_s1~9_combout  = (!\rst~input_o  & \B_i[9]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~9 .lut_mask = 16'h0F00;
defparam \accel|b_s1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \accel|b_s1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[9] .is_wysiwyg = "true";
defparam \accel|b_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_io_ibuf \A_i[9]~input (
	.i(A_i[9]),
	.ibar(gnd),
	.o(\A_i[9]~input0 ));
// synopsys translate_off
defparam \A_i[9]~input .bus_hold = "false";
defparam \A_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \accel|a_s1~9 (
// Equation(s):
// \accel|a_s1~9_combout  = (!\rst~input_o  & \A_i[9]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~9 .lut_mask = 16'h0F00;
defparam \accel|a_s1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \accel|a_s1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[9] .is_wysiwyg = "true";
defparam \accel|a_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \accel|t1_s2[9]~51 (
// Equation(s):
// \accel|t1_s2[9]~51_combout  = (\accel|b_s1 [9] & ((\accel|a_s1 [9] & (!\accel|t1_s2[8]~50 )) # (!\accel|a_s1 [9] & ((\accel|t1_s2[8]~50 ) # (GND))))) # (!\accel|b_s1 [9] & ((\accel|a_s1 [9] & (\accel|t1_s2[8]~50  & VCC)) # (!\accel|a_s1 [9] & 
// (!\accel|t1_s2[8]~50 ))))
// \accel|t1_s2[9]~52  = CARRY((\accel|b_s1 [9] & ((!\accel|t1_s2[8]~50 ) # (!\accel|a_s1 [9]))) # (!\accel|b_s1 [9] & (!\accel|a_s1 [9] & !\accel|t1_s2[8]~50 )))

	.dataa(\accel|b_s1 [9]),
	.datab(\accel|a_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[8]~50 ),
	.combout(\accel|t1_s2[9]~51_combout ),
	.cout(\accel|t1_s2[9]~52 ));
// synopsys translate_off
defparam \accel|t1_s2[9]~51 .lut_mask = 16'h692B;
defparam \accel|t1_s2[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \accel|t1_s2[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[9] .is_wysiwyg = "true";
defparam \accel|t1_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \accel|t1_s3~9 (
// Equation(s):
// \accel|t1_s3~9_combout  = (\accel|t1_s2 [9] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~9 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \accel|t1_s3[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[9] .is_wysiwyg = "true";
defparam \accel|t1_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~9 (
// Equation(s):
// \accel|mult_inst|a_reg~9_combout  = (\accel|t1_s3 [9] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~9 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_io_ibuf \B_i[10]~input (
	.i(B_i[10]),
	.ibar(gnd),
	.o(\B_i[10]~input0 ));
// synopsys translate_off
defparam \B_i[10]~input .bus_hold = "false";
defparam \B_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \accel|b_s1~10 (
// Equation(s):
// \accel|b_s1~10_combout  = (!\rst~input_o  & \B_i[10]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~10 .lut_mask = 16'h0F00;
defparam \accel|b_s1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \accel|b_s1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[10] .is_wysiwyg = "true";
defparam \accel|b_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_io_ibuf \A_i[10]~input (
	.i(A_i[10]),
	.ibar(gnd),
	.o(\A_i[10]~input0 ));
// synopsys translate_off
defparam \A_i[10]~input .bus_hold = "false";
defparam \A_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \accel|a_s1~10 (
// Equation(s):
// \accel|a_s1~10_combout  = (!\rst~input_o  & \A_i[10]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~10 .lut_mask = 16'h0F00;
defparam \accel|a_s1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \accel|a_s1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[10] .is_wysiwyg = "true";
defparam \accel|a_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \accel|t1_s2[10]~53 (
// Equation(s):
// \accel|t1_s2[10]~53_combout  = ((\accel|b_s1 [10] $ (\accel|a_s1 [10] $ (\accel|t1_s2[9]~52 )))) # (GND)
// \accel|t1_s2[10]~54  = CARRY((\accel|b_s1 [10] & (\accel|a_s1 [10] & !\accel|t1_s2[9]~52 )) # (!\accel|b_s1 [10] & ((\accel|a_s1 [10]) # (!\accel|t1_s2[9]~52 ))))

	.dataa(\accel|b_s1 [10]),
	.datab(\accel|a_s1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[9]~52 ),
	.combout(\accel|t1_s2[10]~53_combout ),
	.cout(\accel|t1_s2[10]~54 ));
// synopsys translate_off
defparam \accel|t1_s2[10]~53 .lut_mask = 16'h964D;
defparam \accel|t1_s2[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \accel|t1_s2[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[10] .is_wysiwyg = "true";
defparam \accel|t1_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \accel|t1_s3~10 (
// Equation(s):
// \accel|t1_s3~10_combout  = (\accel|t1_s2 [10] & !\rst~input_o )

	.dataa(\accel|t1_s2 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~10 .lut_mask = 16'h00AA;
defparam \accel|t1_s3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \accel|t1_s3[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[10] .is_wysiwyg = "true";
defparam \accel|t1_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~10 (
// Equation(s):
// \accel|mult_inst|a_reg~10_combout  = (!\rst~input_o  & \accel|t1_s3 [10])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s3 [10]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~10 .lut_mask = 16'h5500;
defparam \accel|mult_inst|a_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_io_ibuf \B_i[11]~input (
	.i(B_i[11]),
	.ibar(gnd),
	.o(\B_i[11]~input0 ));
// synopsys translate_off
defparam \B_i[11]~input .bus_hold = "false";
defparam \B_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \accel|b_s1~11 (
// Equation(s):
// \accel|b_s1~11_combout  = (!\rst~input_o  & \B_i[11]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~11 .lut_mask = 16'h0F00;
defparam \accel|b_s1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \accel|b_s1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[11] .is_wysiwyg = "true";
defparam \accel|b_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_io_ibuf \A_i[11]~input (
	.i(A_i[11]),
	.ibar(gnd),
	.o(\A_i[11]~input0 ));
// synopsys translate_off
defparam \A_i[11]~input .bus_hold = "false";
defparam \A_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \accel|a_s1~11 (
// Equation(s):
// \accel|a_s1~11_combout  = (!\rst~input_o  & \A_i[11]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~11 .lut_mask = 16'h0F00;
defparam \accel|a_s1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \accel|a_s1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[11] .is_wysiwyg = "true";
defparam \accel|a_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \accel|t1_s2[11]~55 (
// Equation(s):
// \accel|t1_s2[11]~55_combout  = (\accel|b_s1 [11] & ((\accel|a_s1 [11] & (!\accel|t1_s2[10]~54 )) # (!\accel|a_s1 [11] & ((\accel|t1_s2[10]~54 ) # (GND))))) # (!\accel|b_s1 [11] & ((\accel|a_s1 [11] & (\accel|t1_s2[10]~54  & VCC)) # (!\accel|a_s1 [11] & 
// (!\accel|t1_s2[10]~54 ))))
// \accel|t1_s2[11]~56  = CARRY((\accel|b_s1 [11] & ((!\accel|t1_s2[10]~54 ) # (!\accel|a_s1 [11]))) # (!\accel|b_s1 [11] & (!\accel|a_s1 [11] & !\accel|t1_s2[10]~54 )))

	.dataa(\accel|b_s1 [11]),
	.datab(\accel|a_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[10]~54 ),
	.combout(\accel|t1_s2[11]~55_combout ),
	.cout(\accel|t1_s2[11]~56 ));
// synopsys translate_off
defparam \accel|t1_s2[11]~55 .lut_mask = 16'h692B;
defparam \accel|t1_s2[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \accel|t1_s2[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[11] .is_wysiwyg = "true";
defparam \accel|t1_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \accel|t1_s3~11 (
// Equation(s):
// \accel|t1_s3~11_combout  = (!\rst~input_o  & \accel|t1_s2 [11])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s2 [11]),
	.cin(gnd),
	.combout(\accel|t1_s3~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~11 .lut_mask = 16'h5500;
defparam \accel|t1_s3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \accel|t1_s3[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[11] .is_wysiwyg = "true";
defparam \accel|t1_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~11 (
// Equation(s):
// \accel|mult_inst|a_reg~11_combout  = (\accel|t1_s3 [11] & !\rst~input_o )

	.dataa(\accel|t1_s3 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~11 .lut_mask = 16'h00AA;
defparam \accel|mult_inst|a_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_io_ibuf \B_i[12]~input (
	.i(B_i[12]),
	.ibar(gnd),
	.o(\B_i[12]~input0 ));
// synopsys translate_off
defparam \B_i[12]~input .bus_hold = "false";
defparam \B_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \accel|b_s1~12 (
// Equation(s):
// \accel|b_s1~12_combout  = (\B_i[12]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[12]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~12 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \accel|b_s1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[12] .is_wysiwyg = "true";
defparam \accel|b_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N0
cycloneive_io_ibuf \A_i[12]~input (
	.i(A_i[12]),
	.ibar(gnd),
	.o(\A_i[12]~input0 ));
// synopsys translate_off
defparam \A_i[12]~input .bus_hold = "false";
defparam \A_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \accel|a_s1~12 (
// Equation(s):
// \accel|a_s1~12_combout  = (!\rst~input_o  & \A_i[12]~input0 )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\A_i[12]~input0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~12 .lut_mask = 16'h3030;
defparam \accel|a_s1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \accel|a_s1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[12] .is_wysiwyg = "true";
defparam \accel|a_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \accel|t1_s2[12]~57 (
// Equation(s):
// \accel|t1_s2[12]~57_combout  = ((\accel|b_s1 [12] $ (\accel|a_s1 [12] $ (\accel|t1_s2[11]~56 )))) # (GND)
// \accel|t1_s2[12]~58  = CARRY((\accel|b_s1 [12] & (\accel|a_s1 [12] & !\accel|t1_s2[11]~56 )) # (!\accel|b_s1 [12] & ((\accel|a_s1 [12]) # (!\accel|t1_s2[11]~56 ))))

	.dataa(\accel|b_s1 [12]),
	.datab(\accel|a_s1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[11]~56 ),
	.combout(\accel|t1_s2[12]~57_combout ),
	.cout(\accel|t1_s2[12]~58 ));
// synopsys translate_off
defparam \accel|t1_s2[12]~57 .lut_mask = 16'h964D;
defparam \accel|t1_s2[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \accel|t1_s2[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[12] .is_wysiwyg = "true";
defparam \accel|t1_s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \accel|t1_s3~12 (
// Equation(s):
// \accel|t1_s3~12_combout  = (!\rst~input_o  & \accel|t1_s2 [12])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [12]),
	.cin(gnd),
	.combout(\accel|t1_s3~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~12 .lut_mask = 16'h3300;
defparam \accel|t1_s3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \accel|t1_s3[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[12] .is_wysiwyg = "true";
defparam \accel|t1_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~12 (
// Equation(s):
// \accel|mult_inst|a_reg~12_combout  = (!\rst~input_o  & \accel|t1_s3 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [12]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~12 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_io_ibuf \A_i[13]~input (
	.i(A_i[13]),
	.ibar(gnd),
	.o(\A_i[13]~input0 ));
// synopsys translate_off
defparam \A_i[13]~input .bus_hold = "false";
defparam \A_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \accel|a_s1~13 (
// Equation(s):
// \accel|a_s1~13_combout  = (\A_i[13]~input0  & !\rst~input_o )

	.dataa(\A_i[13]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~13 .lut_mask = 16'h0A0A;
defparam \accel|a_s1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \accel|a_s1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[13] .is_wysiwyg = "true";
defparam \accel|a_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_io_ibuf \B_i[13]~input (
	.i(B_i[13]),
	.ibar(gnd),
	.o(\B_i[13]~input0 ));
// synopsys translate_off
defparam \B_i[13]~input .bus_hold = "false";
defparam \B_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \accel|b_s1~13 (
// Equation(s):
// \accel|b_s1~13_combout  = (!\rst~input_o  & \B_i[13]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[13]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~13 .lut_mask = 16'h0F00;
defparam \accel|b_s1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \accel|b_s1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[13] .is_wysiwyg = "true";
defparam \accel|b_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \accel|t1_s2[13]~59 (
// Equation(s):
// \accel|t1_s2[13]~59_combout  = (\accel|a_s1 [13] & ((\accel|b_s1 [13] & (!\accel|t1_s2[12]~58 )) # (!\accel|b_s1 [13] & (\accel|t1_s2[12]~58  & VCC)))) # (!\accel|a_s1 [13] & ((\accel|b_s1 [13] & ((\accel|t1_s2[12]~58 ) # (GND))) # (!\accel|b_s1 [13] & 
// (!\accel|t1_s2[12]~58 ))))
// \accel|t1_s2[13]~60  = CARRY((\accel|a_s1 [13] & (\accel|b_s1 [13] & !\accel|t1_s2[12]~58 )) # (!\accel|a_s1 [13] & ((\accel|b_s1 [13]) # (!\accel|t1_s2[12]~58 ))))

	.dataa(\accel|a_s1 [13]),
	.datab(\accel|b_s1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[12]~58 ),
	.combout(\accel|t1_s2[13]~59_combout ),
	.cout(\accel|t1_s2[13]~60 ));
// synopsys translate_off
defparam \accel|t1_s2[13]~59 .lut_mask = 16'h694D;
defparam \accel|t1_s2[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \accel|t1_s2[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[13] .is_wysiwyg = "true";
defparam \accel|t1_s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \accel|t1_s3~13 (
// Equation(s):
// \accel|t1_s3~13_combout  = (\accel|t1_s2 [13] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [13]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~13 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \accel|t1_s3[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[13] .is_wysiwyg = "true";
defparam \accel|t1_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~13 (
// Equation(s):
// \accel|mult_inst|a_reg~13_combout  = (!\rst~input_o  & \accel|t1_s3 [13])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~13 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_io_ibuf \B_i[14]~input (
	.i(B_i[14]),
	.ibar(gnd),
	.o(\B_i[14]~input0 ));
// synopsys translate_off
defparam \B_i[14]~input .bus_hold = "false";
defparam \B_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \accel|b_s1~14 (
// Equation(s):
// \accel|b_s1~14_combout  = (\B_i[14]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[14]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~14 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \accel|b_s1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[14] .is_wysiwyg = "true";
defparam \accel|b_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_io_ibuf \A_i[14]~input (
	.i(A_i[14]),
	.ibar(gnd),
	.o(\A_i[14]~input0 ));
// synopsys translate_off
defparam \A_i[14]~input .bus_hold = "false";
defparam \A_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \accel|a_s1~14 (
// Equation(s):
// \accel|a_s1~14_combout  = (!\rst~input_o  & \A_i[14]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~14 .lut_mask = 16'h0F00;
defparam \accel|a_s1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \accel|a_s1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[14] .is_wysiwyg = "true";
defparam \accel|a_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \accel|t1_s2[14]~61 (
// Equation(s):
// \accel|t1_s2[14]~61_combout  = ((\accel|b_s1 [14] $ (\accel|a_s1 [14] $ (\accel|t1_s2[13]~60 )))) # (GND)
// \accel|t1_s2[14]~62  = CARRY((\accel|b_s1 [14] & (\accel|a_s1 [14] & !\accel|t1_s2[13]~60 )) # (!\accel|b_s1 [14] & ((\accel|a_s1 [14]) # (!\accel|t1_s2[13]~60 ))))

	.dataa(\accel|b_s1 [14]),
	.datab(\accel|a_s1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[13]~60 ),
	.combout(\accel|t1_s2[14]~61_combout ),
	.cout(\accel|t1_s2[14]~62 ));
// synopsys translate_off
defparam \accel|t1_s2[14]~61 .lut_mask = 16'h964D;
defparam \accel|t1_s2[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \accel|t1_s2[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[14] .is_wysiwyg = "true";
defparam \accel|t1_s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \accel|t1_s3~14 (
// Equation(s):
// \accel|t1_s3~14_combout  = (\accel|t1_s2 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [14]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~14 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \accel|t1_s3[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[14] .is_wysiwyg = "true";
defparam \accel|t1_s3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \accel|mult_inst|a_reg~14 (
// Equation(s):
// \accel|mult_inst|a_reg~14_combout  = (!\rst~input_o  & \accel|t1_s3 [14])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [14]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~14 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_io_ibuf \B_i[15]~input (
	.i(B_i[15]),
	.ibar(gnd),
	.o(\B_i[15]~input0 ));
// synopsys translate_off
defparam \B_i[15]~input .bus_hold = "false";
defparam \B_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \accel|b_s1~15 (
// Equation(s):
// \accel|b_s1~15_combout  = (\B_i[15]~input0  & !\rst~input_o )

	.dataa(\B_i[15]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~15 .lut_mask = 16'h0A0A;
defparam \accel|b_s1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \accel|b_s1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[15] .is_wysiwyg = "true";
defparam \accel|b_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_io_ibuf \A_i[15]~input (
	.i(A_i[15]),
	.ibar(gnd),
	.o(\A_i[15]~input0 ));
// synopsys translate_off
defparam \A_i[15]~input .bus_hold = "false";
defparam \A_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \accel|a_s1~15 (
// Equation(s):
// \accel|a_s1~15_combout  = (!\rst~input_o  & \A_i[15]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~15 .lut_mask = 16'h0F00;
defparam \accel|a_s1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \accel|a_s1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[15] .is_wysiwyg = "true";
defparam \accel|a_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \accel|t1_s2[15]~63 (
// Equation(s):
// \accel|t1_s2[15]~63_combout  = (\accel|b_s1 [15] & ((\accel|a_s1 [15] & (!\accel|t1_s2[14]~62 )) # (!\accel|a_s1 [15] & ((\accel|t1_s2[14]~62 ) # (GND))))) # (!\accel|b_s1 [15] & ((\accel|a_s1 [15] & (\accel|t1_s2[14]~62  & VCC)) # (!\accel|a_s1 [15] & 
// (!\accel|t1_s2[14]~62 ))))
// \accel|t1_s2[15]~64  = CARRY((\accel|b_s1 [15] & ((!\accel|t1_s2[14]~62 ) # (!\accel|a_s1 [15]))) # (!\accel|b_s1 [15] & (!\accel|a_s1 [15] & !\accel|t1_s2[14]~62 )))

	.dataa(\accel|b_s1 [15]),
	.datab(\accel|a_s1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[14]~62 ),
	.combout(\accel|t1_s2[15]~63_combout ),
	.cout(\accel|t1_s2[15]~64 ));
// synopsys translate_off
defparam \accel|t1_s2[15]~63 .lut_mask = 16'h692B;
defparam \accel|t1_s2[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \accel|t1_s2[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[15] .is_wysiwyg = "true";
defparam \accel|t1_s2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \accel|t1_s3~15 (
// Equation(s):
// \accel|t1_s3~15_combout  = (!\rst~input_o  & \accel|t1_s2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [15]),
	.cin(gnd),
	.combout(\accel|t1_s3~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~15 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \accel|t1_s3[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[15] .is_wysiwyg = "true";
defparam \accel|t1_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~15 (
// Equation(s):
// \accel|mult_inst|a_reg~15_combout  = (!\rst~input_o  & \accel|t1_s3 [15])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [15]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~15 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_io_ibuf \A_i[16]~input (
	.i(A_i[16]),
	.ibar(gnd),
	.o(\A_i[16]~input0 ));
// synopsys translate_off
defparam \A_i[16]~input .bus_hold = "false";
defparam \A_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \accel|a_s1~16 (
// Equation(s):
// \accel|a_s1~16_combout  = (\A_i[16]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\A_i[16]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~16 .lut_mask = 16'h0C0C;
defparam \accel|a_s1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \accel|a_s1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[16] .is_wysiwyg = "true";
defparam \accel|a_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_io_ibuf \B_i[16]~input (
	.i(B_i[16]),
	.ibar(gnd),
	.o(\B_i[16]~input0 ));
// synopsys translate_off
defparam \B_i[16]~input .bus_hold = "false";
defparam \B_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \accel|b_s1~16 (
// Equation(s):
// \accel|b_s1~16_combout  = (!\rst~input_o  & \B_i[16]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~16 .lut_mask = 16'h0F00;
defparam \accel|b_s1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \accel|b_s1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[16] .is_wysiwyg = "true";
defparam \accel|b_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \accel|t1_s2[16]~65 (
// Equation(s):
// \accel|t1_s2[16]~65_combout  = ((\accel|a_s1 [16] $ (\accel|b_s1 [16] $ (\accel|t1_s2[15]~64 )))) # (GND)
// \accel|t1_s2[16]~66  = CARRY((\accel|a_s1 [16] & ((!\accel|t1_s2[15]~64 ) # (!\accel|b_s1 [16]))) # (!\accel|a_s1 [16] & (!\accel|b_s1 [16] & !\accel|t1_s2[15]~64 )))

	.dataa(\accel|a_s1 [16]),
	.datab(\accel|b_s1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[15]~64 ),
	.combout(\accel|t1_s2[16]~65_combout ),
	.cout(\accel|t1_s2[16]~66 ));
// synopsys translate_off
defparam \accel|t1_s2[16]~65 .lut_mask = 16'h962B;
defparam \accel|t1_s2[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \accel|t1_s2[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[16] .is_wysiwyg = "true";
defparam \accel|t1_s2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \accel|t1_s3~16 (
// Equation(s):
// \accel|t1_s3~16_combout  = (!\rst~input_o  & \accel|t1_s2 [16])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s2 [16]),
	.cin(gnd),
	.combout(\accel|t1_s3~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~16 .lut_mask = 16'h3300;
defparam \accel|t1_s3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \accel|t1_s3[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[16] .is_wysiwyg = "true";
defparam \accel|t1_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~16 (
// Equation(s):
// \accel|mult_inst|a_reg~16_combout  = (!\rst~input_o  & \accel|t1_s3 [16])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [16]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~16 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_io_ibuf \B_i[17]~input (
	.i(B_i[17]),
	.ibar(gnd),
	.o(\B_i[17]~input0 ));
// synopsys translate_off
defparam \B_i[17]~input .bus_hold = "false";
defparam \B_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \accel|b_s1~17 (
// Equation(s):
// \accel|b_s1~17_combout  = (!\rst~input_o  & \B_i[17]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~17 .lut_mask = 16'h0F00;
defparam \accel|b_s1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \accel|b_s1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[17] .is_wysiwyg = "true";
defparam \accel|b_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_io_ibuf \A_i[17]~input (
	.i(A_i[17]),
	.ibar(gnd),
	.o(\A_i[17]~input0 ));
// synopsys translate_off
defparam \A_i[17]~input .bus_hold = "false";
defparam \A_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \accel|a_s1~17 (
// Equation(s):
// \accel|a_s1~17_combout  = (!\rst~input_o  & \A_i[17]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~17 .lut_mask = 16'h0F00;
defparam \accel|a_s1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \accel|a_s1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[17] .is_wysiwyg = "true";
defparam \accel|a_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \accel|t1_s2[17]~67 (
// Equation(s):
// \accel|t1_s2[17]~67_combout  = (\accel|b_s1 [17] & ((\accel|a_s1 [17] & (!\accel|t1_s2[16]~66 )) # (!\accel|a_s1 [17] & ((\accel|t1_s2[16]~66 ) # (GND))))) # (!\accel|b_s1 [17] & ((\accel|a_s1 [17] & (\accel|t1_s2[16]~66  & VCC)) # (!\accel|a_s1 [17] & 
// (!\accel|t1_s2[16]~66 ))))
// \accel|t1_s2[17]~68  = CARRY((\accel|b_s1 [17] & ((!\accel|t1_s2[16]~66 ) # (!\accel|a_s1 [17]))) # (!\accel|b_s1 [17] & (!\accel|a_s1 [17] & !\accel|t1_s2[16]~66 )))

	.dataa(\accel|b_s1 [17]),
	.datab(\accel|a_s1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[16]~66 ),
	.combout(\accel|t1_s2[17]~67_combout ),
	.cout(\accel|t1_s2[17]~68 ));
// synopsys translate_off
defparam \accel|t1_s2[17]~67 .lut_mask = 16'h692B;
defparam \accel|t1_s2[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \accel|t1_s2[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[17] .is_wysiwyg = "true";
defparam \accel|t1_s2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \accel|t1_s3~17 (
// Equation(s):
// \accel|t1_s3~17_combout  = (\accel|t1_s2 [17] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [17]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~17 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \accel|t1_s3[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[17] .is_wysiwyg = "true";
defparam \accel|t1_s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~17 (
// Equation(s):
// \accel|mult_inst|a_reg~17_combout  = (!\rst~input_o  & \accel|t1_s3 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [17]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~17 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneive_io_ibuf \C_i[0]~input (
	.i(C_i[0]),
	.ibar(gnd),
	.o(\C_i[0]~input0 ));
// synopsys translate_off
defparam \C_i[0]~input .bus_hold = "false";
defparam \C_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \accel|c_s1~0 (
// Equation(s):
// \accel|c_s1~0_combout  = (!\rst~input_o  & \C_i[0]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[0]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~0 .lut_mask = 16'h0F00;
defparam \accel|c_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \accel|c_s1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[0] .is_wysiwyg = "true";
defparam \accel|c_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \accel|t2_s2~31 (
// Equation(s):
// \accel|t2_s2~31_combout  = (!\rst~input_o  & \accel|c_s1 [0])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|c_s1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t2_s2~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t2_s2~31 .lut_mask = 16'h5050;
defparam \accel|t2_s2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \accel|t2_s2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[0] .is_wysiwyg = "true";
defparam \accel|t2_s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \accel|t4_s3[0]~33 (
// Equation(s):
// \accel|t4_s3[0]~33_combout  = \accel|t2_s2 [0] $ (VCC)
// \accel|t4_s3[0]~34  = CARRY(\accel|t2_s2 [0])

	.dataa(gnd),
	.datab(\accel|t2_s2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t4_s3[0]~33_combout ),
	.cout(\accel|t4_s3[0]~34 ));
// synopsys translate_off
defparam \accel|t4_s3[0]~33 .lut_mask = 16'h33CC;
defparam \accel|t4_s3[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \accel|t4_s3[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[0] .is_wysiwyg = "true";
defparam \accel|t4_s3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \accel|mult_inst|b_reg~0 (
// Equation(s):
// \accel|mult_inst|b_reg~0_combout  = (!\rst~input_o  & \accel|t4_s3 [0])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [0]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~0 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_io_ibuf \C_i[1]~input (
	.i(C_i[1]),
	.ibar(gnd),
	.o(\C_i[1]~input0 ));
// synopsys translate_off
defparam \C_i[1]~input .bus_hold = "false";
defparam \C_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \accel|c_s1~1 (
// Equation(s):
// \accel|c_s1~1_combout  = (!\rst~input_o  & \C_i[1]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[1]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~1 .lut_mask = 16'h0F00;
defparam \accel|c_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \accel|c_s1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[1] .is_wysiwyg = "true";
defparam \accel|c_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \accel|t2_s2[1]~32 (
// Equation(s):
// \accel|t2_s2[1]~32_combout  = (\accel|c_s1 [1] & (\accel|c_s1 [0] $ (VCC))) # (!\accel|c_s1 [1] & (\accel|c_s1 [0] & VCC))
// \accel|t2_s2[1]~33  = CARRY((\accel|c_s1 [1] & \accel|c_s1 [0]))

	.dataa(\accel|c_s1 [1]),
	.datab(\accel|c_s1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t2_s2[1]~32_combout ),
	.cout(\accel|t2_s2[1]~33 ));
// synopsys translate_off
defparam \accel|t2_s2[1]~32 .lut_mask = 16'h6688;
defparam \accel|t2_s2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \accel|t2_s2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[1] .is_wysiwyg = "true";
defparam \accel|t2_s2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \accel|t4_s3[1]~35 (
// Equation(s):
// \accel|t4_s3[1]~35_combout  = (\accel|t2_s2 [1] & (!\accel|t4_s3[0]~34 )) # (!\accel|t2_s2 [1] & ((\accel|t4_s3[0]~34 ) # (GND)))
// \accel|t4_s3[1]~36  = CARRY((!\accel|t4_s3[0]~34 ) # (!\accel|t2_s2 [1]))

	.dataa(\accel|t2_s2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[0]~34 ),
	.combout(\accel|t4_s3[1]~35_combout ),
	.cout(\accel|t4_s3[1]~36 ));
// synopsys translate_off
defparam \accel|t4_s3[1]~35 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \accel|t4_s3[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[1] .is_wysiwyg = "true";
defparam \accel|t4_s3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~1 (
// Equation(s):
// \accel|mult_inst|b_reg~1_combout  = (!\rst~input_o  & \accel|t4_s3 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [1]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~1 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_io_ibuf \C_i[2]~input (
	.i(C_i[2]),
	.ibar(gnd),
	.o(\C_i[2]~input0 ));
// synopsys translate_off
defparam \C_i[2]~input .bus_hold = "false";
defparam \C_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \accel|c_s1~2 (
// Equation(s):
// \accel|c_s1~2_combout  = (!\rst~input_o  & \C_i[2]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[2]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~2 .lut_mask = 16'h0F00;
defparam \accel|c_s1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \accel|c_s1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[2] .is_wysiwyg = "true";
defparam \accel|c_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \accel|t2_s2[2]~34 (
// Equation(s):
// \accel|t2_s2[2]~34_combout  = (\accel|c_s1 [1] & ((\accel|c_s1 [2] & (\accel|t2_s2[1]~33  & VCC)) # (!\accel|c_s1 [2] & (!\accel|t2_s2[1]~33 )))) # (!\accel|c_s1 [1] & ((\accel|c_s1 [2] & (!\accel|t2_s2[1]~33 )) # (!\accel|c_s1 [2] & ((\accel|t2_s2[1]~33 
// ) # (GND)))))
// \accel|t2_s2[2]~35  = CARRY((\accel|c_s1 [1] & (!\accel|c_s1 [2] & !\accel|t2_s2[1]~33 )) # (!\accel|c_s1 [1] & ((!\accel|t2_s2[1]~33 ) # (!\accel|c_s1 [2]))))

	.dataa(\accel|c_s1 [1]),
	.datab(\accel|c_s1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[1]~33 ),
	.combout(\accel|t2_s2[2]~34_combout ),
	.cout(\accel|t2_s2[2]~35 ));
// synopsys translate_off
defparam \accel|t2_s2[2]~34 .lut_mask = 16'h9617;
defparam \accel|t2_s2[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \accel|t2_s2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[2] .is_wysiwyg = "true";
defparam \accel|t2_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \accel|t4_s3[2]~37 (
// Equation(s):
// \accel|t4_s3[2]~37_combout  = (\accel|t2_s2 [2] & (\accel|t4_s3[1]~36  $ (GND))) # (!\accel|t2_s2 [2] & (!\accel|t4_s3[1]~36  & VCC))
// \accel|t4_s3[2]~38  = CARRY((\accel|t2_s2 [2] & !\accel|t4_s3[1]~36 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[1]~36 ),
	.combout(\accel|t4_s3[2]~37_combout ),
	.cout(\accel|t4_s3[2]~38 ));
// synopsys translate_off
defparam \accel|t4_s3[2]~37 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \accel|t4_s3[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[2] .is_wysiwyg = "true";
defparam \accel|t4_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \accel|mult_inst|b_reg~2 (
// Equation(s):
// \accel|mult_inst|b_reg~2_combout  = (!\rst~input_o  & \accel|t4_s3 [2])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [2]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~2 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_io_ibuf \C_i[3]~input (
	.i(C_i[3]),
	.ibar(gnd),
	.o(\C_i[3]~input0 ));
// synopsys translate_off
defparam \C_i[3]~input .bus_hold = "false";
defparam \C_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \accel|c_s1~3 (
// Equation(s):
// \accel|c_s1~3_combout  = (!\rst~input_o  & \C_i[3]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~3 .lut_mask = 16'h0F00;
defparam \accel|c_s1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \accel|c_s1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[3] .is_wysiwyg = "true";
defparam \accel|c_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \accel|t2_s2[3]~36 (
// Equation(s):
// \accel|t2_s2[3]~36_combout  = ((\accel|c_s1 [3] $ (\accel|c_s1 [2] $ (!\accel|t2_s2[2]~35 )))) # (GND)
// \accel|t2_s2[3]~37  = CARRY((\accel|c_s1 [3] & ((\accel|c_s1 [2]) # (!\accel|t2_s2[2]~35 ))) # (!\accel|c_s1 [3] & (\accel|c_s1 [2] & !\accel|t2_s2[2]~35 )))

	.dataa(\accel|c_s1 [3]),
	.datab(\accel|c_s1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[2]~35 ),
	.combout(\accel|t2_s2[3]~36_combout ),
	.cout(\accel|t2_s2[3]~37 ));
// synopsys translate_off
defparam \accel|t2_s2[3]~36 .lut_mask = 16'h698E;
defparam \accel|t2_s2[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \accel|t2_s2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[3] .is_wysiwyg = "true";
defparam \accel|t2_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \accel|t4_s3[3]~39 (
// Equation(s):
// \accel|t4_s3[3]~39_combout  = (\accel|t2_s2 [3] & (!\accel|t4_s3[2]~38 )) # (!\accel|t2_s2 [3] & ((\accel|t4_s3[2]~38 ) # (GND)))
// \accel|t4_s3[3]~40  = CARRY((!\accel|t4_s3[2]~38 ) # (!\accel|t2_s2 [3]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[2]~38 ),
	.combout(\accel|t4_s3[3]~39_combout ),
	.cout(\accel|t4_s3[3]~40 ));
// synopsys translate_off
defparam \accel|t4_s3[3]~39 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \accel|t4_s3[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[3] .is_wysiwyg = "true";
defparam \accel|t4_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~3 (
// Equation(s):
// \accel|mult_inst|b_reg~3_combout  = (!\rst~input_o  & \accel|t4_s3 [3])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [3]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~3 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_io_ibuf \C_i[4]~input (
	.i(C_i[4]),
	.ibar(gnd),
	.o(\C_i[4]~input0 ));
// synopsys translate_off
defparam \C_i[4]~input .bus_hold = "false";
defparam \C_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \accel|c_s1~4 (
// Equation(s):
// \accel|c_s1~4_combout  = (!\rst~input_o  & \C_i[4]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~4 .lut_mask = 16'h0F00;
defparam \accel|c_s1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \accel|c_s1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[4] .is_wysiwyg = "true";
defparam \accel|c_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \accel|t2_s2[4]~38 (
// Equation(s):
// \accel|t2_s2[4]~38_combout  = (\accel|c_s1 [3] & ((\accel|c_s1 [4] & (\accel|t2_s2[3]~37  & VCC)) # (!\accel|c_s1 [4] & (!\accel|t2_s2[3]~37 )))) # (!\accel|c_s1 [3] & ((\accel|c_s1 [4] & (!\accel|t2_s2[3]~37 )) # (!\accel|c_s1 [4] & ((\accel|t2_s2[3]~37 
// ) # (GND)))))
// \accel|t2_s2[4]~39  = CARRY((\accel|c_s1 [3] & (!\accel|c_s1 [4] & !\accel|t2_s2[3]~37 )) # (!\accel|c_s1 [3] & ((!\accel|t2_s2[3]~37 ) # (!\accel|c_s1 [4]))))

	.dataa(\accel|c_s1 [3]),
	.datab(\accel|c_s1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[3]~37 ),
	.combout(\accel|t2_s2[4]~38_combout ),
	.cout(\accel|t2_s2[4]~39 ));
// synopsys translate_off
defparam \accel|t2_s2[4]~38 .lut_mask = 16'h9617;
defparam \accel|t2_s2[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \accel|t2_s2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[4] .is_wysiwyg = "true";
defparam \accel|t2_s2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \accel|t4_s3[4]~41 (
// Equation(s):
// \accel|t4_s3[4]~41_combout  = (\accel|t2_s2 [4] & (\accel|t4_s3[3]~40  $ (GND))) # (!\accel|t2_s2 [4] & (!\accel|t4_s3[3]~40  & VCC))
// \accel|t4_s3[4]~42  = CARRY((\accel|t2_s2 [4] & !\accel|t4_s3[3]~40 ))

	.dataa(\accel|t2_s2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[3]~40 ),
	.combout(\accel|t4_s3[4]~41_combout ),
	.cout(\accel|t4_s3[4]~42 ));
// synopsys translate_off
defparam \accel|t4_s3[4]~41 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \accel|t4_s3[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[4] .is_wysiwyg = "true";
defparam \accel|t4_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \accel|mult_inst|b_reg~4 (
// Equation(s):
// \accel|mult_inst|b_reg~4_combout  = (!\rst~input_o  & \accel|t4_s3 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [4]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~4 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_io_ibuf \C_i[5]~input (
	.i(C_i[5]),
	.ibar(gnd),
	.o(\C_i[5]~input0 ));
// synopsys translate_off
defparam \C_i[5]~input .bus_hold = "false";
defparam \C_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \accel|c_s1~5 (
// Equation(s):
// \accel|c_s1~5_combout  = (!\rst~input_o  & \C_i[5]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\C_i[5]~input0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|c_s1~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~5 .lut_mask = 16'h5050;
defparam \accel|c_s1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \accel|c_s1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[5] .is_wysiwyg = "true";
defparam \accel|c_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \accel|t2_s2[5]~40 (
// Equation(s):
// \accel|t2_s2[5]~40_combout  = ((\accel|c_s1 [5] $ (\accel|c_s1 [4] $ (!\accel|t2_s2[4]~39 )))) # (GND)
// \accel|t2_s2[5]~41  = CARRY((\accel|c_s1 [5] & ((\accel|c_s1 [4]) # (!\accel|t2_s2[4]~39 ))) # (!\accel|c_s1 [5] & (\accel|c_s1 [4] & !\accel|t2_s2[4]~39 )))

	.dataa(\accel|c_s1 [5]),
	.datab(\accel|c_s1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[4]~39 ),
	.combout(\accel|t2_s2[5]~40_combout ),
	.cout(\accel|t2_s2[5]~41 ));
// synopsys translate_off
defparam \accel|t2_s2[5]~40 .lut_mask = 16'h698E;
defparam \accel|t2_s2[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \accel|t2_s2[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[5] .is_wysiwyg = "true";
defparam \accel|t2_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \accel|t4_s3[5]~43 (
// Equation(s):
// \accel|t4_s3[5]~43_combout  = (\accel|t2_s2 [5] & (!\accel|t4_s3[4]~42 )) # (!\accel|t2_s2 [5] & ((\accel|t4_s3[4]~42 ) # (GND)))
// \accel|t4_s3[5]~44  = CARRY((!\accel|t4_s3[4]~42 ) # (!\accel|t2_s2 [5]))

	.dataa(\accel|t2_s2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[4]~42 ),
	.combout(\accel|t4_s3[5]~43_combout ),
	.cout(\accel|t4_s3[5]~44 ));
// synopsys translate_off
defparam \accel|t4_s3[5]~43 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \accel|t4_s3[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[5] .is_wysiwyg = "true";
defparam \accel|t4_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~5 (
// Equation(s):
// \accel|mult_inst|b_reg~5_combout  = (!\rst~input_o  & \accel|t4_s3 [5])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [5]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~5 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_io_ibuf \C_i[6]~input (
	.i(C_i[6]),
	.ibar(gnd),
	.o(\C_i[6]~input0 ));
// synopsys translate_off
defparam \C_i[6]~input .bus_hold = "false";
defparam \C_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \accel|c_s1~6 (
// Equation(s):
// \accel|c_s1~6_combout  = (\C_i[6]~input0  & !\rst~input_o )

	.dataa(\C_i[6]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|c_s1~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~6 .lut_mask = 16'h0A0A;
defparam \accel|c_s1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \accel|c_s1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[6] .is_wysiwyg = "true";
defparam \accel|c_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \accel|t2_s2[6]~42 (
// Equation(s):
// \accel|t2_s2[6]~42_combout  = (\accel|c_s1 [5] & ((\accel|c_s1 [6] & (\accel|t2_s2[5]~41  & VCC)) # (!\accel|c_s1 [6] & (!\accel|t2_s2[5]~41 )))) # (!\accel|c_s1 [5] & ((\accel|c_s1 [6] & (!\accel|t2_s2[5]~41 )) # (!\accel|c_s1 [6] & ((\accel|t2_s2[5]~41 
// ) # (GND)))))
// \accel|t2_s2[6]~43  = CARRY((\accel|c_s1 [5] & (!\accel|c_s1 [6] & !\accel|t2_s2[5]~41 )) # (!\accel|c_s1 [5] & ((!\accel|t2_s2[5]~41 ) # (!\accel|c_s1 [6]))))

	.dataa(\accel|c_s1 [5]),
	.datab(\accel|c_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[5]~41 ),
	.combout(\accel|t2_s2[6]~42_combout ),
	.cout(\accel|t2_s2[6]~43 ));
// synopsys translate_off
defparam \accel|t2_s2[6]~42 .lut_mask = 16'h9617;
defparam \accel|t2_s2[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \accel|t2_s2[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[6] .is_wysiwyg = "true";
defparam \accel|t2_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \accel|t4_s3[6]~45 (
// Equation(s):
// \accel|t4_s3[6]~45_combout  = (\accel|t2_s2 [6] & (\accel|t4_s3[5]~44  $ (GND))) # (!\accel|t2_s2 [6] & (!\accel|t4_s3[5]~44  & VCC))
// \accel|t4_s3[6]~46  = CARRY((\accel|t2_s2 [6] & !\accel|t4_s3[5]~44 ))

	.dataa(\accel|t2_s2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[5]~44 ),
	.combout(\accel|t4_s3[6]~45_combout ),
	.cout(\accel|t4_s3[6]~46 ));
// synopsys translate_off
defparam \accel|t4_s3[6]~45 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \accel|t4_s3[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[6] .is_wysiwyg = "true";
defparam \accel|t4_s3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \accel|mult_inst|b_reg~6 (
// Equation(s):
// \accel|mult_inst|b_reg~6_combout  = (!\rst~input_o  & \accel|t4_s3 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [6]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~6 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_io_ibuf \C_i[7]~input (
	.i(C_i[7]),
	.ibar(gnd),
	.o(\C_i[7]~input0 ));
// synopsys translate_off
defparam \C_i[7]~input .bus_hold = "false";
defparam \C_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \accel|c_s1~7 (
// Equation(s):
// \accel|c_s1~7_combout  = (!\rst~input_o  & \C_i[7]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\C_i[7]~input0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|c_s1~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~7 .lut_mask = 16'h5050;
defparam \accel|c_s1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \accel|c_s1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[7] .is_wysiwyg = "true";
defparam \accel|c_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \accel|t2_s2[7]~44 (
// Equation(s):
// \accel|t2_s2[7]~44_combout  = ((\accel|c_s1 [7] $ (\accel|c_s1 [6] $ (!\accel|t2_s2[6]~43 )))) # (GND)
// \accel|t2_s2[7]~45  = CARRY((\accel|c_s1 [7] & ((\accel|c_s1 [6]) # (!\accel|t2_s2[6]~43 ))) # (!\accel|c_s1 [7] & (\accel|c_s1 [6] & !\accel|t2_s2[6]~43 )))

	.dataa(\accel|c_s1 [7]),
	.datab(\accel|c_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[6]~43 ),
	.combout(\accel|t2_s2[7]~44_combout ),
	.cout(\accel|t2_s2[7]~45 ));
// synopsys translate_off
defparam \accel|t2_s2[7]~44 .lut_mask = 16'h698E;
defparam \accel|t2_s2[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \accel|t2_s2[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[7] .is_wysiwyg = "true";
defparam \accel|t2_s2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \accel|t4_s3[7]~47 (
// Equation(s):
// \accel|t4_s3[7]~47_combout  = (\accel|t2_s2 [7] & (!\accel|t4_s3[6]~46 )) # (!\accel|t2_s2 [7] & ((\accel|t4_s3[6]~46 ) # (GND)))
// \accel|t4_s3[7]~48  = CARRY((!\accel|t4_s3[6]~46 ) # (!\accel|t2_s2 [7]))

	.dataa(\accel|t2_s2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[6]~46 ),
	.combout(\accel|t4_s3[7]~47_combout ),
	.cout(\accel|t4_s3[7]~48 ));
// synopsys translate_off
defparam \accel|t4_s3[7]~47 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \accel|t4_s3[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[7] .is_wysiwyg = "true";
defparam \accel|t4_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~7 (
// Equation(s):
// \accel|mult_inst|b_reg~7_combout  = (!\rst~input_o  & \accel|t4_s3 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [7]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~7 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_io_ibuf \C_i[8]~input (
	.i(C_i[8]),
	.ibar(gnd),
	.o(\C_i[8]~input0 ));
// synopsys translate_off
defparam \C_i[8]~input .bus_hold = "false";
defparam \C_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \accel|c_s1~8 (
// Equation(s):
// \accel|c_s1~8_combout  = (!\rst~input_o  & \C_i[8]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[8]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~8 .lut_mask = 16'h0F00;
defparam \accel|c_s1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \accel|c_s1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[8] .is_wysiwyg = "true";
defparam \accel|c_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \accel|t2_s2[8]~46 (
// Equation(s):
// \accel|t2_s2[8]~46_combout  = (\accel|c_s1 [8] & ((\accel|c_s1 [7] & (\accel|t2_s2[7]~45  & VCC)) # (!\accel|c_s1 [7] & (!\accel|t2_s2[7]~45 )))) # (!\accel|c_s1 [8] & ((\accel|c_s1 [7] & (!\accel|t2_s2[7]~45 )) # (!\accel|c_s1 [7] & ((\accel|t2_s2[7]~45 
// ) # (GND)))))
// \accel|t2_s2[8]~47  = CARRY((\accel|c_s1 [8] & (!\accel|c_s1 [7] & !\accel|t2_s2[7]~45 )) # (!\accel|c_s1 [8] & ((!\accel|t2_s2[7]~45 ) # (!\accel|c_s1 [7]))))

	.dataa(\accel|c_s1 [8]),
	.datab(\accel|c_s1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[7]~45 ),
	.combout(\accel|t2_s2[8]~46_combout ),
	.cout(\accel|t2_s2[8]~47 ));
// synopsys translate_off
defparam \accel|t2_s2[8]~46 .lut_mask = 16'h9617;
defparam \accel|t2_s2[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \accel|t2_s2[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[8] .is_wysiwyg = "true";
defparam \accel|t2_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \accel|t4_s3[8]~49 (
// Equation(s):
// \accel|t4_s3[8]~49_combout  = (\accel|t2_s2 [8] & (\accel|t4_s3[7]~48  $ (GND))) # (!\accel|t2_s2 [8] & (!\accel|t4_s3[7]~48  & VCC))
// \accel|t4_s3[8]~50  = CARRY((\accel|t2_s2 [8] & !\accel|t4_s3[7]~48 ))

	.dataa(\accel|t2_s2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[7]~48 ),
	.combout(\accel|t4_s3[8]~49_combout ),
	.cout(\accel|t4_s3[8]~50 ));
// synopsys translate_off
defparam \accel|t4_s3[8]~49 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \accel|t4_s3[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[8] .is_wysiwyg = "true";
defparam \accel|t4_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~8 (
// Equation(s):
// \accel|mult_inst|b_reg~8_combout  = (!\rst~input_o  & \accel|t4_s3 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [8]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~8 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_io_ibuf \C_i[9]~input (
	.i(C_i[9]),
	.ibar(gnd),
	.o(\C_i[9]~input0 ));
// synopsys translate_off
defparam \C_i[9]~input .bus_hold = "false";
defparam \C_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \accel|c_s1~9 (
// Equation(s):
// \accel|c_s1~9_combout  = (!\rst~input_o  & \C_i[9]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~9 .lut_mask = 16'h0F00;
defparam \accel|c_s1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \accel|c_s1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[9] .is_wysiwyg = "true";
defparam \accel|c_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \accel|t2_s2[9]~48 (
// Equation(s):
// \accel|t2_s2[9]~48_combout  = ((\accel|c_s1 [8] $ (\accel|c_s1 [9] $ (!\accel|t2_s2[8]~47 )))) # (GND)
// \accel|t2_s2[9]~49  = CARRY((\accel|c_s1 [8] & ((\accel|c_s1 [9]) # (!\accel|t2_s2[8]~47 ))) # (!\accel|c_s1 [8] & (\accel|c_s1 [9] & !\accel|t2_s2[8]~47 )))

	.dataa(\accel|c_s1 [8]),
	.datab(\accel|c_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[8]~47 ),
	.combout(\accel|t2_s2[9]~48_combout ),
	.cout(\accel|t2_s2[9]~49 ));
// synopsys translate_off
defparam \accel|t2_s2[9]~48 .lut_mask = 16'h698E;
defparam \accel|t2_s2[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \accel|t2_s2[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[9] .is_wysiwyg = "true";
defparam \accel|t2_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \accel|t4_s3[9]~51 (
// Equation(s):
// \accel|t4_s3[9]~51_combout  = (\accel|t2_s2 [9] & (!\accel|t4_s3[8]~50 )) # (!\accel|t2_s2 [9] & ((\accel|t4_s3[8]~50 ) # (GND)))
// \accel|t4_s3[9]~52  = CARRY((!\accel|t4_s3[8]~50 ) # (!\accel|t2_s2 [9]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[8]~50 ),
	.combout(\accel|t4_s3[9]~51_combout ),
	.cout(\accel|t4_s3[9]~52 ));
// synopsys translate_off
defparam \accel|t4_s3[9]~51 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \accel|t4_s3[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[9] .is_wysiwyg = "true";
defparam \accel|t4_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \accel|mult_inst|b_reg~9 (
// Equation(s):
// \accel|mult_inst|b_reg~9_combout  = (!\rst~input_o  & \accel|t4_s3 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [9]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~9 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_io_ibuf \C_i[10]~input (
	.i(C_i[10]),
	.ibar(gnd),
	.o(\C_i[10]~input0 ));
// synopsys translate_off
defparam \C_i[10]~input .bus_hold = "false";
defparam \C_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \accel|c_s1~10 (
// Equation(s):
// \accel|c_s1~10_combout  = (!\rst~input_o  & \C_i[10]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~10 .lut_mask = 16'h0F00;
defparam \accel|c_s1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \accel|c_s1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[10] .is_wysiwyg = "true";
defparam \accel|c_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \accel|t2_s2[10]~50 (
// Equation(s):
// \accel|t2_s2[10]~50_combout  = (\accel|c_s1 [10] & ((\accel|c_s1 [9] & (\accel|t2_s2[9]~49  & VCC)) # (!\accel|c_s1 [9] & (!\accel|t2_s2[9]~49 )))) # (!\accel|c_s1 [10] & ((\accel|c_s1 [9] & (!\accel|t2_s2[9]~49 )) # (!\accel|c_s1 [9] & 
// ((\accel|t2_s2[9]~49 ) # (GND)))))
// \accel|t2_s2[10]~51  = CARRY((\accel|c_s1 [10] & (!\accel|c_s1 [9] & !\accel|t2_s2[9]~49 )) # (!\accel|c_s1 [10] & ((!\accel|t2_s2[9]~49 ) # (!\accel|c_s1 [9]))))

	.dataa(\accel|c_s1 [10]),
	.datab(\accel|c_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[9]~49 ),
	.combout(\accel|t2_s2[10]~50_combout ),
	.cout(\accel|t2_s2[10]~51 ));
// synopsys translate_off
defparam \accel|t2_s2[10]~50 .lut_mask = 16'h9617;
defparam \accel|t2_s2[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \accel|t2_s2[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[10] .is_wysiwyg = "true";
defparam \accel|t2_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \accel|t4_s3[10]~53 (
// Equation(s):
// \accel|t4_s3[10]~53_combout  = (\accel|t2_s2 [10] & (\accel|t4_s3[9]~52  $ (GND))) # (!\accel|t2_s2 [10] & (!\accel|t4_s3[9]~52  & VCC))
// \accel|t4_s3[10]~54  = CARRY((\accel|t2_s2 [10] & !\accel|t4_s3[9]~52 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[9]~52 ),
	.combout(\accel|t4_s3[10]~53_combout ),
	.cout(\accel|t4_s3[10]~54 ));
// synopsys translate_off
defparam \accel|t4_s3[10]~53 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \accel|t4_s3[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[10] .is_wysiwyg = "true";
defparam \accel|t4_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \accel|mult_inst|b_reg~10 (
// Equation(s):
// \accel|mult_inst|b_reg~10_combout  = (!\rst~input_o  & \accel|t4_s3 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [10]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~10 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_io_ibuf \C_i[11]~input (
	.i(C_i[11]),
	.ibar(gnd),
	.o(\C_i[11]~input0 ));
// synopsys translate_off
defparam \C_i[11]~input .bus_hold = "false";
defparam \C_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \accel|c_s1~11 (
// Equation(s):
// \accel|c_s1~11_combout  = (!\rst~input_o  & \C_i[11]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~11 .lut_mask = 16'h0F00;
defparam \accel|c_s1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \accel|c_s1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[11] .is_wysiwyg = "true";
defparam \accel|c_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \accel|t2_s2[11]~52 (
// Equation(s):
// \accel|t2_s2[11]~52_combout  = ((\accel|c_s1 [10] $ (\accel|c_s1 [11] $ (!\accel|t2_s2[10]~51 )))) # (GND)
// \accel|t2_s2[11]~53  = CARRY((\accel|c_s1 [10] & ((\accel|c_s1 [11]) # (!\accel|t2_s2[10]~51 ))) # (!\accel|c_s1 [10] & (\accel|c_s1 [11] & !\accel|t2_s2[10]~51 )))

	.dataa(\accel|c_s1 [10]),
	.datab(\accel|c_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[10]~51 ),
	.combout(\accel|t2_s2[11]~52_combout ),
	.cout(\accel|t2_s2[11]~53 ));
// synopsys translate_off
defparam \accel|t2_s2[11]~52 .lut_mask = 16'h698E;
defparam \accel|t2_s2[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \accel|t2_s2[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[11] .is_wysiwyg = "true";
defparam \accel|t2_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \accel|t4_s3[11]~55 (
// Equation(s):
// \accel|t4_s3[11]~55_combout  = (\accel|t2_s2 [11] & (!\accel|t4_s3[10]~54 )) # (!\accel|t2_s2 [11] & ((\accel|t4_s3[10]~54 ) # (GND)))
// \accel|t4_s3[11]~56  = CARRY((!\accel|t4_s3[10]~54 ) # (!\accel|t2_s2 [11]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[10]~54 ),
	.combout(\accel|t4_s3[11]~55_combout ),
	.cout(\accel|t4_s3[11]~56 ));
// synopsys translate_off
defparam \accel|t4_s3[11]~55 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \accel|t4_s3[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[11] .is_wysiwyg = "true";
defparam \accel|t4_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~11 (
// Equation(s):
// \accel|mult_inst|b_reg~11_combout  = (\accel|t4_s3 [11] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [11]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~11 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_io_ibuf \C_i[12]~input (
	.i(C_i[12]),
	.ibar(gnd),
	.o(\C_i[12]~input0 ));
// synopsys translate_off
defparam \C_i[12]~input .bus_hold = "false";
defparam \C_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \accel|c_s1~12 (
// Equation(s):
// \accel|c_s1~12_combout  = (!\rst~input_o  & \C_i[12]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[12]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~12 .lut_mask = 16'h0F00;
defparam \accel|c_s1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \accel|c_s1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[12] .is_wysiwyg = "true";
defparam \accel|c_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \accel|t2_s2[12]~54 (
// Equation(s):
// \accel|t2_s2[12]~54_combout  = (\accel|c_s1 [12] & ((\accel|c_s1 [11] & (\accel|t2_s2[11]~53  & VCC)) # (!\accel|c_s1 [11] & (!\accel|t2_s2[11]~53 )))) # (!\accel|c_s1 [12] & ((\accel|c_s1 [11] & (!\accel|t2_s2[11]~53 )) # (!\accel|c_s1 [11] & 
// ((\accel|t2_s2[11]~53 ) # (GND)))))
// \accel|t2_s2[12]~55  = CARRY((\accel|c_s1 [12] & (!\accel|c_s1 [11] & !\accel|t2_s2[11]~53 )) # (!\accel|c_s1 [12] & ((!\accel|t2_s2[11]~53 ) # (!\accel|c_s1 [11]))))

	.dataa(\accel|c_s1 [12]),
	.datab(\accel|c_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[11]~53 ),
	.combout(\accel|t2_s2[12]~54_combout ),
	.cout(\accel|t2_s2[12]~55 ));
// synopsys translate_off
defparam \accel|t2_s2[12]~54 .lut_mask = 16'h9617;
defparam \accel|t2_s2[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \accel|t2_s2[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[12] .is_wysiwyg = "true";
defparam \accel|t2_s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \accel|t4_s3[12]~57 (
// Equation(s):
// \accel|t4_s3[12]~57_combout  = (\accel|t2_s2 [12] & (\accel|t4_s3[11]~56  $ (GND))) # (!\accel|t2_s2 [12] & (!\accel|t4_s3[11]~56  & VCC))
// \accel|t4_s3[12]~58  = CARRY((\accel|t2_s2 [12] & !\accel|t4_s3[11]~56 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[11]~56 ),
	.combout(\accel|t4_s3[12]~57_combout ),
	.cout(\accel|t4_s3[12]~58 ));
// synopsys translate_off
defparam \accel|t4_s3[12]~57 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \accel|t4_s3[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[12] .is_wysiwyg = "true";
defparam \accel|t4_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \accel|mult_inst|b_reg~12 (
// Equation(s):
// \accel|mult_inst|b_reg~12_combout  = (!\rst~input_o  & \accel|t4_s3 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [12]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~12 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_io_ibuf \C_i[13]~input (
	.i(C_i[13]),
	.ibar(gnd),
	.o(\C_i[13]~input0 ));
// synopsys translate_off
defparam \C_i[13]~input .bus_hold = "false";
defparam \C_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \accel|c_s1~13 (
// Equation(s):
// \accel|c_s1~13_combout  = (\C_i[13]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\C_i[13]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|c_s1~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~13 .lut_mask = 16'h0C0C;
defparam \accel|c_s1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \accel|c_s1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[13] .is_wysiwyg = "true";
defparam \accel|c_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \accel|t2_s2[13]~56 (
// Equation(s):
// \accel|t2_s2[13]~56_combout  = ((\accel|c_s1 [12] $ (\accel|c_s1 [13] $ (!\accel|t2_s2[12]~55 )))) # (GND)
// \accel|t2_s2[13]~57  = CARRY((\accel|c_s1 [12] & ((\accel|c_s1 [13]) # (!\accel|t2_s2[12]~55 ))) # (!\accel|c_s1 [12] & (\accel|c_s1 [13] & !\accel|t2_s2[12]~55 )))

	.dataa(\accel|c_s1 [12]),
	.datab(\accel|c_s1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[12]~55 ),
	.combout(\accel|t2_s2[13]~56_combout ),
	.cout(\accel|t2_s2[13]~57 ));
// synopsys translate_off
defparam \accel|t2_s2[13]~56 .lut_mask = 16'h698E;
defparam \accel|t2_s2[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \accel|t2_s2[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[13] .is_wysiwyg = "true";
defparam \accel|t2_s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \accel|t4_s3[13]~59 (
// Equation(s):
// \accel|t4_s3[13]~59_combout  = (\accel|t2_s2 [13] & (!\accel|t4_s3[12]~58 )) # (!\accel|t2_s2 [13] & ((\accel|t4_s3[12]~58 ) # (GND)))
// \accel|t4_s3[13]~60  = CARRY((!\accel|t4_s3[12]~58 ) # (!\accel|t2_s2 [13]))

	.dataa(\accel|t2_s2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[12]~58 ),
	.combout(\accel|t4_s3[13]~59_combout ),
	.cout(\accel|t4_s3[13]~60 ));
// synopsys translate_off
defparam \accel|t4_s3[13]~59 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \accel|t4_s3[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[13] .is_wysiwyg = "true";
defparam \accel|t4_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \accel|mult_inst|b_reg~13 (
// Equation(s):
// \accel|mult_inst|b_reg~13_combout  = (!\rst~input_o  & \accel|t4_s3 [13])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t4_s3 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~13 .lut_mask = 16'h5050;
defparam \accel|mult_inst|b_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_io_ibuf \C_i[14]~input (
	.i(C_i[14]),
	.ibar(gnd),
	.o(\C_i[14]~input0 ));
// synopsys translate_off
defparam \C_i[14]~input .bus_hold = "false";
defparam \C_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \accel|c_s1~14 (
// Equation(s):
// \accel|c_s1~14_combout  = (!\rst~input_o  & \C_i[14]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~14 .lut_mask = 16'h0F00;
defparam \accel|c_s1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \accel|c_s1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[14] .is_wysiwyg = "true";
defparam \accel|c_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \accel|t2_s2[14]~58 (
// Equation(s):
// \accel|t2_s2[14]~58_combout  = (\accel|c_s1 [14] & ((\accel|c_s1 [13] & (\accel|t2_s2[13]~57  & VCC)) # (!\accel|c_s1 [13] & (!\accel|t2_s2[13]~57 )))) # (!\accel|c_s1 [14] & ((\accel|c_s1 [13] & (!\accel|t2_s2[13]~57 )) # (!\accel|c_s1 [13] & 
// ((\accel|t2_s2[13]~57 ) # (GND)))))
// \accel|t2_s2[14]~59  = CARRY((\accel|c_s1 [14] & (!\accel|c_s1 [13] & !\accel|t2_s2[13]~57 )) # (!\accel|c_s1 [14] & ((!\accel|t2_s2[13]~57 ) # (!\accel|c_s1 [13]))))

	.dataa(\accel|c_s1 [14]),
	.datab(\accel|c_s1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[13]~57 ),
	.combout(\accel|t2_s2[14]~58_combout ),
	.cout(\accel|t2_s2[14]~59 ));
// synopsys translate_off
defparam \accel|t2_s2[14]~58 .lut_mask = 16'h9617;
defparam \accel|t2_s2[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \accel|t2_s2[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[14] .is_wysiwyg = "true";
defparam \accel|t2_s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \accel|t4_s3[14]~61 (
// Equation(s):
// \accel|t4_s3[14]~61_combout  = (\accel|t2_s2 [14] & (\accel|t4_s3[13]~60  $ (GND))) # (!\accel|t2_s2 [14] & (!\accel|t4_s3[13]~60  & VCC))
// \accel|t4_s3[14]~62  = CARRY((\accel|t2_s2 [14] & !\accel|t4_s3[13]~60 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[13]~60 ),
	.combout(\accel|t4_s3[14]~61_combout ),
	.cout(\accel|t4_s3[14]~62 ));
// synopsys translate_off
defparam \accel|t4_s3[14]~61 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \accel|t4_s3[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[14] .is_wysiwyg = "true";
defparam \accel|t4_s3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~14 (
// Equation(s):
// \accel|mult_inst|b_reg~14_combout  = (!\rst~input_o  & \accel|t4_s3 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [14]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~14 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_io_ibuf \C_i[15]~input (
	.i(C_i[15]),
	.ibar(gnd),
	.o(\C_i[15]~input0 ));
// synopsys translate_off
defparam \C_i[15]~input .bus_hold = "false";
defparam \C_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \accel|c_s1~15 (
// Equation(s):
// \accel|c_s1~15_combout  = (!\rst~input_o  & \C_i[15]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\C_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~15 .lut_mask = 16'h0F00;
defparam \accel|c_s1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \accel|c_s1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[15] .is_wysiwyg = "true";
defparam \accel|c_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \accel|t2_s2[15]~60 (
// Equation(s):
// \accel|t2_s2[15]~60_combout  = ((\accel|c_s1 [14] $ (\accel|c_s1 [15] $ (!\accel|t2_s2[14]~59 )))) # (GND)
// \accel|t2_s2[15]~61  = CARRY((\accel|c_s1 [14] & ((\accel|c_s1 [15]) # (!\accel|t2_s2[14]~59 ))) # (!\accel|c_s1 [14] & (\accel|c_s1 [15] & !\accel|t2_s2[14]~59 )))

	.dataa(\accel|c_s1 [14]),
	.datab(\accel|c_s1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[14]~59 ),
	.combout(\accel|t2_s2[15]~60_combout ),
	.cout(\accel|t2_s2[15]~61 ));
// synopsys translate_off
defparam \accel|t2_s2[15]~60 .lut_mask = 16'h698E;
defparam \accel|t2_s2[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \accel|t2_s2[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[15] .is_wysiwyg = "true";
defparam \accel|t2_s2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \accel|t4_s3[15]~63 (
// Equation(s):
// \accel|t4_s3[15]~63_combout  = (\accel|t2_s2 [15] & (!\accel|t4_s3[14]~62 )) # (!\accel|t2_s2 [15] & ((\accel|t4_s3[14]~62 ) # (GND)))
// \accel|t4_s3[15]~64  = CARRY((!\accel|t4_s3[14]~62 ) # (!\accel|t2_s2 [15]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[14]~62 ),
	.combout(\accel|t4_s3[15]~63_combout ),
	.cout(\accel|t4_s3[15]~64 ));
// synopsys translate_off
defparam \accel|t4_s3[15]~63 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \accel|t4_s3[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[15] .is_wysiwyg = "true";
defparam \accel|t4_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~15 (
// Equation(s):
// \accel|mult_inst|b_reg~15_combout  = (!\rst~input_o  & \accel|t4_s3 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [15]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~15 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_io_ibuf \C_i[16]~input (
	.i(C_i[16]),
	.ibar(gnd),
	.o(\C_i[16]~input0 ));
// synopsys translate_off
defparam \C_i[16]~input .bus_hold = "false";
defparam \C_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \accel|c_s1~16 (
// Equation(s):
// \accel|c_s1~16_combout  = (!\rst~input_o  & \C_i[16]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~16 .lut_mask = 16'h5500;
defparam \accel|c_s1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \accel|c_s1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[16] .is_wysiwyg = "true";
defparam \accel|c_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \accel|t2_s2[16]~62 (
// Equation(s):
// \accel|t2_s2[16]~62_combout  = (\accel|c_s1 [16] & ((\accel|c_s1 [15] & (\accel|t2_s2[15]~61  & VCC)) # (!\accel|c_s1 [15] & (!\accel|t2_s2[15]~61 )))) # (!\accel|c_s1 [16] & ((\accel|c_s1 [15] & (!\accel|t2_s2[15]~61 )) # (!\accel|c_s1 [15] & 
// ((\accel|t2_s2[15]~61 ) # (GND)))))
// \accel|t2_s2[16]~63  = CARRY((\accel|c_s1 [16] & (!\accel|c_s1 [15] & !\accel|t2_s2[15]~61 )) # (!\accel|c_s1 [16] & ((!\accel|t2_s2[15]~61 ) # (!\accel|c_s1 [15]))))

	.dataa(\accel|c_s1 [16]),
	.datab(\accel|c_s1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[15]~61 ),
	.combout(\accel|t2_s2[16]~62_combout ),
	.cout(\accel|t2_s2[16]~63 ));
// synopsys translate_off
defparam \accel|t2_s2[16]~62 .lut_mask = 16'h9617;
defparam \accel|t2_s2[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \accel|t2_s2[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[16] .is_wysiwyg = "true";
defparam \accel|t2_s2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \accel|t4_s3[16]~65 (
// Equation(s):
// \accel|t4_s3[16]~65_combout  = (\accel|t2_s2 [16] & (\accel|t4_s3[15]~64  $ (GND))) # (!\accel|t2_s2 [16] & (!\accel|t4_s3[15]~64  & VCC))
// \accel|t4_s3[16]~66  = CARRY((\accel|t2_s2 [16] & !\accel|t4_s3[15]~64 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[15]~64 ),
	.combout(\accel|t4_s3[16]~65_combout ),
	.cout(\accel|t4_s3[16]~66 ));
// synopsys translate_off
defparam \accel|t4_s3[16]~65 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \accel|t4_s3[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[16] .is_wysiwyg = "true";
defparam \accel|t4_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \accel|mult_inst|b_reg~16 (
// Equation(s):
// \accel|mult_inst|b_reg~16_combout  = (\accel|t4_s3 [16] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [16]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~16 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_io_ibuf \C_i[17]~input (
	.i(C_i[17]),
	.ibar(gnd),
	.o(\C_i[17]~input0 ));
// synopsys translate_off
defparam \C_i[17]~input .bus_hold = "false";
defparam \C_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \accel|c_s1~17 (
// Equation(s):
// \accel|c_s1~17_combout  = (!\rst~input_o  & \C_i[17]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~17 .lut_mask = 16'h5500;
defparam \accel|c_s1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \accel|c_s1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[17] .is_wysiwyg = "true";
defparam \accel|c_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \accel|t2_s2[17]~64 (
// Equation(s):
// \accel|t2_s2[17]~64_combout  = ((\accel|c_s1 [16] $ (\accel|c_s1 [17] $ (!\accel|t2_s2[16]~63 )))) # (GND)
// \accel|t2_s2[17]~65  = CARRY((\accel|c_s1 [16] & ((\accel|c_s1 [17]) # (!\accel|t2_s2[16]~63 ))) # (!\accel|c_s1 [16] & (\accel|c_s1 [17] & !\accel|t2_s2[16]~63 )))

	.dataa(\accel|c_s1 [16]),
	.datab(\accel|c_s1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[16]~63 ),
	.combout(\accel|t2_s2[17]~64_combout ),
	.cout(\accel|t2_s2[17]~65 ));
// synopsys translate_off
defparam \accel|t2_s2[17]~64 .lut_mask = 16'h698E;
defparam \accel|t2_s2[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \accel|t2_s2[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[17] .is_wysiwyg = "true";
defparam \accel|t2_s2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \accel|t4_s3[17]~67 (
// Equation(s):
// \accel|t4_s3[17]~67_combout  = (\accel|t2_s2 [17] & (!\accel|t4_s3[16]~66 )) # (!\accel|t2_s2 [17] & ((\accel|t4_s3[16]~66 ) # (GND)))
// \accel|t4_s3[17]~68  = CARRY((!\accel|t4_s3[16]~66 ) # (!\accel|t2_s2 [17]))

	.dataa(\accel|t2_s2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[16]~66 ),
	.combout(\accel|t4_s3[17]~67_combout ),
	.cout(\accel|t4_s3[17]~68 ));
// synopsys translate_off
defparam \accel|t4_s3[17]~67 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \accel|t4_s3[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[17] .is_wysiwyg = "true";
defparam \accel|t4_s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~17 (
// Equation(s):
// \accel|mult_inst|b_reg~17_combout  = (!\rst~input_o  & \accel|t4_s3 [17])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [17]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~17 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y9_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y9_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \accel|mult_inst|p_out[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[1] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \accel|valid_s3~0 (
// Equation(s):
// \accel|valid_s3~0_combout  = (!\rst~input_o  & \accel|valid_s2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|valid_s2~q ),
	.cin(gnd),
	.combout(\accel|valid_s3~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s3~0 .lut_mask = 16'h0F00;
defparam \accel|valid_s3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \accel|valid_s3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|valid_s3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s3 .is_wysiwyg = "true";
defparam \accel|valid_s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \accel|valid_s4~0 (
// Equation(s):
// \accel|valid_s4~0_combout  = (!\rst~input_o  & \accel|valid_s3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|valid_s3~q ),
	.cin(gnd),
	.combout(\accel|valid_s4~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s4~0 .lut_mask = 16'h0F00;
defparam \accel|valid_s4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \accel|valid_s4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|valid_s4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s4 .is_wysiwyg = "true";
defparam \accel|valid_s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \accel|t6_s5[19]~66 (
// Equation(s):
// \accel|t6_s5[19]~66_combout  = (\rst~input_o ) # (\accel|valid_s4~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|valid_s4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t6_s5[19]~66_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t6_s5[19]~66 .lut_mask = 16'hFAFA;
defparam \accel|t6_s5[19]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \accel|t6_s5[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|p_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[1] .is_wysiwyg = "true";
defparam \accel|t6_s5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \accel|q_reg~0 (
// Equation(s):
// \accel|q_reg~0_combout  = (!\rst~input_o  & \accel|t6_s5 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [1]),
	.cin(gnd),
	.combout(\accel|q_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~0 .lut_mask = 16'h0F00;
defparam \accel|q_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \accel|valid_s5~0 (
// Equation(s):
// \accel|valid_s5~0_combout  = (!\rst~input_o  & \accel|valid_s4~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|valid_s4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|valid_s5~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s5~0 .lut_mask = 16'h5050;
defparam \accel|valid_s5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \accel|valid_s5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|valid_s5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s5 .is_wysiwyg = "true";
defparam \accel|valid_s5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \accel|q_reg[1]~1 (
// Equation(s):
// \accel|q_reg[1]~1_combout  = (\accel|valid_s5~q ) # (\rst~input_o )

	.dataa(gnd),
	.datab(\accel|valid_s5~q ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[1]~1 .lut_mask = 16'hFCFC;
defparam \accel|q_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \accel|q_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[0] .is_wysiwyg = "true";
defparam \accel|q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_io_ibuf \D_i[0]~input (
	.i(D_i[0]),
	.ibar(gnd),
	.o(\D_i[0]~input0 ));
// synopsys translate_off
defparam \D_i[0]~input .bus_hold = "false";
defparam \D_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \accel|d_s1~0 (
// Equation(s):
// \accel|d_s1~0_combout  = (\D_i[0]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\D_i[0]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~0 .lut_mask = 16'h0C0C;
defparam \accel|d_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \accel|d_s1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[0] .is_wysiwyg = "true";
defparam \accel|d_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \accel|t3_s2~0 (
// Equation(s):
// \accel|t3_s2~0_combout  = (!\rst~input_o  & \accel|d_s1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [0]),
	.cin(gnd),
	.combout(\accel|t3_s2~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~0 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \accel|t3_s2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[2] .is_wysiwyg = "true";
defparam \accel|t3_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \accel|t3_s3~0 (
// Equation(s):
// \accel|t3_s3~0_combout  = (!\rst~input_o  & \accel|t3_s2 [2])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~0 .lut_mask = 16'h5050;
defparam \accel|t3_s3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \accel|t3_s3[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[2] .is_wysiwyg = "true";
defparam \accel|t3_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \accel|t3_s4~0 (
// Equation(s):
// \accel|t3_s4~0_combout  = (!\rst~input_o  & \accel|t3_s3 [2])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [2]),
	.cin(gnd),
	.combout(\accel|t3_s4~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~0 .lut_mask = 16'h3300;
defparam \accel|t3_s4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \accel|t3_s4[33]~1 (
// Equation(s):
// \accel|t3_s4[33]~1_combout  = (\rst~input_o ) # (\accel|valid_s3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|valid_s3~q ),
	.cin(gnd),
	.combout(\accel|t3_s4[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[33]~1 .lut_mask = 16'hFFF0;
defparam \accel|t3_s4[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \accel|t3_s4[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[2] .is_wysiwyg = "true";
defparam \accel|t3_s4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \accel|mult_inst|p_out[2]~feeder (
// Equation(s):
// \accel|mult_inst|p_out[2]~feeder_combout  = \accel|mult_inst|Mult0|auto_generated|w569w [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|mult_inst|Mult0|auto_generated|w569w [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|p_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|p_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \accel|mult_inst|p_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \accel|mult_inst|p_out[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|p_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[2] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \accel|t6_s5[2]~67 (
// Equation(s):
// \accel|t6_s5[2]~67_combout  = (\accel|t3_s4 [2] & (\accel|mult_inst|p_out [2] $ (VCC))) # (!\accel|t3_s4 [2] & ((\accel|mult_inst|p_out [2]) # (GND)))
// \accel|t6_s5[2]~68  = CARRY((\accel|mult_inst|p_out [2]) # (!\accel|t3_s4 [2]))

	.dataa(\accel|t3_s4 [2]),
	.datab(\accel|mult_inst|p_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t6_s5[2]~67_combout ),
	.cout(\accel|t6_s5[2]~68 ));
// synopsys translate_off
defparam \accel|t6_s5[2]~67 .lut_mask = 16'h66DD;
defparam \accel|t6_s5[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \accel|t6_s5[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[2]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[2] .is_wysiwyg = "true";
defparam \accel|t6_s5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \accel|q_reg~2 (
// Equation(s):
// \accel|q_reg~2_combout  = (!\rst~input_o  & \accel|t6_s5 [2])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [2]),
	.cin(gnd),
	.combout(\accel|q_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~2 .lut_mask = 16'h5500;
defparam \accel|q_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \accel|q_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[1] .is_wysiwyg = "true";
defparam \accel|q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_io_ibuf \D_i[1]~input (
	.i(D_i[1]),
	.ibar(gnd),
	.o(\D_i[1]~input0 ));
// synopsys translate_off
defparam \D_i[1]~input .bus_hold = "false";
defparam \D_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \accel|d_s1~1 (
// Equation(s):
// \accel|d_s1~1_combout  = (!\rst~input_o  & \D_i[1]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[1]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~1 .lut_mask = 16'h0F00;
defparam \accel|d_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \accel|d_s1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[1] .is_wysiwyg = "true";
defparam \accel|d_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \accel|t3_s2~1 (
// Equation(s):
// \accel|t3_s2~1_combout  = (!\rst~input_o  & \accel|d_s1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [1]),
	.cin(gnd),
	.combout(\accel|t3_s2~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~1 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \accel|t3_s2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[3] .is_wysiwyg = "true";
defparam \accel|t3_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \accel|t3_s3~1 (
// Equation(s):
// \accel|t3_s3~1_combout  = (!\rst~input_o  & \accel|t3_s2 [3])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~1 .lut_mask = 16'h5050;
defparam \accel|t3_s3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \accel|t3_s3[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[3] .is_wysiwyg = "true";
defparam \accel|t3_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \accel|t3_s4~2 (
// Equation(s):
// \accel|t3_s4~2_combout  = (!\rst~input_o  & \accel|t3_s3 [3])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [3]),
	.cin(gnd),
	.combout(\accel|t3_s4~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~2 .lut_mask = 16'h3300;
defparam \accel|t3_s4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \accel|t3_s4[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[3] .is_wysiwyg = "true";
defparam \accel|t3_s4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \accel|mult_inst|p_out[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[3] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \accel|t6_s5[3]~69 (
// Equation(s):
// \accel|t6_s5[3]~69_combout  = (\accel|t3_s4 [3] & ((\accel|mult_inst|p_out [3] & (!\accel|t6_s5[2]~68 )) # (!\accel|mult_inst|p_out [3] & ((\accel|t6_s5[2]~68 ) # (GND))))) # (!\accel|t3_s4 [3] & ((\accel|mult_inst|p_out [3] & (\accel|t6_s5[2]~68  & VCC)) 
// # (!\accel|mult_inst|p_out [3] & (!\accel|t6_s5[2]~68 ))))
// \accel|t6_s5[3]~70  = CARRY((\accel|t3_s4 [3] & ((!\accel|t6_s5[2]~68 ) # (!\accel|mult_inst|p_out [3]))) # (!\accel|t3_s4 [3] & (!\accel|mult_inst|p_out [3] & !\accel|t6_s5[2]~68 )))

	.dataa(\accel|t3_s4 [3]),
	.datab(\accel|mult_inst|p_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[2]~68 ),
	.combout(\accel|t6_s5[3]~69_combout ),
	.cout(\accel|t6_s5[3]~70 ));
// synopsys translate_off
defparam \accel|t6_s5[3]~69 .lut_mask = 16'h692B;
defparam \accel|t6_s5[3]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \accel|t6_s5[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[3]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[3] .is_wysiwyg = "true";
defparam \accel|t6_s5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \accel|q_reg~3 (
// Equation(s):
// \accel|q_reg~3_combout  = (\accel|t6_s5 [3] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [3]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~3 .lut_mask = 16'h00F0;
defparam \accel|q_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \accel|q_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[2] .is_wysiwyg = "true";
defparam \accel|q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_io_ibuf \D_i[2]~input (
	.i(D_i[2]),
	.ibar(gnd),
	.o(\D_i[2]~input0 ));
// synopsys translate_off
defparam \D_i[2]~input .bus_hold = "false";
defparam \D_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \accel|d_s1~2 (
// Equation(s):
// \accel|d_s1~2_combout  = (\D_i[2]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\D_i[2]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~2 .lut_mask = 16'h0C0C;
defparam \accel|d_s1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \accel|d_s1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[2] .is_wysiwyg = "true";
defparam \accel|d_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \accel|t3_s2~2 (
// Equation(s):
// \accel|t3_s2~2_combout  = (!\rst~input_o  & \accel|d_s1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [2]),
	.cin(gnd),
	.combout(\accel|t3_s2~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~2 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \accel|t3_s2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[4] .is_wysiwyg = "true";
defparam \accel|t3_s2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \accel|t3_s3~2 (
// Equation(s):
// \accel|t3_s3~2_combout  = (!\rst~input_o  & \accel|t3_s2 [4])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~2 .lut_mask = 16'h5050;
defparam \accel|t3_s3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \accel|t3_s3[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[4] .is_wysiwyg = "true";
defparam \accel|t3_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \accel|t3_s4~3 (
// Equation(s):
// \accel|t3_s4~3_combout  = (\accel|t3_s3 [4] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [4]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~3 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \accel|t3_s4[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[4] .is_wysiwyg = "true";
defparam \accel|t3_s4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \accel|mult_inst|p_out[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[4] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \accel|t6_s5[4]~71 (
// Equation(s):
// \accel|t6_s5[4]~71_combout  = ((\accel|t3_s4 [4] $ (\accel|mult_inst|p_out [4] $ (\accel|t6_s5[3]~70 )))) # (GND)
// \accel|t6_s5[4]~72  = CARRY((\accel|t3_s4 [4] & (\accel|mult_inst|p_out [4] & !\accel|t6_s5[3]~70 )) # (!\accel|t3_s4 [4] & ((\accel|mult_inst|p_out [4]) # (!\accel|t6_s5[3]~70 ))))

	.dataa(\accel|t3_s4 [4]),
	.datab(\accel|mult_inst|p_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[3]~70 ),
	.combout(\accel|t6_s5[4]~71_combout ),
	.cout(\accel|t6_s5[4]~72 ));
// synopsys translate_off
defparam \accel|t6_s5[4]~71 .lut_mask = 16'h964D;
defparam \accel|t6_s5[4]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \accel|t6_s5[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[4]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[4] .is_wysiwyg = "true";
defparam \accel|t6_s5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \accel|q_reg~4 (
// Equation(s):
// \accel|q_reg~4_combout  = (\accel|t6_s5 [4] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [4]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~4 .lut_mask = 16'h00F0;
defparam \accel|q_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \accel|q_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[3] .is_wysiwyg = "true";
defparam \accel|q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \accel|mult_inst|p_out[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[5] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_io_ibuf \D_i[3]~input (
	.i(D_i[3]),
	.ibar(gnd),
	.o(\D_i[3]~input0 ));
// synopsys translate_off
defparam \D_i[3]~input .bus_hold = "false";
defparam \D_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \accel|d_s1~3 (
// Equation(s):
// \accel|d_s1~3_combout  = (\D_i[3]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\D_i[3]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~3 .lut_mask = 16'h0C0C;
defparam \accel|d_s1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \accel|d_s1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[3] .is_wysiwyg = "true";
defparam \accel|d_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \accel|t3_s2~3 (
// Equation(s):
// \accel|t3_s2~3_combout  = (!\rst~input_o  & \accel|d_s1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [3]),
	.cin(gnd),
	.combout(\accel|t3_s2~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~3 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \accel|t3_s2[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[5] .is_wysiwyg = "true";
defparam \accel|t3_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \accel|t3_s3~3 (
// Equation(s):
// \accel|t3_s3~3_combout  = (!\rst~input_o  & \accel|t3_s2 [5])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~3 .lut_mask = 16'h5050;
defparam \accel|t3_s3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \accel|t3_s3[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[5] .is_wysiwyg = "true";
defparam \accel|t3_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \accel|t3_s4~4 (
// Equation(s):
// \accel|t3_s4~4_combout  = (\accel|t3_s3 [5] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [5]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~4 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \accel|t3_s4[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[5] .is_wysiwyg = "true";
defparam \accel|t3_s4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \accel|t6_s5[5]~73 (
// Equation(s):
// \accel|t6_s5[5]~73_combout  = (\accel|mult_inst|p_out [5] & ((\accel|t3_s4 [5] & (!\accel|t6_s5[4]~72 )) # (!\accel|t3_s4 [5] & (\accel|t6_s5[4]~72  & VCC)))) # (!\accel|mult_inst|p_out [5] & ((\accel|t3_s4 [5] & ((\accel|t6_s5[4]~72 ) # (GND))) # 
// (!\accel|t3_s4 [5] & (!\accel|t6_s5[4]~72 ))))
// \accel|t6_s5[5]~74  = CARRY((\accel|mult_inst|p_out [5] & (\accel|t3_s4 [5] & !\accel|t6_s5[4]~72 )) # (!\accel|mult_inst|p_out [5] & ((\accel|t3_s4 [5]) # (!\accel|t6_s5[4]~72 ))))

	.dataa(\accel|mult_inst|p_out [5]),
	.datab(\accel|t3_s4 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[4]~72 ),
	.combout(\accel|t6_s5[5]~73_combout ),
	.cout(\accel|t6_s5[5]~74 ));
// synopsys translate_off
defparam \accel|t6_s5[5]~73 .lut_mask = 16'h694D;
defparam \accel|t6_s5[5]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \accel|t6_s5[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[5]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[5] .is_wysiwyg = "true";
defparam \accel|t6_s5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \accel|q_reg~5 (
// Equation(s):
// \accel|q_reg~5_combout  = (!\rst~input_o  & \accel|t6_s5 [5])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [5]),
	.cin(gnd),
	.combout(\accel|q_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~5 .lut_mask = 16'h5500;
defparam \accel|q_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \accel|q_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[4] .is_wysiwyg = "true";
defparam \accel|q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \accel|mult_inst|p_out[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[6] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_io_ibuf \D_i[4]~input (
	.i(D_i[4]),
	.ibar(gnd),
	.o(\D_i[4]~input0 ));
// synopsys translate_off
defparam \D_i[4]~input .bus_hold = "false";
defparam \D_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \accel|d_s1~4 (
// Equation(s):
// \accel|d_s1~4_combout  = (\D_i[4]~input0  & !\rst~input_o )

	.dataa(\D_i[4]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~4 .lut_mask = 16'h0A0A;
defparam \accel|d_s1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \accel|d_s1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[4] .is_wysiwyg = "true";
defparam \accel|d_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \accel|t3_s2~4 (
// Equation(s):
// \accel|t3_s2~4_combout  = (!\rst~input_o  & \accel|d_s1 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [4]),
	.cin(gnd),
	.combout(\accel|t3_s2~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~4 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \accel|t3_s2[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[6] .is_wysiwyg = "true";
defparam \accel|t3_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \accel|t3_s3~4 (
// Equation(s):
// \accel|t3_s3~4_combout  = (!\rst~input_o  & \accel|t3_s2 [6])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~4 .lut_mask = 16'h5050;
defparam \accel|t3_s3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \accel|t3_s3[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[6] .is_wysiwyg = "true";
defparam \accel|t3_s3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \accel|t3_s4~5 (
// Equation(s):
// \accel|t3_s4~5_combout  = (!\rst~input_o  & \accel|t3_s3 [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [6]),
	.cin(gnd),
	.combout(\accel|t3_s4~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~5 .lut_mask = 16'h3300;
defparam \accel|t3_s4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \accel|t3_s4[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[6] .is_wysiwyg = "true";
defparam \accel|t3_s4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \accel|t6_s5[6]~75 (
// Equation(s):
// \accel|t6_s5[6]~75_combout  = ((\accel|mult_inst|p_out [6] $ (\accel|t3_s4 [6] $ (\accel|t6_s5[5]~74 )))) # (GND)
// \accel|t6_s5[6]~76  = CARRY((\accel|mult_inst|p_out [6] & ((!\accel|t6_s5[5]~74 ) # (!\accel|t3_s4 [6]))) # (!\accel|mult_inst|p_out [6] & (!\accel|t3_s4 [6] & !\accel|t6_s5[5]~74 )))

	.dataa(\accel|mult_inst|p_out [6]),
	.datab(\accel|t3_s4 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[5]~74 ),
	.combout(\accel|t6_s5[6]~75_combout ),
	.cout(\accel|t6_s5[6]~76 ));
// synopsys translate_off
defparam \accel|t6_s5[6]~75 .lut_mask = 16'h962B;
defparam \accel|t6_s5[6]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \accel|t6_s5[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[6]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[6] .is_wysiwyg = "true";
defparam \accel|t6_s5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \accel|q_reg~6 (
// Equation(s):
// \accel|q_reg~6_combout  = (!\rst~input_o  & \accel|t6_s5 [6])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [6]),
	.cin(gnd),
	.combout(\accel|q_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~6 .lut_mask = 16'h5500;
defparam \accel|q_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \accel|q_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[5] .is_wysiwyg = "true";
defparam \accel|q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_io_ibuf \D_i[5]~input (
	.i(D_i[5]),
	.ibar(gnd),
	.o(\D_i[5]~input0 ));
// synopsys translate_off
defparam \D_i[5]~input .bus_hold = "false";
defparam \D_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \accel|d_s1~5 (
// Equation(s):
// \accel|d_s1~5_combout  = (!\rst~input_o  & \D_i[5]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~5 .lut_mask = 16'h0F00;
defparam \accel|d_s1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \accel|d_s1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[5] .is_wysiwyg = "true";
defparam \accel|d_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \accel|t3_s2~5 (
// Equation(s):
// \accel|t3_s2~5_combout  = (!\rst~input_o  & \accel|d_s1 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [5]),
	.cin(gnd),
	.combout(\accel|t3_s2~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~5 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \accel|t3_s2[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[7] .is_wysiwyg = "true";
defparam \accel|t3_s2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \accel|t3_s3~5 (
// Equation(s):
// \accel|t3_s3~5_combout  = (\accel|t3_s2 [7] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t3_s2 [7]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~5 .lut_mask = 16'h0C0C;
defparam \accel|t3_s3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \accel|t3_s3[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[7] .is_wysiwyg = "true";
defparam \accel|t3_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \accel|t3_s4~6 (
// Equation(s):
// \accel|t3_s4~6_combout  = (!\rst~input_o  & \accel|t3_s3 [7])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [7]),
	.cin(gnd),
	.combout(\accel|t3_s4~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~6 .lut_mask = 16'h3300;
defparam \accel|t3_s4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \accel|t3_s4[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[7] .is_wysiwyg = "true";
defparam \accel|t3_s4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \accel|mult_inst|p_out[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[7] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \accel|t6_s5[7]~77 (
// Equation(s):
// \accel|t6_s5[7]~77_combout  = (\accel|t3_s4 [7] & ((\accel|mult_inst|p_out [7] & (!\accel|t6_s5[6]~76 )) # (!\accel|mult_inst|p_out [7] & ((\accel|t6_s5[6]~76 ) # (GND))))) # (!\accel|t3_s4 [7] & ((\accel|mult_inst|p_out [7] & (\accel|t6_s5[6]~76  & VCC)) 
// # (!\accel|mult_inst|p_out [7] & (!\accel|t6_s5[6]~76 ))))
// \accel|t6_s5[7]~78  = CARRY((\accel|t3_s4 [7] & ((!\accel|t6_s5[6]~76 ) # (!\accel|mult_inst|p_out [7]))) # (!\accel|t3_s4 [7] & (!\accel|mult_inst|p_out [7] & !\accel|t6_s5[6]~76 )))

	.dataa(\accel|t3_s4 [7]),
	.datab(\accel|mult_inst|p_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[6]~76 ),
	.combout(\accel|t6_s5[7]~77_combout ),
	.cout(\accel|t6_s5[7]~78 ));
// synopsys translate_off
defparam \accel|t6_s5[7]~77 .lut_mask = 16'h692B;
defparam \accel|t6_s5[7]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \accel|t6_s5[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[7]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[7] .is_wysiwyg = "true";
defparam \accel|t6_s5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \accel|q_reg~7 (
// Equation(s):
// \accel|q_reg~7_combout  = (\accel|t6_s5 [7] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~7 .lut_mask = 16'h00F0;
defparam \accel|q_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \accel|q_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[6] .is_wysiwyg = "true";
defparam \accel|q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \accel|mult_inst|p_out[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[8] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_io_ibuf \D_i[6]~input (
	.i(D_i[6]),
	.ibar(gnd),
	.o(\D_i[6]~input0 ));
// synopsys translate_off
defparam \D_i[6]~input .bus_hold = "false";
defparam \D_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \accel|d_s1~6 (
// Equation(s):
// \accel|d_s1~6_combout  = (!\rst~input_o  & \D_i[6]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~6 .lut_mask = 16'h0F00;
defparam \accel|d_s1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \accel|d_s1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[6] .is_wysiwyg = "true";
defparam \accel|d_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \accel|t3_s2~6 (
// Equation(s):
// \accel|t3_s2~6_combout  = (!\rst~input_o  & \accel|d_s1 [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [6]),
	.cin(gnd),
	.combout(\accel|t3_s2~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~6 .lut_mask = 16'h3300;
defparam \accel|t3_s2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \accel|t3_s2[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[8] .is_wysiwyg = "true";
defparam \accel|t3_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \accel|t3_s3~6 (
// Equation(s):
// \accel|t3_s3~6_combout  = (!\rst~input_o  & \accel|t3_s2 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [8]),
	.cin(gnd),
	.combout(\accel|t3_s3~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~6 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \accel|t3_s3[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[8] .is_wysiwyg = "true";
defparam \accel|t3_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \accel|t3_s4~7 (
// Equation(s):
// \accel|t3_s4~7_combout  = (!\rst~input_o  & \accel|t3_s3 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [8]),
	.cin(gnd),
	.combout(\accel|t3_s4~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~7 .lut_mask = 16'h3300;
defparam \accel|t3_s4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \accel|t3_s4[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[8] .is_wysiwyg = "true";
defparam \accel|t3_s4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \accel|t6_s5[8]~79 (
// Equation(s):
// \accel|t6_s5[8]~79_combout  = ((\accel|mult_inst|p_out [8] $ (\accel|t3_s4 [8] $ (\accel|t6_s5[7]~78 )))) # (GND)
// \accel|t6_s5[8]~80  = CARRY((\accel|mult_inst|p_out [8] & ((!\accel|t6_s5[7]~78 ) # (!\accel|t3_s4 [8]))) # (!\accel|mult_inst|p_out [8] & (!\accel|t3_s4 [8] & !\accel|t6_s5[7]~78 )))

	.dataa(\accel|mult_inst|p_out [8]),
	.datab(\accel|t3_s4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[7]~78 ),
	.combout(\accel|t6_s5[8]~79_combout ),
	.cout(\accel|t6_s5[8]~80 ));
// synopsys translate_off
defparam \accel|t6_s5[8]~79 .lut_mask = 16'h962B;
defparam \accel|t6_s5[8]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \accel|t6_s5[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[8]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[8] .is_wysiwyg = "true";
defparam \accel|t6_s5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \accel|q_reg~8 (
// Equation(s):
// \accel|q_reg~8_combout  = (\accel|t6_s5 [8] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [8]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~8 .lut_mask = 16'h00F0;
defparam \accel|q_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \accel|q_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[7] .is_wysiwyg = "true";
defparam \accel|q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \accel|mult_inst|p_out[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[9] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_io_ibuf \D_i[7]~input (
	.i(D_i[7]),
	.ibar(gnd),
	.o(\D_i[7]~input0 ));
// synopsys translate_off
defparam \D_i[7]~input .bus_hold = "false";
defparam \D_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \accel|d_s1~7 (
// Equation(s):
// \accel|d_s1~7_combout  = (!\rst~input_o  & \D_i[7]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~7 .lut_mask = 16'h0F00;
defparam \accel|d_s1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \accel|d_s1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[7] .is_wysiwyg = "true";
defparam \accel|d_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \accel|t3_s2~7 (
// Equation(s):
// \accel|t3_s2~7_combout  = (!\rst~input_o  & \accel|d_s1 [7])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [7]),
	.cin(gnd),
	.combout(\accel|t3_s2~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~7 .lut_mask = 16'h3300;
defparam \accel|t3_s2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \accel|t3_s2[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[9] .is_wysiwyg = "true";
defparam \accel|t3_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \accel|t3_s3~7 (
// Equation(s):
// \accel|t3_s3~7_combout  = (!\rst~input_o  & \accel|t3_s2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [9]),
	.cin(gnd),
	.combout(\accel|t3_s3~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~7 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \accel|t3_s3[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[9] .is_wysiwyg = "true";
defparam \accel|t3_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \accel|t3_s4~8 (
// Equation(s):
// \accel|t3_s4~8_combout  = (\accel|t3_s3 [9] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~8 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \accel|t3_s4[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[9] .is_wysiwyg = "true";
defparam \accel|t3_s4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \accel|t6_s5[9]~81 (
// Equation(s):
// \accel|t6_s5[9]~81_combout  = (\accel|mult_inst|p_out [9] & ((\accel|t3_s4 [9] & (!\accel|t6_s5[8]~80 )) # (!\accel|t3_s4 [9] & (\accel|t6_s5[8]~80  & VCC)))) # (!\accel|mult_inst|p_out [9] & ((\accel|t3_s4 [9] & ((\accel|t6_s5[8]~80 ) # (GND))) # 
// (!\accel|t3_s4 [9] & (!\accel|t6_s5[8]~80 ))))
// \accel|t6_s5[9]~82  = CARRY((\accel|mult_inst|p_out [9] & (\accel|t3_s4 [9] & !\accel|t6_s5[8]~80 )) # (!\accel|mult_inst|p_out [9] & ((\accel|t3_s4 [9]) # (!\accel|t6_s5[8]~80 ))))

	.dataa(\accel|mult_inst|p_out [9]),
	.datab(\accel|t3_s4 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[8]~80 ),
	.combout(\accel|t6_s5[9]~81_combout ),
	.cout(\accel|t6_s5[9]~82 ));
// synopsys translate_off
defparam \accel|t6_s5[9]~81 .lut_mask = 16'h694D;
defparam \accel|t6_s5[9]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \accel|t6_s5[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[9]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[9] .is_wysiwyg = "true";
defparam \accel|t6_s5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \accel|q_reg~9 (
// Equation(s):
// \accel|q_reg~9_combout  = (\accel|t6_s5 [9] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~9 .lut_mask = 16'h00F0;
defparam \accel|q_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \accel|q_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[8] .is_wysiwyg = "true";
defparam \accel|q_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \accel|mult_inst|p_out[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[10] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_io_ibuf \D_i[8]~input (
	.i(D_i[8]),
	.ibar(gnd),
	.o(\D_i[8]~input0 ));
// synopsys translate_off
defparam \D_i[8]~input .bus_hold = "false";
defparam \D_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \accel|d_s1~8 (
// Equation(s):
// \accel|d_s1~8_combout  = (!\rst~input_o  & \D_i[8]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[8]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~8 .lut_mask = 16'h0F00;
defparam \accel|d_s1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \accel|d_s1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[8] .is_wysiwyg = "true";
defparam \accel|d_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \accel|t3_s2~8 (
// Equation(s):
// \accel|t3_s2~8_combout  = (!\rst~input_o  & \accel|d_s1 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [8]),
	.cin(gnd),
	.combout(\accel|t3_s2~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~8 .lut_mask = 16'h3300;
defparam \accel|t3_s2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \accel|t3_s2[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[10] .is_wysiwyg = "true";
defparam \accel|t3_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \accel|t3_s3~8 (
// Equation(s):
// \accel|t3_s3~8_combout  = (!\rst~input_o  & \accel|t3_s2 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [10]),
	.cin(gnd),
	.combout(\accel|t3_s3~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~8 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \accel|t3_s3[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[10] .is_wysiwyg = "true";
defparam \accel|t3_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \accel|t3_s4~9 (
// Equation(s):
// \accel|t3_s4~9_combout  = (!\rst~input_o  & \accel|t3_s3 [10])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [10]),
	.cin(gnd),
	.combout(\accel|t3_s4~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~9 .lut_mask = 16'h3300;
defparam \accel|t3_s4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \accel|t3_s4[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[10] .is_wysiwyg = "true";
defparam \accel|t3_s4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \accel|t6_s5[10]~83 (
// Equation(s):
// \accel|t6_s5[10]~83_combout  = ((\accel|mult_inst|p_out [10] $ (\accel|t3_s4 [10] $ (\accel|t6_s5[9]~82 )))) # (GND)
// \accel|t6_s5[10]~84  = CARRY((\accel|mult_inst|p_out [10] & ((!\accel|t6_s5[9]~82 ) # (!\accel|t3_s4 [10]))) # (!\accel|mult_inst|p_out [10] & (!\accel|t3_s4 [10] & !\accel|t6_s5[9]~82 )))

	.dataa(\accel|mult_inst|p_out [10]),
	.datab(\accel|t3_s4 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[9]~82 ),
	.combout(\accel|t6_s5[10]~83_combout ),
	.cout(\accel|t6_s5[10]~84 ));
// synopsys translate_off
defparam \accel|t6_s5[10]~83 .lut_mask = 16'h962B;
defparam \accel|t6_s5[10]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \accel|t6_s5[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[10]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[10] .is_wysiwyg = "true";
defparam \accel|t6_s5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \accel|q_reg~10 (
// Equation(s):
// \accel|q_reg~10_combout  = (!\rst~input_o  & \accel|t6_s5 [10])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [10]),
	.cin(gnd),
	.combout(\accel|q_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~10 .lut_mask = 16'h5500;
defparam \accel|q_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \accel|q_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[9] .is_wysiwyg = "true";
defparam \accel|q_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_io_ibuf \D_i[9]~input (
	.i(D_i[9]),
	.ibar(gnd),
	.o(\D_i[9]~input0 ));
// synopsys translate_off
defparam \D_i[9]~input .bus_hold = "false";
defparam \D_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \accel|d_s1~9 (
// Equation(s):
// \accel|d_s1~9_combout  = (!\rst~input_o  & \D_i[9]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~9 .lut_mask = 16'h0F00;
defparam \accel|d_s1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \accel|d_s1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[9] .is_wysiwyg = "true";
defparam \accel|d_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \accel|t3_s2~9 (
// Equation(s):
// \accel|t3_s2~9_combout  = (!\rst~input_o  & \accel|d_s1 [9])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|d_s1 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~9 .lut_mask = 16'h3030;
defparam \accel|t3_s2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \accel|t3_s2[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[11] .is_wysiwyg = "true";
defparam \accel|t3_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \accel|t3_s3~9 (
// Equation(s):
// \accel|t3_s3~9_combout  = (!\rst~input_o  & \accel|t3_s2 [11])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~9 .lut_mask = 16'h3030;
defparam \accel|t3_s3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \accel|t3_s3[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[11] .is_wysiwyg = "true";
defparam \accel|t3_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \accel|t3_s4~10 (
// Equation(s):
// \accel|t3_s4~10_combout  = (!\rst~input_o  & \accel|t3_s3 [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [11]),
	.cin(gnd),
	.combout(\accel|t3_s4~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~10 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \accel|t3_s4[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[11] .is_wysiwyg = "true";
defparam \accel|t3_s4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \accel|mult_inst|p_out[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[11] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \accel|t6_s5[11]~85 (
// Equation(s):
// \accel|t6_s5[11]~85_combout  = (\accel|t3_s4 [11] & ((\accel|mult_inst|p_out [11] & (!\accel|t6_s5[10]~84 )) # (!\accel|mult_inst|p_out [11] & ((\accel|t6_s5[10]~84 ) # (GND))))) # (!\accel|t3_s4 [11] & ((\accel|mult_inst|p_out [11] & (\accel|t6_s5[10]~84 
//  & VCC)) # (!\accel|mult_inst|p_out [11] & (!\accel|t6_s5[10]~84 ))))
// \accel|t6_s5[11]~86  = CARRY((\accel|t3_s4 [11] & ((!\accel|t6_s5[10]~84 ) # (!\accel|mult_inst|p_out [11]))) # (!\accel|t3_s4 [11] & (!\accel|mult_inst|p_out [11] & !\accel|t6_s5[10]~84 )))

	.dataa(\accel|t3_s4 [11]),
	.datab(\accel|mult_inst|p_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[10]~84 ),
	.combout(\accel|t6_s5[11]~85_combout ),
	.cout(\accel|t6_s5[11]~86 ));
// synopsys translate_off
defparam \accel|t6_s5[11]~85 .lut_mask = 16'h692B;
defparam \accel|t6_s5[11]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \accel|t6_s5[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[11]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[11] .is_wysiwyg = "true";
defparam \accel|t6_s5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \accel|q_reg~11 (
// Equation(s):
// \accel|q_reg~11_combout  = (!\rst~input_o  & \accel|t6_s5 [11])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [11]),
	.cin(gnd),
	.combout(\accel|q_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~11 .lut_mask = 16'h5500;
defparam \accel|q_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \accel|q_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[10] .is_wysiwyg = "true";
defparam \accel|q_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_io_ibuf \D_i[10]~input (
	.i(D_i[10]),
	.ibar(gnd),
	.o(\D_i[10]~input0 ));
// synopsys translate_off
defparam \D_i[10]~input .bus_hold = "false";
defparam \D_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \accel|d_s1~10 (
// Equation(s):
// \accel|d_s1~10_combout  = (!\rst~input_o  & \D_i[10]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~10 .lut_mask = 16'h0F00;
defparam \accel|d_s1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \accel|d_s1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[10] .is_wysiwyg = "true";
defparam \accel|d_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \accel|t3_s2~10 (
// Equation(s):
// \accel|t3_s2~10_combout  = (!\rst~input_o  & \accel|d_s1 [10])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|d_s1 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~10 .lut_mask = 16'h3030;
defparam \accel|t3_s2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \accel|t3_s2[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[12] .is_wysiwyg = "true";
defparam \accel|t3_s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \accel|t3_s3~10 (
// Equation(s):
// \accel|t3_s3~10_combout  = (!\rst~input_o  & \accel|t3_s2 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [12]),
	.cin(gnd),
	.combout(\accel|t3_s3~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~10 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \accel|t3_s3[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[12] .is_wysiwyg = "true";
defparam \accel|t3_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \accel|t3_s4~11 (
// Equation(s):
// \accel|t3_s4~11_combout  = (!\rst~input_o  & \accel|t3_s3 [12])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [12]),
	.cin(gnd),
	.combout(\accel|t3_s4~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~11 .lut_mask = 16'h3300;
defparam \accel|t3_s4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \accel|t3_s4[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[12] .is_wysiwyg = "true";
defparam \accel|t3_s4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \accel|mult_inst|p_out[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[12] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \accel|t6_s5[12]~87 (
// Equation(s):
// \accel|t6_s5[12]~87_combout  = ((\accel|t3_s4 [12] $ (\accel|mult_inst|p_out [12] $ (\accel|t6_s5[11]~86 )))) # (GND)
// \accel|t6_s5[12]~88  = CARRY((\accel|t3_s4 [12] & (\accel|mult_inst|p_out [12] & !\accel|t6_s5[11]~86 )) # (!\accel|t3_s4 [12] & ((\accel|mult_inst|p_out [12]) # (!\accel|t6_s5[11]~86 ))))

	.dataa(\accel|t3_s4 [12]),
	.datab(\accel|mult_inst|p_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[11]~86 ),
	.combout(\accel|t6_s5[12]~87_combout ),
	.cout(\accel|t6_s5[12]~88 ));
// synopsys translate_off
defparam \accel|t6_s5[12]~87 .lut_mask = 16'h964D;
defparam \accel|t6_s5[12]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \accel|t6_s5[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[12]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[12] .is_wysiwyg = "true";
defparam \accel|t6_s5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \accel|q_reg~12 (
// Equation(s):
// \accel|q_reg~12_combout  = (!\rst~input_o  & \accel|t6_s5 [12])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [12]),
	.cin(gnd),
	.combout(\accel|q_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~12 .lut_mask = 16'h5500;
defparam \accel|q_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \accel|q_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[11] .is_wysiwyg = "true";
defparam \accel|q_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_io_ibuf \D_i[11]~input (
	.i(D_i[11]),
	.ibar(gnd),
	.o(\D_i[11]~input0 ));
// synopsys translate_off
defparam \D_i[11]~input .bus_hold = "false";
defparam \D_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \accel|d_s1~11 (
// Equation(s):
// \accel|d_s1~11_combout  = (!\rst~input_o  & \D_i[11]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~11 .lut_mask = 16'h0F00;
defparam \accel|d_s1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \accel|d_s1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[11] .is_wysiwyg = "true";
defparam \accel|d_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \accel|t3_s2~11 (
// Equation(s):
// \accel|t3_s2~11_combout  = (!\rst~input_o  & \accel|d_s1 [11])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [11]),
	.cin(gnd),
	.combout(\accel|t3_s2~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~11 .lut_mask = 16'h3300;
defparam \accel|t3_s2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \accel|t3_s2[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[13] .is_wysiwyg = "true";
defparam \accel|t3_s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \accel|t3_s3~11 (
// Equation(s):
// \accel|t3_s3~11_combout  = (!\rst~input_o  & \accel|t3_s2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [13]),
	.cin(gnd),
	.combout(\accel|t3_s3~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~11 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \accel|t3_s3[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[13] .is_wysiwyg = "true";
defparam \accel|t3_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \accel|t3_s4~12 (
// Equation(s):
// \accel|t3_s4~12_combout  = (\accel|t3_s3 [13] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [13]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~12 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \accel|t3_s4[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[13] .is_wysiwyg = "true";
defparam \accel|t3_s4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \accel|mult_inst|p_out[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[13] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \accel|t6_s5[13]~89 (
// Equation(s):
// \accel|t6_s5[13]~89_combout  = (\accel|t3_s4 [13] & ((\accel|mult_inst|p_out [13] & (!\accel|t6_s5[12]~88 )) # (!\accel|mult_inst|p_out [13] & ((\accel|t6_s5[12]~88 ) # (GND))))) # (!\accel|t3_s4 [13] & ((\accel|mult_inst|p_out [13] & (\accel|t6_s5[12]~88 
//  & VCC)) # (!\accel|mult_inst|p_out [13] & (!\accel|t6_s5[12]~88 ))))
// \accel|t6_s5[13]~90  = CARRY((\accel|t3_s4 [13] & ((!\accel|t6_s5[12]~88 ) # (!\accel|mult_inst|p_out [13]))) # (!\accel|t3_s4 [13] & (!\accel|mult_inst|p_out [13] & !\accel|t6_s5[12]~88 )))

	.dataa(\accel|t3_s4 [13]),
	.datab(\accel|mult_inst|p_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[12]~88 ),
	.combout(\accel|t6_s5[13]~89_combout ),
	.cout(\accel|t6_s5[13]~90 ));
// synopsys translate_off
defparam \accel|t6_s5[13]~89 .lut_mask = 16'h692B;
defparam \accel|t6_s5[13]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \accel|t6_s5[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[13]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[13] .is_wysiwyg = "true";
defparam \accel|t6_s5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \accel|q_reg~13 (
// Equation(s):
// \accel|q_reg~13_combout  = (!\rst~input_o  & \accel|t6_s5 [13])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [13]),
	.cin(gnd),
	.combout(\accel|q_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~13 .lut_mask = 16'h5500;
defparam \accel|q_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \accel|q_reg[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[12] .is_wysiwyg = "true";
defparam \accel|q_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \accel|mult_inst|p_out[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[14] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_io_ibuf \D_i[12]~input (
	.i(D_i[12]),
	.ibar(gnd),
	.o(\D_i[12]~input0 ));
// synopsys translate_off
defparam \D_i[12]~input .bus_hold = "false";
defparam \D_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \accel|d_s1~12 (
// Equation(s):
// \accel|d_s1~12_combout  = (!\rst~input_o  & \D_i[12]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[12]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~12 .lut_mask = 16'h0F00;
defparam \accel|d_s1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \accel|d_s1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[12] .is_wysiwyg = "true";
defparam \accel|d_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \accel|t3_s2~12 (
// Equation(s):
// \accel|t3_s2~12_combout  = (!\rst~input_o  & \accel|d_s1 [12])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [12]),
	.cin(gnd),
	.combout(\accel|t3_s2~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~12 .lut_mask = 16'h3300;
defparam \accel|t3_s2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \accel|t3_s2[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[14] .is_wysiwyg = "true";
defparam \accel|t3_s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \accel|t3_s3~12 (
// Equation(s):
// \accel|t3_s3~12_combout  = (\accel|t3_s2 [14] & !\rst~input_o )

	.dataa(\accel|t3_s2 [14]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~12 .lut_mask = 16'h0A0A;
defparam \accel|t3_s3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \accel|t3_s3[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[14] .is_wysiwyg = "true";
defparam \accel|t3_s3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \accel|t3_s4~13 (
// Equation(s):
// \accel|t3_s4~13_combout  = (\accel|t3_s3 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [14]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~13 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \accel|t3_s4[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[14] .is_wysiwyg = "true";
defparam \accel|t3_s4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \accel|t6_s5[14]~91 (
// Equation(s):
// \accel|t6_s5[14]~91_combout  = ((\accel|mult_inst|p_out [14] $ (\accel|t3_s4 [14] $ (\accel|t6_s5[13]~90 )))) # (GND)
// \accel|t6_s5[14]~92  = CARRY((\accel|mult_inst|p_out [14] & ((!\accel|t6_s5[13]~90 ) # (!\accel|t3_s4 [14]))) # (!\accel|mult_inst|p_out [14] & (!\accel|t3_s4 [14] & !\accel|t6_s5[13]~90 )))

	.dataa(\accel|mult_inst|p_out [14]),
	.datab(\accel|t3_s4 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[13]~90 ),
	.combout(\accel|t6_s5[14]~91_combout ),
	.cout(\accel|t6_s5[14]~92 ));
// synopsys translate_off
defparam \accel|t6_s5[14]~91 .lut_mask = 16'h962B;
defparam \accel|t6_s5[14]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \accel|t6_s5[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[14]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[14] .is_wysiwyg = "true";
defparam \accel|t6_s5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \accel|q_reg~14 (
// Equation(s):
// \accel|q_reg~14_combout  = (\accel|t6_s5 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [14]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~14 .lut_mask = 16'h00F0;
defparam \accel|q_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \accel|q_reg[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[13] .is_wysiwyg = "true";
defparam \accel|q_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \accel|mult_inst|p_out[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[15] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_io_ibuf \D_i[13]~input (
	.i(D_i[13]),
	.ibar(gnd),
	.o(\D_i[13]~input0 ));
// synopsys translate_off
defparam \D_i[13]~input .bus_hold = "false";
defparam \D_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \accel|d_s1~13 (
// Equation(s):
// \accel|d_s1~13_combout  = (\D_i[13]~input0  & !\rst~input_o )

	.dataa(\D_i[13]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~13 .lut_mask = 16'h0A0A;
defparam \accel|d_s1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \accel|d_s1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[13] .is_wysiwyg = "true";
defparam \accel|d_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \accel|t3_s2~13 (
// Equation(s):
// \accel|t3_s2~13_combout  = (\accel|d_s1 [13] & !\rst~input_o )

	.dataa(\accel|d_s1 [13]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~13 .lut_mask = 16'h0A0A;
defparam \accel|t3_s2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \accel|t3_s2[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[15] .is_wysiwyg = "true";
defparam \accel|t3_s2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \accel|t3_s3~13 (
// Equation(s):
// \accel|t3_s3~13_combout  = (!\rst~input_o  & \accel|t3_s2 [15])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~13 .lut_mask = 16'h3030;
defparam \accel|t3_s3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \accel|t3_s3[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[15] .is_wysiwyg = "true";
defparam \accel|t3_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \accel|t3_s4~14 (
// Equation(s):
// \accel|t3_s4~14_combout  = (!\rst~input_o  & \accel|t3_s3 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [15]),
	.cin(gnd),
	.combout(\accel|t3_s4~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~14 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \accel|t3_s4[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[15] .is_wysiwyg = "true";
defparam \accel|t3_s4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \accel|t6_s5[15]~93 (
// Equation(s):
// \accel|t6_s5[15]~93_combout  = (\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15] & (!\accel|t6_s5[14]~92 )) # (!\accel|t3_s4 [15] & (\accel|t6_s5[14]~92  & VCC)))) # (!\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15] & ((\accel|t6_s5[14]~92 ) # (GND))) 
// # (!\accel|t3_s4 [15] & (!\accel|t6_s5[14]~92 ))))
// \accel|t6_s5[15]~94  = CARRY((\accel|mult_inst|p_out [15] & (\accel|t3_s4 [15] & !\accel|t6_s5[14]~92 )) # (!\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15]) # (!\accel|t6_s5[14]~92 ))))

	.dataa(\accel|mult_inst|p_out [15]),
	.datab(\accel|t3_s4 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[14]~92 ),
	.combout(\accel|t6_s5[15]~93_combout ),
	.cout(\accel|t6_s5[15]~94 ));
// synopsys translate_off
defparam \accel|t6_s5[15]~93 .lut_mask = 16'h694D;
defparam \accel|t6_s5[15]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \accel|t6_s5[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[15]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[15] .is_wysiwyg = "true";
defparam \accel|t6_s5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \accel|q_reg~15 (
// Equation(s):
// \accel|q_reg~15_combout  = (!\rst~input_o  & \accel|t6_s5 [15])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [15]),
	.cin(gnd),
	.combout(\accel|q_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~15 .lut_mask = 16'h5500;
defparam \accel|q_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \accel|q_reg[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[14] .is_wysiwyg = "true";
defparam \accel|q_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \accel|mult_inst|p_out[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[16] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_io_ibuf \D_i[14]~input (
	.i(D_i[14]),
	.ibar(gnd),
	.o(\D_i[14]~input0 ));
// synopsys translate_off
defparam \D_i[14]~input .bus_hold = "false";
defparam \D_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \accel|d_s1~14 (
// Equation(s):
// \accel|d_s1~14_combout  = (!\rst~input_o  & \D_i[14]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~14 .lut_mask = 16'h0F00;
defparam \accel|d_s1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \accel|d_s1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[14] .is_wysiwyg = "true";
defparam \accel|d_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \accel|t3_s2~14 (
// Equation(s):
// \accel|t3_s2~14_combout  = (\accel|d_s1 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|d_s1 [14]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~14 .lut_mask = 16'h0C0C;
defparam \accel|t3_s2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \accel|t3_s2[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[16] .is_wysiwyg = "true";
defparam \accel|t3_s2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \accel|t3_s3~14 (
// Equation(s):
// \accel|t3_s3~14_combout  = (!\rst~input_o  & \accel|t3_s2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [16]),
	.cin(gnd),
	.combout(\accel|t3_s3~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~14 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \accel|t3_s3[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[16] .is_wysiwyg = "true";
defparam \accel|t3_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \accel|t3_s4~15 (
// Equation(s):
// \accel|t3_s4~15_combout  = (\accel|t3_s3 [16] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [16]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~15 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \accel|t3_s4[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[16] .is_wysiwyg = "true";
defparam \accel|t3_s4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \accel|t6_s5[16]~95 (
// Equation(s):
// \accel|t6_s5[16]~95_combout  = ((\accel|mult_inst|p_out [16] $ (\accel|t3_s4 [16] $ (\accel|t6_s5[15]~94 )))) # (GND)
// \accel|t6_s5[16]~96  = CARRY((\accel|mult_inst|p_out [16] & ((!\accel|t6_s5[15]~94 ) # (!\accel|t3_s4 [16]))) # (!\accel|mult_inst|p_out [16] & (!\accel|t3_s4 [16] & !\accel|t6_s5[15]~94 )))

	.dataa(\accel|mult_inst|p_out [16]),
	.datab(\accel|t3_s4 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[15]~94 ),
	.combout(\accel|t6_s5[16]~95_combout ),
	.cout(\accel|t6_s5[16]~96 ));
// synopsys translate_off
defparam \accel|t6_s5[16]~95 .lut_mask = 16'h962B;
defparam \accel|t6_s5[16]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \accel|t6_s5[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[16]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[16] .is_wysiwyg = "true";
defparam \accel|t6_s5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \accel|q_reg~16 (
// Equation(s):
// \accel|q_reg~16_combout  = (!\rst~input_o  & \accel|t6_s5 [16])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [16]),
	.cin(gnd),
	.combout(\accel|q_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~16 .lut_mask = 16'h5500;
defparam \accel|q_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \accel|q_reg[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[15] .is_wysiwyg = "true";
defparam \accel|q_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \accel|mult_inst|p_out[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w569w [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[17] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_io_ibuf \D_i[15]~input (
	.i(D_i[15]),
	.ibar(gnd),
	.o(\D_i[15]~input0 ));
// synopsys translate_off
defparam \D_i[15]~input .bus_hold = "false";
defparam \D_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \accel|d_s1~15 (
// Equation(s):
// \accel|d_s1~15_combout  = (!\rst~input_o  & \D_i[15]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~15 .lut_mask = 16'h0F00;
defparam \accel|d_s1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \accel|d_s1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[15] .is_wysiwyg = "true";
defparam \accel|d_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \accel|t3_s2~15 (
// Equation(s):
// \accel|t3_s2~15_combout  = (!\rst~input_o  & \accel|d_s1 [15])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [15]),
	.cin(gnd),
	.combout(\accel|t3_s2~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~15 .lut_mask = 16'h3300;
defparam \accel|t3_s2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \accel|t3_s2[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[17] .is_wysiwyg = "true";
defparam \accel|t3_s2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \accel|t3_s3~15 (
// Equation(s):
// \accel|t3_s3~15_combout  = (!\rst~input_o  & \accel|t3_s2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [17]),
	.cin(gnd),
	.combout(\accel|t3_s3~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~15 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \accel|t3_s3[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[17] .is_wysiwyg = "true";
defparam \accel|t3_s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \accel|t3_s4~16 (
// Equation(s):
// \accel|t3_s4~16_combout  = (!\rst~input_o  & \accel|t3_s3 [17])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s3 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s4~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~16 .lut_mask = 16'h5050;
defparam \accel|t3_s4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \accel|t3_s4[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[17] .is_wysiwyg = "true";
defparam \accel|t3_s4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \accel|t6_s5[17]~97 (
// Equation(s):
// \accel|t6_s5[17]~97_combout  = (\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17] & (!\accel|t6_s5[16]~96 )) # (!\accel|t3_s4 [17] & (\accel|t6_s5[16]~96  & VCC)))) # (!\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17] & ((\accel|t6_s5[16]~96 ) # (GND))) 
// # (!\accel|t3_s4 [17] & (!\accel|t6_s5[16]~96 ))))
// \accel|t6_s5[17]~98  = CARRY((\accel|mult_inst|p_out [17] & (\accel|t3_s4 [17] & !\accel|t6_s5[16]~96 )) # (!\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17]) # (!\accel|t6_s5[16]~96 ))))

	.dataa(\accel|mult_inst|p_out [17]),
	.datab(\accel|t3_s4 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[16]~96 ),
	.combout(\accel|t6_s5[17]~97_combout ),
	.cout(\accel|t6_s5[17]~98 ));
// synopsys translate_off
defparam \accel|t6_s5[17]~97 .lut_mask = 16'h694D;
defparam \accel|t6_s5[17]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \accel|t6_s5[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[17]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[17] .is_wysiwyg = "true";
defparam \accel|t6_s5[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \accel|q_reg~17 (
// Equation(s):
// \accel|q_reg~17_combout  = (\accel|t6_s5 [17] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [17]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~17 .lut_mask = 16'h00F0;
defparam \accel|q_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \accel|q_reg[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[16] .is_wysiwyg = "true";
defparam \accel|q_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_io_ibuf \C_i[18]~input (
	.i(C_i[18]),
	.ibar(gnd),
	.o(\C_i[18]~input0 ));
// synopsys translate_off
defparam \C_i[18]~input .bus_hold = "false";
defparam \C_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \accel|c_s1~18 (
// Equation(s):
// \accel|c_s1~18_combout  = (\C_i[18]~input0  & !\rst~input_o )

	.dataa(\C_i[18]~input0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|c_s1~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~18 .lut_mask = 16'h00AA;
defparam \accel|c_s1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \accel|c_s1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[18] .is_wysiwyg = "true";
defparam \accel|c_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \accel|t2_s2[18]~66 (
// Equation(s):
// \accel|t2_s2[18]~66_combout  = (\accel|c_s1 [18] & ((\accel|c_s1 [17] & (\accel|t2_s2[17]~65  & VCC)) # (!\accel|c_s1 [17] & (!\accel|t2_s2[17]~65 )))) # (!\accel|c_s1 [18] & ((\accel|c_s1 [17] & (!\accel|t2_s2[17]~65 )) # (!\accel|c_s1 [17] & 
// ((\accel|t2_s2[17]~65 ) # (GND)))))
// \accel|t2_s2[18]~67  = CARRY((\accel|c_s1 [18] & (!\accel|c_s1 [17] & !\accel|t2_s2[17]~65 )) # (!\accel|c_s1 [18] & ((!\accel|t2_s2[17]~65 ) # (!\accel|c_s1 [17]))))

	.dataa(\accel|c_s1 [18]),
	.datab(\accel|c_s1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[17]~65 ),
	.combout(\accel|t2_s2[18]~66_combout ),
	.cout(\accel|t2_s2[18]~67 ));
// synopsys translate_off
defparam \accel|t2_s2[18]~66 .lut_mask = 16'h9617;
defparam \accel|t2_s2[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \accel|t2_s2[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[18] .is_wysiwyg = "true";
defparam \accel|t2_s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \accel|t4_s3[18]~69 (
// Equation(s):
// \accel|t4_s3[18]~69_combout  = (\accel|t2_s2 [18] & (\accel|t4_s3[17]~68  $ (GND))) # (!\accel|t2_s2 [18] & (!\accel|t4_s3[17]~68  & VCC))
// \accel|t4_s3[18]~70  = CARRY((\accel|t2_s2 [18] & !\accel|t4_s3[17]~68 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[17]~68 ),
	.combout(\accel|t4_s3[18]~69_combout ),
	.cout(\accel|t4_s3[18]~70 ));
// synopsys translate_off
defparam \accel|t4_s3[18]~69 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \accel|t4_s3[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[18] .is_wysiwyg = "true";
defparam \accel|t4_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~18 (
// Equation(s):
// \accel|mult_inst|b_reg~18_combout  = (\accel|t4_s3 [18] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [18]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~18 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_io_ibuf \C_i[19]~input (
	.i(C_i[19]),
	.ibar(gnd),
	.o(\C_i[19]~input0 ));
// synopsys translate_off
defparam \C_i[19]~input .bus_hold = "false";
defparam \C_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \accel|c_s1~19 (
// Equation(s):
// \accel|c_s1~19_combout  = (\C_i[19]~input0  & !\rst~input_o )

	.dataa(\C_i[19]~input0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|c_s1~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~19 .lut_mask = 16'h00AA;
defparam \accel|c_s1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \accel|c_s1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[19] .is_wysiwyg = "true";
defparam \accel|c_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \accel|t2_s2[19]~68 (
// Equation(s):
// \accel|t2_s2[19]~68_combout  = ((\accel|c_s1 [18] $ (\accel|c_s1 [19] $ (!\accel|t2_s2[18]~67 )))) # (GND)
// \accel|t2_s2[19]~69  = CARRY((\accel|c_s1 [18] & ((\accel|c_s1 [19]) # (!\accel|t2_s2[18]~67 ))) # (!\accel|c_s1 [18] & (\accel|c_s1 [19] & !\accel|t2_s2[18]~67 )))

	.dataa(\accel|c_s1 [18]),
	.datab(\accel|c_s1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[18]~67 ),
	.combout(\accel|t2_s2[19]~68_combout ),
	.cout(\accel|t2_s2[19]~69 ));
// synopsys translate_off
defparam \accel|t2_s2[19]~68 .lut_mask = 16'h698E;
defparam \accel|t2_s2[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \accel|t2_s2[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[19] .is_wysiwyg = "true";
defparam \accel|t2_s2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \accel|t4_s3[19]~71 (
// Equation(s):
// \accel|t4_s3[19]~71_combout  = (\accel|t2_s2 [19] & (!\accel|t4_s3[18]~70 )) # (!\accel|t2_s2 [19] & ((\accel|t4_s3[18]~70 ) # (GND)))
// \accel|t4_s3[19]~72  = CARRY((!\accel|t4_s3[18]~70 ) # (!\accel|t2_s2 [19]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[18]~70 ),
	.combout(\accel|t4_s3[19]~71_combout ),
	.cout(\accel|t4_s3[19]~72 ));
// synopsys translate_off
defparam \accel|t4_s3[19]~71 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \accel|t4_s3[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[19] .is_wysiwyg = "true";
defparam \accel|t4_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~19 (
// Equation(s):
// \accel|mult_inst|b_reg~19_combout  = (\accel|t4_s3 [19] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [19]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~19 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_io_ibuf \C_i[20]~input (
	.i(C_i[20]),
	.ibar(gnd),
	.o(\C_i[20]~input0 ));
// synopsys translate_off
defparam \C_i[20]~input .bus_hold = "false";
defparam \C_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \accel|c_s1~20 (
// Equation(s):
// \accel|c_s1~20_combout  = (\C_i[20]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\C_i[20]~input0 ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|c_s1~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~20 .lut_mask = 16'h00CC;
defparam \accel|c_s1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \accel|c_s1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[20] .is_wysiwyg = "true";
defparam \accel|c_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \accel|t2_s2[20]~70 (
// Equation(s):
// \accel|t2_s2[20]~70_combout  = (\accel|c_s1 [20] & ((\accel|c_s1 [19] & (\accel|t2_s2[19]~69  & VCC)) # (!\accel|c_s1 [19] & (!\accel|t2_s2[19]~69 )))) # (!\accel|c_s1 [20] & ((\accel|c_s1 [19] & (!\accel|t2_s2[19]~69 )) # (!\accel|c_s1 [19] & 
// ((\accel|t2_s2[19]~69 ) # (GND)))))
// \accel|t2_s2[20]~71  = CARRY((\accel|c_s1 [20] & (!\accel|c_s1 [19] & !\accel|t2_s2[19]~69 )) # (!\accel|c_s1 [20] & ((!\accel|t2_s2[19]~69 ) # (!\accel|c_s1 [19]))))

	.dataa(\accel|c_s1 [20]),
	.datab(\accel|c_s1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[19]~69 ),
	.combout(\accel|t2_s2[20]~70_combout ),
	.cout(\accel|t2_s2[20]~71 ));
// synopsys translate_off
defparam \accel|t2_s2[20]~70 .lut_mask = 16'h9617;
defparam \accel|t2_s2[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \accel|t2_s2[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[20] .is_wysiwyg = "true";
defparam \accel|t2_s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \accel|t4_s3[20]~73 (
// Equation(s):
// \accel|t4_s3[20]~73_combout  = (\accel|t2_s2 [20] & (\accel|t4_s3[19]~72  $ (GND))) # (!\accel|t2_s2 [20] & (!\accel|t4_s3[19]~72  & VCC))
// \accel|t4_s3[20]~74  = CARRY((\accel|t2_s2 [20] & !\accel|t4_s3[19]~72 ))

	.dataa(\accel|t2_s2 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[19]~72 ),
	.combout(\accel|t4_s3[20]~73_combout ),
	.cout(\accel|t4_s3[20]~74 ));
// synopsys translate_off
defparam \accel|t4_s3[20]~73 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \accel|t4_s3[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[20] .is_wysiwyg = "true";
defparam \accel|t4_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~20 (
// Equation(s):
// \accel|mult_inst|b_reg~20_combout  = (!\rst~input_o  & \accel|t4_s3 [20])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [20]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~20 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_io_ibuf \C_i[21]~input (
	.i(C_i[21]),
	.ibar(gnd),
	.o(\C_i[21]~input0 ));
// synopsys translate_off
defparam \C_i[21]~input .bus_hold = "false";
defparam \C_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \accel|c_s1~21 (
// Equation(s):
// \accel|c_s1~21_combout  = (!\rst~input_o  & \C_i[21]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~21 .lut_mask = 16'h5500;
defparam \accel|c_s1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \accel|c_s1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[21] .is_wysiwyg = "true";
defparam \accel|c_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \accel|t2_s2[21]~72 (
// Equation(s):
// \accel|t2_s2[21]~72_combout  = ((\accel|c_s1 [20] $ (\accel|c_s1 [21] $ (!\accel|t2_s2[20]~71 )))) # (GND)
// \accel|t2_s2[21]~73  = CARRY((\accel|c_s1 [20] & ((\accel|c_s1 [21]) # (!\accel|t2_s2[20]~71 ))) # (!\accel|c_s1 [20] & (\accel|c_s1 [21] & !\accel|t2_s2[20]~71 )))

	.dataa(\accel|c_s1 [20]),
	.datab(\accel|c_s1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[20]~71 ),
	.combout(\accel|t2_s2[21]~72_combout ),
	.cout(\accel|t2_s2[21]~73 ));
// synopsys translate_off
defparam \accel|t2_s2[21]~72 .lut_mask = 16'h698E;
defparam \accel|t2_s2[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \accel|t2_s2[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[21] .is_wysiwyg = "true";
defparam \accel|t2_s2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \accel|t4_s3[21]~75 (
// Equation(s):
// \accel|t4_s3[21]~75_combout  = (\accel|t2_s2 [21] & (!\accel|t4_s3[20]~74 )) # (!\accel|t2_s2 [21] & ((\accel|t4_s3[20]~74 ) # (GND)))
// \accel|t4_s3[21]~76  = CARRY((!\accel|t4_s3[20]~74 ) # (!\accel|t2_s2 [21]))

	.dataa(\accel|t2_s2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[20]~74 ),
	.combout(\accel|t4_s3[21]~75_combout ),
	.cout(\accel|t4_s3[21]~76 ));
// synopsys translate_off
defparam \accel|t4_s3[21]~75 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \accel|t4_s3[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[21] .is_wysiwyg = "true";
defparam \accel|t4_s3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \accel|mult_inst|b_reg~21 (
// Equation(s):
// \accel|mult_inst|b_reg~21_combout  = (!\rst~input_o  & \accel|t4_s3 [21])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [21]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~21 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_io_ibuf \C_i[22]~input (
	.i(C_i[22]),
	.ibar(gnd),
	.o(\C_i[22]~input0 ));
// synopsys translate_off
defparam \C_i[22]~input .bus_hold = "false";
defparam \C_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \accel|c_s1~22 (
// Equation(s):
// \accel|c_s1~22_combout  = (!\rst~input_o  & \C_i[22]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~22 .lut_mask = 16'h5500;
defparam \accel|c_s1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \accel|c_s1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[22] .is_wysiwyg = "true";
defparam \accel|c_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \accel|t2_s2[22]~74 (
// Equation(s):
// \accel|t2_s2[22]~74_combout  = (\accel|c_s1 [21] & ((\accel|c_s1 [22] & (\accel|t2_s2[21]~73  & VCC)) # (!\accel|c_s1 [22] & (!\accel|t2_s2[21]~73 )))) # (!\accel|c_s1 [21] & ((\accel|c_s1 [22] & (!\accel|t2_s2[21]~73 )) # (!\accel|c_s1 [22] & 
// ((\accel|t2_s2[21]~73 ) # (GND)))))
// \accel|t2_s2[22]~75  = CARRY((\accel|c_s1 [21] & (!\accel|c_s1 [22] & !\accel|t2_s2[21]~73 )) # (!\accel|c_s1 [21] & ((!\accel|t2_s2[21]~73 ) # (!\accel|c_s1 [22]))))

	.dataa(\accel|c_s1 [21]),
	.datab(\accel|c_s1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[21]~73 ),
	.combout(\accel|t2_s2[22]~74_combout ),
	.cout(\accel|t2_s2[22]~75 ));
// synopsys translate_off
defparam \accel|t2_s2[22]~74 .lut_mask = 16'h9617;
defparam \accel|t2_s2[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \accel|t2_s2[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[22] .is_wysiwyg = "true";
defparam \accel|t2_s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \accel|t4_s3[22]~77 (
// Equation(s):
// \accel|t4_s3[22]~77_combout  = (\accel|t2_s2 [22] & (\accel|t4_s3[21]~76  $ (GND))) # (!\accel|t2_s2 [22] & (!\accel|t4_s3[21]~76  & VCC))
// \accel|t4_s3[22]~78  = CARRY((\accel|t2_s2 [22] & !\accel|t4_s3[21]~76 ))

	.dataa(\accel|t2_s2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[21]~76 ),
	.combout(\accel|t4_s3[22]~77_combout ),
	.cout(\accel|t4_s3[22]~78 ));
// synopsys translate_off
defparam \accel|t4_s3[22]~77 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \accel|t4_s3[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[22] .is_wysiwyg = "true";
defparam \accel|t4_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \accel|mult_inst|b_reg~22 (
// Equation(s):
// \accel|mult_inst|b_reg~22_combout  = (!\rst~input_o  & \accel|t4_s3 [22])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [22]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~22 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_io_ibuf \C_i[23]~input (
	.i(C_i[23]),
	.ibar(gnd),
	.o(\C_i[23]~input0 ));
// synopsys translate_off
defparam \C_i[23]~input .bus_hold = "false";
defparam \C_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \accel|c_s1~23 (
// Equation(s):
// \accel|c_s1~23_combout  = (!\rst~input_o  & \C_i[23]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~23 .lut_mask = 16'h5500;
defparam \accel|c_s1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \accel|c_s1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[23] .is_wysiwyg = "true";
defparam \accel|c_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \accel|t2_s2[23]~76 (
// Equation(s):
// \accel|t2_s2[23]~76_combout  = ((\accel|c_s1 [23] $ (\accel|c_s1 [22] $ (!\accel|t2_s2[22]~75 )))) # (GND)
// \accel|t2_s2[23]~77  = CARRY((\accel|c_s1 [23] & ((\accel|c_s1 [22]) # (!\accel|t2_s2[22]~75 ))) # (!\accel|c_s1 [23] & (\accel|c_s1 [22] & !\accel|t2_s2[22]~75 )))

	.dataa(\accel|c_s1 [23]),
	.datab(\accel|c_s1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[22]~75 ),
	.combout(\accel|t2_s2[23]~76_combout ),
	.cout(\accel|t2_s2[23]~77 ));
// synopsys translate_off
defparam \accel|t2_s2[23]~76 .lut_mask = 16'h698E;
defparam \accel|t2_s2[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \accel|t2_s2[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[23] .is_wysiwyg = "true";
defparam \accel|t2_s2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \accel|t4_s3[23]~79 (
// Equation(s):
// \accel|t4_s3[23]~79_combout  = (\accel|t2_s2 [23] & (!\accel|t4_s3[22]~78 )) # (!\accel|t2_s2 [23] & ((\accel|t4_s3[22]~78 ) # (GND)))
// \accel|t4_s3[23]~80  = CARRY((!\accel|t4_s3[22]~78 ) # (!\accel|t2_s2 [23]))

	.dataa(\accel|t2_s2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[22]~78 ),
	.combout(\accel|t4_s3[23]~79_combout ),
	.cout(\accel|t4_s3[23]~80 ));
// synopsys translate_off
defparam \accel|t4_s3[23]~79 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \accel|t4_s3[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[23] .is_wysiwyg = "true";
defparam \accel|t4_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \accel|mult_inst|b_reg~23 (
// Equation(s):
// \accel|mult_inst|b_reg~23_combout  = (!\rst~input_o  & \accel|t4_s3 [23])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [23]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~23 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_io_ibuf \C_i[24]~input (
	.i(C_i[24]),
	.ibar(gnd),
	.o(\C_i[24]~input0 ));
// synopsys translate_off
defparam \C_i[24]~input .bus_hold = "false";
defparam \C_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \accel|c_s1~24 (
// Equation(s):
// \accel|c_s1~24_combout  = (!\rst~input_o  & \C_i[24]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[24]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~24 .lut_mask = 16'h5500;
defparam \accel|c_s1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \accel|c_s1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[24] .is_wysiwyg = "true";
defparam \accel|c_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \accel|t2_s2[24]~78 (
// Equation(s):
// \accel|t2_s2[24]~78_combout  = (\accel|c_s1 [23] & ((\accel|c_s1 [24] & (\accel|t2_s2[23]~77  & VCC)) # (!\accel|c_s1 [24] & (!\accel|t2_s2[23]~77 )))) # (!\accel|c_s1 [23] & ((\accel|c_s1 [24] & (!\accel|t2_s2[23]~77 )) # (!\accel|c_s1 [24] & 
// ((\accel|t2_s2[23]~77 ) # (GND)))))
// \accel|t2_s2[24]~79  = CARRY((\accel|c_s1 [23] & (!\accel|c_s1 [24] & !\accel|t2_s2[23]~77 )) # (!\accel|c_s1 [23] & ((!\accel|t2_s2[23]~77 ) # (!\accel|c_s1 [24]))))

	.dataa(\accel|c_s1 [23]),
	.datab(\accel|c_s1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[23]~77 ),
	.combout(\accel|t2_s2[24]~78_combout ),
	.cout(\accel|t2_s2[24]~79 ));
// synopsys translate_off
defparam \accel|t2_s2[24]~78 .lut_mask = 16'h9617;
defparam \accel|t2_s2[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \accel|t2_s2[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[24] .is_wysiwyg = "true";
defparam \accel|t2_s2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \accel|t4_s3[24]~81 (
// Equation(s):
// \accel|t4_s3[24]~81_combout  = (\accel|t2_s2 [24] & (\accel|t4_s3[23]~80  $ (GND))) # (!\accel|t2_s2 [24] & (!\accel|t4_s3[23]~80  & VCC))
// \accel|t4_s3[24]~82  = CARRY((\accel|t2_s2 [24] & !\accel|t4_s3[23]~80 ))

	.dataa(\accel|t2_s2 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[23]~80 ),
	.combout(\accel|t4_s3[24]~81_combout ),
	.cout(\accel|t4_s3[24]~82 ));
// synopsys translate_off
defparam \accel|t4_s3[24]~81 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \accel|t4_s3[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[24] .is_wysiwyg = "true";
defparam \accel|t4_s3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \accel|mult_inst|b_reg~24 (
// Equation(s):
// \accel|mult_inst|b_reg~24_combout  = (\accel|t4_s3 [24] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [24]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~24 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_io_ibuf \C_i[25]~input (
	.i(C_i[25]),
	.ibar(gnd),
	.o(\C_i[25]~input0 ));
// synopsys translate_off
defparam \C_i[25]~input .bus_hold = "false";
defparam \C_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \accel|c_s1~25 (
// Equation(s):
// \accel|c_s1~25_combout  = (!\rst~input_o  & \C_i[25]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~25 .lut_mask = 16'h5500;
defparam \accel|c_s1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \accel|c_s1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[25] .is_wysiwyg = "true";
defparam \accel|c_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \accel|t2_s2[25]~80 (
// Equation(s):
// \accel|t2_s2[25]~80_combout  = ((\accel|c_s1 [25] $ (\accel|c_s1 [24] $ (!\accel|t2_s2[24]~79 )))) # (GND)
// \accel|t2_s2[25]~81  = CARRY((\accel|c_s1 [25] & ((\accel|c_s1 [24]) # (!\accel|t2_s2[24]~79 ))) # (!\accel|c_s1 [25] & (\accel|c_s1 [24] & !\accel|t2_s2[24]~79 )))

	.dataa(\accel|c_s1 [25]),
	.datab(\accel|c_s1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[24]~79 ),
	.combout(\accel|t2_s2[25]~80_combout ),
	.cout(\accel|t2_s2[25]~81 ));
// synopsys translate_off
defparam \accel|t2_s2[25]~80 .lut_mask = 16'h698E;
defparam \accel|t2_s2[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \accel|t2_s2[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[25] .is_wysiwyg = "true";
defparam \accel|t2_s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \accel|t4_s3[25]~83 (
// Equation(s):
// \accel|t4_s3[25]~83_combout  = (\accel|t2_s2 [25] & (!\accel|t4_s3[24]~82 )) # (!\accel|t2_s2 [25] & ((\accel|t4_s3[24]~82 ) # (GND)))
// \accel|t4_s3[25]~84  = CARRY((!\accel|t4_s3[24]~82 ) # (!\accel|t2_s2 [25]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[24]~82 ),
	.combout(\accel|t4_s3[25]~83_combout ),
	.cout(\accel|t4_s3[25]~84 ));
// synopsys translate_off
defparam \accel|t4_s3[25]~83 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \accel|t4_s3[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[25] .is_wysiwyg = "true";
defparam \accel|t4_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \accel|mult_inst|b_reg~25 (
// Equation(s):
// \accel|mult_inst|b_reg~25_combout  = (!\rst~input_o  & \accel|t4_s3 [25])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [25]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~25 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_io_ibuf \C_i[26]~input (
	.i(C_i[26]),
	.ibar(gnd),
	.o(\C_i[26]~input0 ));
// synopsys translate_off
defparam \C_i[26]~input .bus_hold = "false";
defparam \C_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \accel|c_s1~26 (
// Equation(s):
// \accel|c_s1~26_combout  = (\C_i[26]~input0  & !\rst~input_o )

	.dataa(\C_i[26]~input0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|c_s1~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~26 .lut_mask = 16'h00AA;
defparam \accel|c_s1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \accel|c_s1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[26] .is_wysiwyg = "true";
defparam \accel|c_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \accel|t2_s2[26]~82 (
// Equation(s):
// \accel|t2_s2[26]~82_combout  = (\accel|c_s1 [25] & ((\accel|c_s1 [26] & (\accel|t2_s2[25]~81  & VCC)) # (!\accel|c_s1 [26] & (!\accel|t2_s2[25]~81 )))) # (!\accel|c_s1 [25] & ((\accel|c_s1 [26] & (!\accel|t2_s2[25]~81 )) # (!\accel|c_s1 [26] & 
// ((\accel|t2_s2[25]~81 ) # (GND)))))
// \accel|t2_s2[26]~83  = CARRY((\accel|c_s1 [25] & (!\accel|c_s1 [26] & !\accel|t2_s2[25]~81 )) # (!\accel|c_s1 [25] & ((!\accel|t2_s2[25]~81 ) # (!\accel|c_s1 [26]))))

	.dataa(\accel|c_s1 [25]),
	.datab(\accel|c_s1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[25]~81 ),
	.combout(\accel|t2_s2[26]~82_combout ),
	.cout(\accel|t2_s2[26]~83 ));
// synopsys translate_off
defparam \accel|t2_s2[26]~82 .lut_mask = 16'h9617;
defparam \accel|t2_s2[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \accel|t2_s2[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[26] .is_wysiwyg = "true";
defparam \accel|t2_s2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \accel|t4_s3[26]~85 (
// Equation(s):
// \accel|t4_s3[26]~85_combout  = (\accel|t2_s2 [26] & (\accel|t4_s3[25]~84  $ (GND))) # (!\accel|t2_s2 [26] & (!\accel|t4_s3[25]~84  & VCC))
// \accel|t4_s3[26]~86  = CARRY((\accel|t2_s2 [26] & !\accel|t4_s3[25]~84 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[25]~84 ),
	.combout(\accel|t4_s3[26]~85_combout ),
	.cout(\accel|t4_s3[26]~86 ));
// synopsys translate_off
defparam \accel|t4_s3[26]~85 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \accel|t4_s3[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[26] .is_wysiwyg = "true";
defparam \accel|t4_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \accel|mult_inst|b_reg~26 (
// Equation(s):
// \accel|mult_inst|b_reg~26_combout  = (!\rst~input_o  & \accel|t4_s3 [26])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [26]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~26 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_io_ibuf \C_i[27]~input (
	.i(C_i[27]),
	.ibar(gnd),
	.o(\C_i[27]~input0 ));
// synopsys translate_off
defparam \C_i[27]~input .bus_hold = "false";
defparam \C_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \accel|c_s1~27 (
// Equation(s):
// \accel|c_s1~27_combout  = (!\rst~input_o  & \C_i[27]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~27 .lut_mask = 16'h5500;
defparam \accel|c_s1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \accel|c_s1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[27] .is_wysiwyg = "true";
defparam \accel|c_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \accel|t2_s2[27]~84 (
// Equation(s):
// \accel|t2_s2[27]~84_combout  = ((\accel|c_s1 [27] $ (\accel|c_s1 [26] $ (!\accel|t2_s2[26]~83 )))) # (GND)
// \accel|t2_s2[27]~85  = CARRY((\accel|c_s1 [27] & ((\accel|c_s1 [26]) # (!\accel|t2_s2[26]~83 ))) # (!\accel|c_s1 [27] & (\accel|c_s1 [26] & !\accel|t2_s2[26]~83 )))

	.dataa(\accel|c_s1 [27]),
	.datab(\accel|c_s1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[26]~83 ),
	.combout(\accel|t2_s2[27]~84_combout ),
	.cout(\accel|t2_s2[27]~85 ));
// synopsys translate_off
defparam \accel|t2_s2[27]~84 .lut_mask = 16'h698E;
defparam \accel|t2_s2[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \accel|t2_s2[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[27] .is_wysiwyg = "true";
defparam \accel|t2_s2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \accel|t4_s3[27]~87 (
// Equation(s):
// \accel|t4_s3[27]~87_combout  = (\accel|t2_s2 [27] & (!\accel|t4_s3[26]~86 )) # (!\accel|t2_s2 [27] & ((\accel|t4_s3[26]~86 ) # (GND)))
// \accel|t4_s3[27]~88  = CARRY((!\accel|t4_s3[26]~86 ) # (!\accel|t2_s2 [27]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[26]~86 ),
	.combout(\accel|t4_s3[27]~87_combout ),
	.cout(\accel|t4_s3[27]~88 ));
// synopsys translate_off
defparam \accel|t4_s3[27]~87 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \accel|t4_s3[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[27] .is_wysiwyg = "true";
defparam \accel|t4_s3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~27 (
// Equation(s):
// \accel|mult_inst|b_reg~27_combout  = (!\rst~input_o  & \accel|t4_s3 [27])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [27]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~27 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_io_ibuf \C_i[28]~input (
	.i(C_i[28]),
	.ibar(gnd),
	.o(\C_i[28]~input0 ));
// synopsys translate_off
defparam \C_i[28]~input .bus_hold = "false";
defparam \C_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \accel|c_s1~28 (
// Equation(s):
// \accel|c_s1~28_combout  = (!\rst~input_o  & \C_i[28]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~28 .lut_mask = 16'h5500;
defparam \accel|c_s1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \accel|c_s1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[28] .is_wysiwyg = "true";
defparam \accel|c_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \accel|t2_s2[28]~86 (
// Equation(s):
// \accel|t2_s2[28]~86_combout  = (\accel|c_s1 [27] & ((\accel|c_s1 [28] & (\accel|t2_s2[27]~85  & VCC)) # (!\accel|c_s1 [28] & (!\accel|t2_s2[27]~85 )))) # (!\accel|c_s1 [27] & ((\accel|c_s1 [28] & (!\accel|t2_s2[27]~85 )) # (!\accel|c_s1 [28] & 
// ((\accel|t2_s2[27]~85 ) # (GND)))))
// \accel|t2_s2[28]~87  = CARRY((\accel|c_s1 [27] & (!\accel|c_s1 [28] & !\accel|t2_s2[27]~85 )) # (!\accel|c_s1 [27] & ((!\accel|t2_s2[27]~85 ) # (!\accel|c_s1 [28]))))

	.dataa(\accel|c_s1 [27]),
	.datab(\accel|c_s1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[27]~85 ),
	.combout(\accel|t2_s2[28]~86_combout ),
	.cout(\accel|t2_s2[28]~87 ));
// synopsys translate_off
defparam \accel|t2_s2[28]~86 .lut_mask = 16'h9617;
defparam \accel|t2_s2[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \accel|t2_s2[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[28] .is_wysiwyg = "true";
defparam \accel|t2_s2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \accel|t4_s3[28]~89 (
// Equation(s):
// \accel|t4_s3[28]~89_combout  = (\accel|t2_s2 [28] & (\accel|t4_s3[27]~88  $ (GND))) # (!\accel|t2_s2 [28] & (!\accel|t4_s3[27]~88  & VCC))
// \accel|t4_s3[28]~90  = CARRY((\accel|t2_s2 [28] & !\accel|t4_s3[27]~88 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[27]~88 ),
	.combout(\accel|t4_s3[28]~89_combout ),
	.cout(\accel|t4_s3[28]~90 ));
// synopsys translate_off
defparam \accel|t4_s3[28]~89 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \accel|t4_s3[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[28] .is_wysiwyg = "true";
defparam \accel|t4_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \accel|mult_inst|b_reg~28 (
// Equation(s):
// \accel|mult_inst|b_reg~28_combout  = (!\rst~input_o  & \accel|t4_s3 [28])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [28]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~28 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_io_ibuf \C_i[29]~input (
	.i(C_i[29]),
	.ibar(gnd),
	.o(\C_i[29]~input0 ));
// synopsys translate_off
defparam \C_i[29]~input .bus_hold = "false";
defparam \C_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \accel|c_s1~29 (
// Equation(s):
// \accel|c_s1~29_combout  = (!\rst~input_o  & \C_i[29]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[29]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~29 .lut_mask = 16'h5500;
defparam \accel|c_s1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \accel|c_s1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[29] .is_wysiwyg = "true";
defparam \accel|c_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \accel|t2_s2[29]~88 (
// Equation(s):
// \accel|t2_s2[29]~88_combout  = ((\accel|c_s1 [28] $ (\accel|c_s1 [29] $ (!\accel|t2_s2[28]~87 )))) # (GND)
// \accel|t2_s2[29]~89  = CARRY((\accel|c_s1 [28] & ((\accel|c_s1 [29]) # (!\accel|t2_s2[28]~87 ))) # (!\accel|c_s1 [28] & (\accel|c_s1 [29] & !\accel|t2_s2[28]~87 )))

	.dataa(\accel|c_s1 [28]),
	.datab(\accel|c_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[28]~87 ),
	.combout(\accel|t2_s2[29]~88_combout ),
	.cout(\accel|t2_s2[29]~89 ));
// synopsys translate_off
defparam \accel|t2_s2[29]~88 .lut_mask = 16'h698E;
defparam \accel|t2_s2[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \accel|t2_s2[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[29] .is_wysiwyg = "true";
defparam \accel|t2_s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \accel|t4_s3[29]~91 (
// Equation(s):
// \accel|t4_s3[29]~91_combout  = (\accel|t2_s2 [29] & (!\accel|t4_s3[28]~90 )) # (!\accel|t2_s2 [29] & ((\accel|t4_s3[28]~90 ) # (GND)))
// \accel|t4_s3[29]~92  = CARRY((!\accel|t4_s3[28]~90 ) # (!\accel|t2_s2 [29]))

	.dataa(\accel|t2_s2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[28]~90 ),
	.combout(\accel|t4_s3[29]~91_combout ),
	.cout(\accel|t4_s3[29]~92 ));
// synopsys translate_off
defparam \accel|t4_s3[29]~91 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \accel|t4_s3[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[29] .is_wysiwyg = "true";
defparam \accel|t4_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~29 (
// Equation(s):
// \accel|mult_inst|b_reg~29_combout  = (\accel|t4_s3 [29] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [29]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~29 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_io_ibuf \C_i[30]~input (
	.i(C_i[30]),
	.ibar(gnd),
	.o(\C_i[30]~input0 ));
// synopsys translate_off
defparam \C_i[30]~input .bus_hold = "false";
defparam \C_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \accel|c_s1~30 (
// Equation(s):
// \accel|c_s1~30_combout  = (!\rst~input_o  & \C_i[30]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~30 .lut_mask = 16'h5500;
defparam \accel|c_s1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \accel|c_s1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[30] .is_wysiwyg = "true";
defparam \accel|c_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \accel|t2_s2[30]~90 (
// Equation(s):
// \accel|t2_s2[30]~90_combout  = (\accel|c_s1 [30] & ((\accel|c_s1 [29] & (\accel|t2_s2[29]~89  & VCC)) # (!\accel|c_s1 [29] & (!\accel|t2_s2[29]~89 )))) # (!\accel|c_s1 [30] & ((\accel|c_s1 [29] & (!\accel|t2_s2[29]~89 )) # (!\accel|c_s1 [29] & 
// ((\accel|t2_s2[29]~89 ) # (GND)))))
// \accel|t2_s2[30]~91  = CARRY((\accel|c_s1 [30] & (!\accel|c_s1 [29] & !\accel|t2_s2[29]~89 )) # (!\accel|c_s1 [30] & ((!\accel|t2_s2[29]~89 ) # (!\accel|c_s1 [29]))))

	.dataa(\accel|c_s1 [30]),
	.datab(\accel|c_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[29]~89 ),
	.combout(\accel|t2_s2[30]~90_combout ),
	.cout(\accel|t2_s2[30]~91 ));
// synopsys translate_off
defparam \accel|t2_s2[30]~90 .lut_mask = 16'h9617;
defparam \accel|t2_s2[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \accel|t2_s2[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[30] .is_wysiwyg = "true";
defparam \accel|t2_s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \accel|t4_s3[30]~93 (
// Equation(s):
// \accel|t4_s3[30]~93_combout  = (\accel|t2_s2 [30] & (\accel|t4_s3[29]~92  $ (GND))) # (!\accel|t2_s2 [30] & (!\accel|t4_s3[29]~92  & VCC))
// \accel|t4_s3[30]~94  = CARRY((\accel|t2_s2 [30] & !\accel|t4_s3[29]~92 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[29]~92 ),
	.combout(\accel|t4_s3[30]~93_combout ),
	.cout(\accel|t4_s3[30]~94 ));
// synopsys translate_off
defparam \accel|t4_s3[30]~93 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \accel|t4_s3[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[30] .is_wysiwyg = "true";
defparam \accel|t4_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \accel|mult_inst|b_reg~30 (
// Equation(s):
// \accel|mult_inst|b_reg~30_combout  = (!\rst~input_o  & \accel|t4_s3 [30])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [30]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~30 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_io_ibuf \C_i[31]~input (
	.i(C_i[31]),
	.ibar(gnd),
	.o(\C_i[31]~input0 ));
// synopsys translate_off
defparam \C_i[31]~input .bus_hold = "false";
defparam \C_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \accel|c_s1~31 (
// Equation(s):
// \accel|c_s1~31_combout  = (!\rst~input_o  & \C_i[31]~input0 )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[31]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1~31 .lut_mask = 16'h5500;
defparam \accel|c_s1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \accel|c_s1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|c_s1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[31] .is_wysiwyg = "true";
defparam \accel|c_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \accel|t2_s2[31]~92 (
// Equation(s):
// \accel|t2_s2[31]~92_combout  = \accel|c_s1 [30] $ (\accel|t2_s2[30]~91  $ (!\accel|c_s1 [31]))

	.dataa(\accel|c_s1 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|c_s1 [31]),
	.cin(\accel|t2_s2[30]~91 ),
	.combout(\accel|t2_s2[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t2_s2[31]~92 .lut_mask = 16'h5AA5;
defparam \accel|t2_s2[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \accel|t2_s2[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t2_s2[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[31] .is_wysiwyg = "true";
defparam \accel|t2_s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \accel|t4_s3[31]~95 (
// Equation(s):
// \accel|t4_s3[31]~95_combout  = \accel|t4_s3[30]~94  $ (\accel|t2_s2 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t2_s2 [31]),
	.cin(\accel|t4_s3[30]~94 ),
	.combout(\accel|t4_s3[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t4_s3[31]~95 .lut_mask = 16'h0FF0;
defparam \accel|t4_s3[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \accel|t4_s3[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t4_s3[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[31] .is_wysiwyg = "true";
defparam \accel|t4_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \accel|mult_inst|b_reg~31 (
// Equation(s):
// \accel|mult_inst|b_reg~31_combout  = (!\rst~input_o  & \accel|t4_s3 [31])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t4_s3 [31]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~31 .lut_mask = 16'h5500;
defparam \accel|mult_inst|b_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y6_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(vcc),
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,
\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y6_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_io_ibuf \A_i[18]~input (
	.i(A_i[18]),
	.ibar(gnd),
	.o(\A_i[18]~input0 ));
// synopsys translate_off
defparam \A_i[18]~input .bus_hold = "false";
defparam \A_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \accel|a_s1~18 (
// Equation(s):
// \accel|a_s1~18_combout  = (!\rst~input_o  & \A_i[18]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~18 .lut_mask = 16'h0F00;
defparam \accel|a_s1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \accel|a_s1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[18] .is_wysiwyg = "true";
defparam \accel|a_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_io_ibuf \B_i[18]~input (
	.i(B_i[18]),
	.ibar(gnd),
	.o(\B_i[18]~input0 ));
// synopsys translate_off
defparam \B_i[18]~input .bus_hold = "false";
defparam \B_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \accel|b_s1~18 (
// Equation(s):
// \accel|b_s1~18_combout  = (!\rst~input_o  & \B_i[18]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~18 .lut_mask = 16'h0F00;
defparam \accel|b_s1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \accel|b_s1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[18] .is_wysiwyg = "true";
defparam \accel|b_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \accel|t1_s2[18]~69 (
// Equation(s):
// \accel|t1_s2[18]~69_combout  = ((\accel|a_s1 [18] $ (\accel|b_s1 [18] $ (\accel|t1_s2[17]~68 )))) # (GND)
// \accel|t1_s2[18]~70  = CARRY((\accel|a_s1 [18] & ((!\accel|t1_s2[17]~68 ) # (!\accel|b_s1 [18]))) # (!\accel|a_s1 [18] & (!\accel|b_s1 [18] & !\accel|t1_s2[17]~68 )))

	.dataa(\accel|a_s1 [18]),
	.datab(\accel|b_s1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[17]~68 ),
	.combout(\accel|t1_s2[18]~69_combout ),
	.cout(\accel|t1_s2[18]~70 ));
// synopsys translate_off
defparam \accel|t1_s2[18]~69 .lut_mask = 16'h962B;
defparam \accel|t1_s2[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \accel|t1_s2[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[18] .is_wysiwyg = "true";
defparam \accel|t1_s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \accel|t1_s3~18 (
// Equation(s):
// \accel|t1_s3~18_combout  = (!\rst~input_o  & \accel|t1_s2 [18])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t1_s2 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t1_s3~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~18 .lut_mask = 16'h5050;
defparam \accel|t1_s3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \accel|t1_s3[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[18] .is_wysiwyg = "true";
defparam \accel|t1_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~18 (
// Equation(s):
// \accel|mult_inst|a_reg~18_combout  = (\accel|t1_s3 [18] & !\rst~input_o )

	.dataa(\accel|t1_s3 [18]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~18 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|a_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_io_ibuf \B_i[19]~input (
	.i(B_i[19]),
	.ibar(gnd),
	.o(\B_i[19]~input0 ));
// synopsys translate_off
defparam \B_i[19]~input .bus_hold = "false";
defparam \B_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \accel|b_s1~19 (
// Equation(s):
// \accel|b_s1~19_combout  = (!\rst~input_o  & \B_i[19]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~19 .lut_mask = 16'h0F00;
defparam \accel|b_s1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \accel|b_s1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[19] .is_wysiwyg = "true";
defparam \accel|b_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_io_ibuf \A_i[19]~input (
	.i(A_i[19]),
	.ibar(gnd),
	.o(\A_i[19]~input0 ));
// synopsys translate_off
defparam \A_i[19]~input .bus_hold = "false";
defparam \A_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \accel|a_s1~19 (
// Equation(s):
// \accel|a_s1~19_combout  = (!\rst~input_o  & \A_i[19]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~19 .lut_mask = 16'h0F00;
defparam \accel|a_s1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \accel|a_s1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[19] .is_wysiwyg = "true";
defparam \accel|a_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \accel|t1_s2[19]~71 (
// Equation(s):
// \accel|t1_s2[19]~71_combout  = (\accel|b_s1 [19] & ((\accel|a_s1 [19] & (!\accel|t1_s2[18]~70 )) # (!\accel|a_s1 [19] & ((\accel|t1_s2[18]~70 ) # (GND))))) # (!\accel|b_s1 [19] & ((\accel|a_s1 [19] & (\accel|t1_s2[18]~70  & VCC)) # (!\accel|a_s1 [19] & 
// (!\accel|t1_s2[18]~70 ))))
// \accel|t1_s2[19]~72  = CARRY((\accel|b_s1 [19] & ((!\accel|t1_s2[18]~70 ) # (!\accel|a_s1 [19]))) # (!\accel|b_s1 [19] & (!\accel|a_s1 [19] & !\accel|t1_s2[18]~70 )))

	.dataa(\accel|b_s1 [19]),
	.datab(\accel|a_s1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[18]~70 ),
	.combout(\accel|t1_s2[19]~71_combout ),
	.cout(\accel|t1_s2[19]~72 ));
// synopsys translate_off
defparam \accel|t1_s2[19]~71 .lut_mask = 16'h692B;
defparam \accel|t1_s2[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \accel|t1_s2[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[19] .is_wysiwyg = "true";
defparam \accel|t1_s2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \accel|t1_s3~19 (
// Equation(s):
// \accel|t1_s3~19_combout  = (!\rst~input_o  & \accel|t1_s2 [19])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s2 [19]),
	.cin(gnd),
	.combout(\accel|t1_s3~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~19 .lut_mask = 16'h5500;
defparam \accel|t1_s3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \accel|t1_s3[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[19] .is_wysiwyg = "true";
defparam \accel|t1_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~19 (
// Equation(s):
// \accel|mult_inst|a_reg~19_combout  = (\accel|t1_s3 [19] & !\rst~input_o )

	.dataa(\accel|t1_s3 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~19 .lut_mask = 16'h00AA;
defparam \accel|mult_inst|a_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_io_ibuf \B_i[20]~input (
	.i(B_i[20]),
	.ibar(gnd),
	.o(\B_i[20]~input0 ));
// synopsys translate_off
defparam \B_i[20]~input .bus_hold = "false";
defparam \B_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \accel|b_s1~20 (
// Equation(s):
// \accel|b_s1~20_combout  = (!\rst~input_o  & \B_i[20]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[20]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~20 .lut_mask = 16'h0F00;
defparam \accel|b_s1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N9
dffeas \accel|b_s1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[20] .is_wysiwyg = "true";
defparam \accel|b_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_io_ibuf \A_i[20]~input (
	.i(A_i[20]),
	.ibar(gnd),
	.o(\A_i[20]~input0 ));
// synopsys translate_off
defparam \A_i[20]~input .bus_hold = "false";
defparam \A_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \accel|a_s1~20 (
// Equation(s):
// \accel|a_s1~20_combout  = (!\rst~input_o  & \A_i[20]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[20]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~20 .lut_mask = 16'h0F00;
defparam \accel|a_s1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N15
dffeas \accel|a_s1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[20] .is_wysiwyg = "true";
defparam \accel|a_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \accel|t1_s2[20]~73 (
// Equation(s):
// \accel|t1_s2[20]~73_combout  = ((\accel|b_s1 [20] $ (\accel|a_s1 [20] $ (\accel|t1_s2[19]~72 )))) # (GND)
// \accel|t1_s2[20]~74  = CARRY((\accel|b_s1 [20] & (\accel|a_s1 [20] & !\accel|t1_s2[19]~72 )) # (!\accel|b_s1 [20] & ((\accel|a_s1 [20]) # (!\accel|t1_s2[19]~72 ))))

	.dataa(\accel|b_s1 [20]),
	.datab(\accel|a_s1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[19]~72 ),
	.combout(\accel|t1_s2[20]~73_combout ),
	.cout(\accel|t1_s2[20]~74 ));
// synopsys translate_off
defparam \accel|t1_s2[20]~73 .lut_mask = 16'h964D;
defparam \accel|t1_s2[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \accel|t1_s2[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[20] .is_wysiwyg = "true";
defparam \accel|t1_s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \accel|t1_s3~20 (
// Equation(s):
// \accel|t1_s3~20_combout  = (!\rst~input_o  & \accel|t1_s2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [20]),
	.cin(gnd),
	.combout(\accel|t1_s3~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~20 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \accel|t1_s3[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[20] .is_wysiwyg = "true";
defparam \accel|t1_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \accel|mult_inst|a_reg~20 (
// Equation(s):
// \accel|mult_inst|a_reg~20_combout  = (\accel|t1_s3 [20] & !\rst~input_o )

	.dataa(\accel|t1_s3 [20]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~20 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|a_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_io_ibuf \B_i[21]~input (
	.i(B_i[21]),
	.ibar(gnd),
	.o(\B_i[21]~input0 ));
// synopsys translate_off
defparam \B_i[21]~input .bus_hold = "false";
defparam \B_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \accel|b_s1~21 (
// Equation(s):
// \accel|b_s1~21_combout  = (\B_i[21]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[21]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~21 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \accel|b_s1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[21] .is_wysiwyg = "true";
defparam \accel|b_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_io_ibuf \A_i[21]~input (
	.i(A_i[21]),
	.ibar(gnd),
	.o(\A_i[21]~input0 ));
// synopsys translate_off
defparam \A_i[21]~input .bus_hold = "false";
defparam \A_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \accel|a_s1~21 (
// Equation(s):
// \accel|a_s1~21_combout  = (\A_i[21]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\A_i[21]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~21 .lut_mask = 16'h0C0C;
defparam \accel|a_s1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \accel|a_s1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[21] .is_wysiwyg = "true";
defparam \accel|a_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \accel|t1_s2[21]~75 (
// Equation(s):
// \accel|t1_s2[21]~75_combout  = (\accel|b_s1 [21] & ((\accel|a_s1 [21] & (!\accel|t1_s2[20]~74 )) # (!\accel|a_s1 [21] & ((\accel|t1_s2[20]~74 ) # (GND))))) # (!\accel|b_s1 [21] & ((\accel|a_s1 [21] & (\accel|t1_s2[20]~74  & VCC)) # (!\accel|a_s1 [21] & 
// (!\accel|t1_s2[20]~74 ))))
// \accel|t1_s2[21]~76  = CARRY((\accel|b_s1 [21] & ((!\accel|t1_s2[20]~74 ) # (!\accel|a_s1 [21]))) # (!\accel|b_s1 [21] & (!\accel|a_s1 [21] & !\accel|t1_s2[20]~74 )))

	.dataa(\accel|b_s1 [21]),
	.datab(\accel|a_s1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[20]~74 ),
	.combout(\accel|t1_s2[21]~75_combout ),
	.cout(\accel|t1_s2[21]~76 ));
// synopsys translate_off
defparam \accel|t1_s2[21]~75 .lut_mask = 16'h692B;
defparam \accel|t1_s2[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \accel|t1_s2[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[21] .is_wysiwyg = "true";
defparam \accel|t1_s2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \accel|t1_s3~21 (
// Equation(s):
// \accel|t1_s3~21_combout  = (\accel|t1_s2 [21] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s2 [21]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t1_s3~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~21 .lut_mask = 16'h00F0;
defparam \accel|t1_s3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \accel|t1_s3[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[21] .is_wysiwyg = "true";
defparam \accel|t1_s3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \accel|mult_inst|a_reg~21 (
// Equation(s):
// \accel|mult_inst|a_reg~21_combout  = (!\rst~input_o  & \accel|t1_s3 [21])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [21]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~21 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_io_ibuf \A_i[22]~input (
	.i(A_i[22]),
	.ibar(gnd),
	.o(\A_i[22]~input0 ));
// synopsys translate_off
defparam \A_i[22]~input .bus_hold = "false";
defparam \A_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \accel|a_s1~22 (
// Equation(s):
// \accel|a_s1~22_combout  = (!\rst~input_o  & \A_i[22]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~22 .lut_mask = 16'h0F00;
defparam \accel|a_s1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \accel|a_s1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[22] .is_wysiwyg = "true";
defparam \accel|a_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N12
cycloneive_io_ibuf \B_i[22]~input (
	.i(B_i[22]),
	.ibar(gnd),
	.o(\B_i[22]~input0 ));
// synopsys translate_off
defparam \B_i[22]~input .bus_hold = "false";
defparam \B_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \accel|b_s1~22 (
// Equation(s):
// \accel|b_s1~22_combout  = (!\rst~input_o  & \B_i[22]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~22 .lut_mask = 16'h0F00;
defparam \accel|b_s1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \accel|b_s1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[22] .is_wysiwyg = "true";
defparam \accel|b_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \accel|t1_s2[22]~77 (
// Equation(s):
// \accel|t1_s2[22]~77_combout  = ((\accel|a_s1 [22] $ (\accel|b_s1 [22] $ (\accel|t1_s2[21]~76 )))) # (GND)
// \accel|t1_s2[22]~78  = CARRY((\accel|a_s1 [22] & ((!\accel|t1_s2[21]~76 ) # (!\accel|b_s1 [22]))) # (!\accel|a_s1 [22] & (!\accel|b_s1 [22] & !\accel|t1_s2[21]~76 )))

	.dataa(\accel|a_s1 [22]),
	.datab(\accel|b_s1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[21]~76 ),
	.combout(\accel|t1_s2[22]~77_combout ),
	.cout(\accel|t1_s2[22]~78 ));
// synopsys translate_off
defparam \accel|t1_s2[22]~77 .lut_mask = 16'h962B;
defparam \accel|t1_s2[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \accel|t1_s2[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[22] .is_wysiwyg = "true";
defparam \accel|t1_s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \accel|t1_s3~22 (
// Equation(s):
// \accel|t1_s3~22_combout  = (!\rst~input_o  & \accel|t1_s2 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [22]),
	.cin(gnd),
	.combout(\accel|t1_s3~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~22 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \accel|t1_s3[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[22] .is_wysiwyg = "true";
defparam \accel|t1_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~22 (
// Equation(s):
// \accel|mult_inst|a_reg~22_combout  = (\accel|t1_s3 [22] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [22]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~22 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N18
cycloneive_io_ibuf \B_i[23]~input (
	.i(B_i[23]),
	.ibar(gnd),
	.o(\B_i[23]~input0 ));
// synopsys translate_off
defparam \B_i[23]~input .bus_hold = "false";
defparam \B_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \accel|b_s1~23 (
// Equation(s):
// \accel|b_s1~23_combout  = (!\rst~input_o  & \B_i[23]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~23 .lut_mask = 16'h0F00;
defparam \accel|b_s1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \accel|b_s1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[23] .is_wysiwyg = "true";
defparam \accel|b_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
cycloneive_io_ibuf \A_i[23]~input (
	.i(A_i[23]),
	.ibar(gnd),
	.o(\A_i[23]~input0 ));
// synopsys translate_off
defparam \A_i[23]~input .bus_hold = "false";
defparam \A_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneive_lcell_comb \accel|a_s1~23 (
// Equation(s):
// \accel|a_s1~23_combout  = (!\rst~input_o  & \A_i[23]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~23 .lut_mask = 16'h0F00;
defparam \accel|a_s1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N29
dffeas \accel|a_s1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[23] .is_wysiwyg = "true";
defparam \accel|a_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \accel|t1_s2[23]~79 (
// Equation(s):
// \accel|t1_s2[23]~79_combout  = (\accel|b_s1 [23] & ((\accel|a_s1 [23] & (!\accel|t1_s2[22]~78 )) # (!\accel|a_s1 [23] & ((\accel|t1_s2[22]~78 ) # (GND))))) # (!\accel|b_s1 [23] & ((\accel|a_s1 [23] & (\accel|t1_s2[22]~78  & VCC)) # (!\accel|a_s1 [23] & 
// (!\accel|t1_s2[22]~78 ))))
// \accel|t1_s2[23]~80  = CARRY((\accel|b_s1 [23] & ((!\accel|t1_s2[22]~78 ) # (!\accel|a_s1 [23]))) # (!\accel|b_s1 [23] & (!\accel|a_s1 [23] & !\accel|t1_s2[22]~78 )))

	.dataa(\accel|b_s1 [23]),
	.datab(\accel|a_s1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[22]~78 ),
	.combout(\accel|t1_s2[23]~79_combout ),
	.cout(\accel|t1_s2[23]~80 ));
// synopsys translate_off
defparam \accel|t1_s2[23]~79 .lut_mask = 16'h692B;
defparam \accel|t1_s2[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \accel|t1_s2[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[23] .is_wysiwyg = "true";
defparam \accel|t1_s2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \accel|t1_s3~23 (
// Equation(s):
// \accel|t1_s3~23_combout  = (!\rst~input_o  & \accel|t1_s2 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [23]),
	.cin(gnd),
	.combout(\accel|t1_s3~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~23 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \accel|t1_s3[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[23] .is_wysiwyg = "true";
defparam \accel|t1_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~23 (
// Equation(s):
// \accel|mult_inst|a_reg~23_combout  = (!\rst~input_o  & \accel|t1_s3 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [23]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~23 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_io_ibuf \A_i[24]~input (
	.i(A_i[24]),
	.ibar(gnd),
	.o(\A_i[24]~input0 ));
// synopsys translate_off
defparam \A_i[24]~input .bus_hold = "false";
defparam \A_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \accel|a_s1~24 (
// Equation(s):
// \accel|a_s1~24_combout  = (\A_i[24]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\A_i[24]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~24 .lut_mask = 16'h0C0C;
defparam \accel|a_s1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \accel|a_s1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[24] .is_wysiwyg = "true";
defparam \accel|a_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneive_io_ibuf \B_i[24]~input (
	.i(B_i[24]),
	.ibar(gnd),
	.o(\B_i[24]~input0 ));
// synopsys translate_off
defparam \B_i[24]~input .bus_hold = "false";
defparam \B_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \accel|b_s1~24 (
// Equation(s):
// \accel|b_s1~24_combout  = (!\rst~input_o  & \B_i[24]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[24]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~24 .lut_mask = 16'h0F00;
defparam \accel|b_s1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \accel|b_s1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[24] .is_wysiwyg = "true";
defparam \accel|b_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \accel|t1_s2[24]~81 (
// Equation(s):
// \accel|t1_s2[24]~81_combout  = ((\accel|a_s1 [24] $ (\accel|b_s1 [24] $ (\accel|t1_s2[23]~80 )))) # (GND)
// \accel|t1_s2[24]~82  = CARRY((\accel|a_s1 [24] & ((!\accel|t1_s2[23]~80 ) # (!\accel|b_s1 [24]))) # (!\accel|a_s1 [24] & (!\accel|b_s1 [24] & !\accel|t1_s2[23]~80 )))

	.dataa(\accel|a_s1 [24]),
	.datab(\accel|b_s1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[23]~80 ),
	.combout(\accel|t1_s2[24]~81_combout ),
	.cout(\accel|t1_s2[24]~82 ));
// synopsys translate_off
defparam \accel|t1_s2[24]~81 .lut_mask = 16'h962B;
defparam \accel|t1_s2[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \accel|t1_s2[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[24] .is_wysiwyg = "true";
defparam \accel|t1_s2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \accel|t1_s3~24 (
// Equation(s):
// \accel|t1_s3~24_combout  = (!\rst~input_o  & \accel|t1_s2 [24])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t1_s2 [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t1_s3~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~24 .lut_mask = 16'h5050;
defparam \accel|t1_s3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \accel|t1_s3[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[24] .is_wysiwyg = "true";
defparam \accel|t1_s3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \accel|mult_inst|a_reg~24 (
// Equation(s):
// \accel|mult_inst|a_reg~24_combout  = (!\rst~input_o  & \accel|t1_s3 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [24]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~24 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N20
cycloneive_io_ibuf \B_i[25]~input (
	.i(B_i[25]),
	.ibar(gnd),
	.o(\B_i[25]~input0 ));
// synopsys translate_off
defparam \B_i[25]~input .bus_hold = "false";
defparam \B_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \accel|b_s1~25 (
// Equation(s):
// \accel|b_s1~25_combout  = (!\rst~input_o  & \B_i[25]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~25 .lut_mask = 16'h0F00;
defparam \accel|b_s1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \accel|b_s1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[25] .is_wysiwyg = "true";
defparam \accel|b_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
cycloneive_io_ibuf \A_i[25]~input (
	.i(A_i[25]),
	.ibar(gnd),
	.o(\A_i[25]~input0 ));
// synopsys translate_off
defparam \A_i[25]~input .bus_hold = "false";
defparam \A_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \accel|a_s1~25 (
// Equation(s):
// \accel|a_s1~25_combout  = (!\rst~input_o  & \A_i[25]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~25 .lut_mask = 16'h0F00;
defparam \accel|a_s1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N17
dffeas \accel|a_s1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[25] .is_wysiwyg = "true";
defparam \accel|a_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \accel|t1_s2[25]~83 (
// Equation(s):
// \accel|t1_s2[25]~83_combout  = (\accel|b_s1 [25] & ((\accel|a_s1 [25] & (!\accel|t1_s2[24]~82 )) # (!\accel|a_s1 [25] & ((\accel|t1_s2[24]~82 ) # (GND))))) # (!\accel|b_s1 [25] & ((\accel|a_s1 [25] & (\accel|t1_s2[24]~82  & VCC)) # (!\accel|a_s1 [25] & 
// (!\accel|t1_s2[24]~82 ))))
// \accel|t1_s2[25]~84  = CARRY((\accel|b_s1 [25] & ((!\accel|t1_s2[24]~82 ) # (!\accel|a_s1 [25]))) # (!\accel|b_s1 [25] & (!\accel|a_s1 [25] & !\accel|t1_s2[24]~82 )))

	.dataa(\accel|b_s1 [25]),
	.datab(\accel|a_s1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[24]~82 ),
	.combout(\accel|t1_s2[25]~83_combout ),
	.cout(\accel|t1_s2[25]~84 ));
// synopsys translate_off
defparam \accel|t1_s2[25]~83 .lut_mask = 16'h692B;
defparam \accel|t1_s2[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \accel|t1_s2[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[25] .is_wysiwyg = "true";
defparam \accel|t1_s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \accel|t1_s3~25 (
// Equation(s):
// \accel|t1_s3~25_combout  = (!\rst~input_o  & \accel|t1_s2 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [25]),
	.cin(gnd),
	.combout(\accel|t1_s3~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~25 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \accel|t1_s3[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[25] .is_wysiwyg = "true";
defparam \accel|t1_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \accel|mult_inst|a_reg~25 (
// Equation(s):
// \accel|mult_inst|a_reg~25_combout  = (!\rst~input_o  & \accel|t1_s3 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [25]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~25 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_io_ibuf \A_i[26]~input (
	.i(A_i[26]),
	.ibar(gnd),
	.o(\A_i[26]~input0 ));
// synopsys translate_off
defparam \A_i[26]~input .bus_hold = "false";
defparam \A_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \accel|a_s1~26 (
// Equation(s):
// \accel|a_s1~26_combout  = (\A_i[26]~input0  & !\rst~input_o )

	.dataa(\A_i[26]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~26 .lut_mask = 16'h0A0A;
defparam \accel|a_s1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \accel|a_s1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[26] .is_wysiwyg = "true";
defparam \accel|a_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N10
cycloneive_io_ibuf \B_i[26]~input (
	.i(B_i[26]),
	.ibar(gnd),
	.o(\B_i[26]~input0 ));
// synopsys translate_off
defparam \B_i[26]~input .bus_hold = "false";
defparam \B_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneive_lcell_comb \accel|b_s1~26 (
// Equation(s):
// \accel|b_s1~26_combout  = (!\rst~input_o  & \B_i[26]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[26]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~26 .lut_mask = 16'h0F00;
defparam \accel|b_s1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N23
dffeas \accel|b_s1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[26] .is_wysiwyg = "true";
defparam \accel|b_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \accel|t1_s2[26]~85 (
// Equation(s):
// \accel|t1_s2[26]~85_combout  = ((\accel|a_s1 [26] $ (\accel|b_s1 [26] $ (\accel|t1_s2[25]~84 )))) # (GND)
// \accel|t1_s2[26]~86  = CARRY((\accel|a_s1 [26] & ((!\accel|t1_s2[25]~84 ) # (!\accel|b_s1 [26]))) # (!\accel|a_s1 [26] & (!\accel|b_s1 [26] & !\accel|t1_s2[25]~84 )))

	.dataa(\accel|a_s1 [26]),
	.datab(\accel|b_s1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[25]~84 ),
	.combout(\accel|t1_s2[26]~85_combout ),
	.cout(\accel|t1_s2[26]~86 ));
// synopsys translate_off
defparam \accel|t1_s2[26]~85 .lut_mask = 16'h962B;
defparam \accel|t1_s2[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \accel|t1_s2[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[26] .is_wysiwyg = "true";
defparam \accel|t1_s2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \accel|t1_s3~26 (
// Equation(s):
// \accel|t1_s3~26_combout  = (!\rst~input_o  & \accel|t1_s2 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [26]),
	.cin(gnd),
	.combout(\accel|t1_s3~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~26 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \accel|t1_s3[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[26] .is_wysiwyg = "true";
defparam \accel|t1_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~26 (
// Equation(s):
// \accel|mult_inst|a_reg~26_combout  = (!\rst~input_o  & \accel|t1_s3 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [26]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~26 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N8
cycloneive_io_ibuf \B_i[27]~input (
	.i(B_i[27]),
	.ibar(gnd),
	.o(\B_i[27]~input0 ));
// synopsys translate_off
defparam \B_i[27]~input .bus_hold = "false";
defparam \B_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_lcell_comb \accel|b_s1~27 (
// Equation(s):
// \accel|b_s1~27_combout  = (!\rst~input_o  & \B_i[27]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~27 .lut_mask = 16'h0F00;
defparam \accel|b_s1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N11
dffeas \accel|b_s1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[27] .is_wysiwyg = "true";
defparam \accel|b_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneive_io_ibuf \A_i[27]~input (
	.i(A_i[27]),
	.ibar(gnd),
	.o(\A_i[27]~input0 ));
// synopsys translate_off
defparam \A_i[27]~input .bus_hold = "false";
defparam \A_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneive_lcell_comb \accel|a_s1~27 (
// Equation(s):
// \accel|a_s1~27_combout  = (!\rst~input_o  & \A_i[27]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~27 .lut_mask = 16'h0F00;
defparam \accel|a_s1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N13
dffeas \accel|a_s1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[27] .is_wysiwyg = "true";
defparam \accel|a_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \accel|t1_s2[27]~87 (
// Equation(s):
// \accel|t1_s2[27]~87_combout  = (\accel|b_s1 [27] & ((\accel|a_s1 [27] & (!\accel|t1_s2[26]~86 )) # (!\accel|a_s1 [27] & ((\accel|t1_s2[26]~86 ) # (GND))))) # (!\accel|b_s1 [27] & ((\accel|a_s1 [27] & (\accel|t1_s2[26]~86  & VCC)) # (!\accel|a_s1 [27] & 
// (!\accel|t1_s2[26]~86 ))))
// \accel|t1_s2[27]~88  = CARRY((\accel|b_s1 [27] & ((!\accel|t1_s2[26]~86 ) # (!\accel|a_s1 [27]))) # (!\accel|b_s1 [27] & (!\accel|a_s1 [27] & !\accel|t1_s2[26]~86 )))

	.dataa(\accel|b_s1 [27]),
	.datab(\accel|a_s1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[26]~86 ),
	.combout(\accel|t1_s2[27]~87_combout ),
	.cout(\accel|t1_s2[27]~88 ));
// synopsys translate_off
defparam \accel|t1_s2[27]~87 .lut_mask = 16'h692B;
defparam \accel|t1_s2[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \accel|t1_s2[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[27] .is_wysiwyg = "true";
defparam \accel|t1_s2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \accel|t1_s3~27 (
// Equation(s):
// \accel|t1_s3~27_combout  = (!\rst~input_o  & \accel|t1_s2 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [27]),
	.cin(gnd),
	.combout(\accel|t1_s3~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~27 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \accel|t1_s3[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[27] .is_wysiwyg = "true";
defparam \accel|t1_s3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~27 (
// Equation(s):
// \accel|mult_inst|a_reg~27_combout  = (!\rst~input_o  & \accel|t1_s3 [27])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [27]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~27 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_io_ibuf \A_i[28]~input (
	.i(A_i[28]),
	.ibar(gnd),
	.o(\A_i[28]~input0 ));
// synopsys translate_off
defparam \A_i[28]~input .bus_hold = "false";
defparam \A_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \accel|a_s1~28 (
// Equation(s):
// \accel|a_s1~28_combout  = (\A_i[28]~input0  & !\rst~input_o )

	.dataa(\A_i[28]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|a_s1~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~28 .lut_mask = 16'h0A0A;
defparam \accel|a_s1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \accel|a_s1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[28] .is_wysiwyg = "true";
defparam \accel|a_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N22
cycloneive_io_ibuf \B_i[28]~input (
	.i(B_i[28]),
	.ibar(gnd),
	.o(\B_i[28]~input0 ));
// synopsys translate_off
defparam \B_i[28]~input .bus_hold = "false";
defparam \B_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneive_lcell_comb \accel|b_s1~28 (
// Equation(s):
// \accel|b_s1~28_combout  = (!\rst~input_o  & \B_i[28]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~28 .lut_mask = 16'h0F00;
defparam \accel|b_s1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N5
dffeas \accel|b_s1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[28] .is_wysiwyg = "true";
defparam \accel|b_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \accel|t1_s2[28]~89 (
// Equation(s):
// \accel|t1_s2[28]~89_combout  = ((\accel|a_s1 [28] $ (\accel|b_s1 [28] $ (\accel|t1_s2[27]~88 )))) # (GND)
// \accel|t1_s2[28]~90  = CARRY((\accel|a_s1 [28] & ((!\accel|t1_s2[27]~88 ) # (!\accel|b_s1 [28]))) # (!\accel|a_s1 [28] & (!\accel|b_s1 [28] & !\accel|t1_s2[27]~88 )))

	.dataa(\accel|a_s1 [28]),
	.datab(\accel|b_s1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[27]~88 ),
	.combout(\accel|t1_s2[28]~89_combout ),
	.cout(\accel|t1_s2[28]~90 ));
// synopsys translate_off
defparam \accel|t1_s2[28]~89 .lut_mask = 16'h962B;
defparam \accel|t1_s2[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \accel|t1_s2[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[28] .is_wysiwyg = "true";
defparam \accel|t1_s2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \accel|t1_s3~28 (
// Equation(s):
// \accel|t1_s3~28_combout  = (!\rst~input_o  & \accel|t1_s2 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [28]),
	.cin(gnd),
	.combout(\accel|t1_s3~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~28 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \accel|t1_s3[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[28] .is_wysiwyg = "true";
defparam \accel|t1_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~28 (
// Equation(s):
// \accel|mult_inst|a_reg~28_combout  = (!\rst~input_o  & \accel|t1_s3 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [28]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~28 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneive_io_ibuf \B_i[29]~input (
	.i(B_i[29]),
	.ibar(gnd),
	.o(\B_i[29]~input0 ));
// synopsys translate_off
defparam \B_i[29]~input .bus_hold = "false";
defparam \B_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \accel|b_s1~29 (
// Equation(s):
// \accel|b_s1~29_combout  = (\B_i[29]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[29]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~29 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \accel|b_s1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[29] .is_wysiwyg = "true";
defparam \accel|b_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_io_ibuf \A_i[29]~input (
	.i(A_i[29]),
	.ibar(gnd),
	.o(\A_i[29]~input0 ));
// synopsys translate_off
defparam \A_i[29]~input .bus_hold = "false";
defparam \A_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneive_lcell_comb \accel|a_s1~29 (
// Equation(s):
// \accel|a_s1~29_combout  = (!\rst~input_o  & \A_i[29]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[29]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~29 .lut_mask = 16'h0F00;
defparam \accel|a_s1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N7
dffeas \accel|a_s1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[29] .is_wysiwyg = "true";
defparam \accel|a_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \accel|t1_s2[29]~91 (
// Equation(s):
// \accel|t1_s2[29]~91_combout  = (\accel|b_s1 [29] & ((\accel|a_s1 [29] & (!\accel|t1_s2[28]~90 )) # (!\accel|a_s1 [29] & ((\accel|t1_s2[28]~90 ) # (GND))))) # (!\accel|b_s1 [29] & ((\accel|a_s1 [29] & (\accel|t1_s2[28]~90  & VCC)) # (!\accel|a_s1 [29] & 
// (!\accel|t1_s2[28]~90 ))))
// \accel|t1_s2[29]~92  = CARRY((\accel|b_s1 [29] & ((!\accel|t1_s2[28]~90 ) # (!\accel|a_s1 [29]))) # (!\accel|b_s1 [29] & (!\accel|a_s1 [29] & !\accel|t1_s2[28]~90 )))

	.dataa(\accel|b_s1 [29]),
	.datab(\accel|a_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[28]~90 ),
	.combout(\accel|t1_s2[29]~91_combout ),
	.cout(\accel|t1_s2[29]~92 ));
// synopsys translate_off
defparam \accel|t1_s2[29]~91 .lut_mask = 16'h692B;
defparam \accel|t1_s2[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \accel|t1_s2[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[29] .is_wysiwyg = "true";
defparam \accel|t1_s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \accel|t1_s3~29 (
// Equation(s):
// \accel|t1_s3~29_combout  = (!\rst~input_o  & \accel|t1_s2 [29])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s2 [29]),
	.cin(gnd),
	.combout(\accel|t1_s3~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~29 .lut_mask = 16'h5500;
defparam \accel|t1_s3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \accel|t1_s3[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[29] .is_wysiwyg = "true";
defparam \accel|t1_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~29 (
// Equation(s):
// \accel|mult_inst|a_reg~29_combout  = (!\rst~input_o  & \accel|t1_s3 [29])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t1_s3 [29]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~29 .lut_mask = 16'h5500;
defparam \accel|mult_inst|a_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N4
cycloneive_io_ibuf \B_i[30]~input (
	.i(B_i[30]),
	.ibar(gnd),
	.o(\B_i[30]~input0 ));
// synopsys translate_off
defparam \B_i[30]~input .bus_hold = "false";
defparam \B_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cycloneive_lcell_comb \accel|b_s1~30 (
// Equation(s):
// \accel|b_s1~30_combout  = (\B_i[30]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\B_i[30]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|b_s1~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~30 .lut_mask = 16'h0C0C;
defparam \accel|b_s1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N27
dffeas \accel|b_s1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[30] .is_wysiwyg = "true";
defparam \accel|b_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N14
cycloneive_io_ibuf \A_i[30]~input (
	.i(A_i[30]),
	.ibar(gnd),
	.o(\A_i[30]~input0 ));
// synopsys translate_off
defparam \A_i[30]~input .bus_hold = "false";
defparam \A_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \accel|a_s1~30 (
// Equation(s):
// \accel|a_s1~30_combout  = (!\rst~input_o  & \A_i[30]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~30 .lut_mask = 16'h0F00;
defparam \accel|a_s1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N21
dffeas \accel|a_s1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[30] .is_wysiwyg = "true";
defparam \accel|a_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \accel|t1_s2[30]~93 (
// Equation(s):
// \accel|t1_s2[30]~93_combout  = ((\accel|b_s1 [30] $ (\accel|a_s1 [30] $ (\accel|t1_s2[29]~92 )))) # (GND)
// \accel|t1_s2[30]~94  = CARRY((\accel|b_s1 [30] & (\accel|a_s1 [30] & !\accel|t1_s2[29]~92 )) # (!\accel|b_s1 [30] & ((\accel|a_s1 [30]) # (!\accel|t1_s2[29]~92 ))))

	.dataa(\accel|b_s1 [30]),
	.datab(\accel|a_s1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[29]~92 ),
	.combout(\accel|t1_s2[30]~93_combout ),
	.cout(\accel|t1_s2[30]~94 ));
// synopsys translate_off
defparam \accel|t1_s2[30]~93 .lut_mask = 16'h964D;
defparam \accel|t1_s2[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \accel|t1_s2[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[30] .is_wysiwyg = "true";
defparam \accel|t1_s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \accel|t1_s3~30 (
// Equation(s):
// \accel|t1_s3~30_combout  = (\accel|t1_s2 [30] & !\rst~input_o )

	.dataa(\accel|t1_s2 [30]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t1_s3~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~30 .lut_mask = 16'h0A0A;
defparam \accel|t1_s3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \accel|t1_s3[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[30] .is_wysiwyg = "true";
defparam \accel|t1_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~30 (
// Equation(s):
// \accel|mult_inst|a_reg~30_combout  = (!\rst~input_o  & \accel|t1_s3 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s3 [30]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~30 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|a_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
cycloneive_io_ibuf \A_i[31]~input (
	.i(A_i[31]),
	.ibar(gnd),
	.o(\A_i[31]~input0 ));
// synopsys translate_off
defparam \A_i[31]~input .bus_hold = "false";
defparam \A_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \accel|a_s1~31 (
// Equation(s):
// \accel|a_s1~31_combout  = (!\rst~input_o  & \A_i[31]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\A_i[31]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1~31 .lut_mask = 16'h0F00;
defparam \accel|a_s1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N1
dffeas \accel|a_s1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|a_s1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[31] .is_wysiwyg = "true";
defparam \accel|a_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneive_io_ibuf \B_i[31]~input (
	.i(B_i[31]),
	.ibar(gnd),
	.o(\B_i[31]~input0 ));
// synopsys translate_off
defparam \B_i[31]~input .bus_hold = "false";
defparam \B_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \accel|b_s1~31 (
// Equation(s):
// \accel|b_s1~31_combout  = (!\rst~input_o  & \B_i[31]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\B_i[31]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1~31 .lut_mask = 16'h0F00;
defparam \accel|b_s1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N15
dffeas \accel|b_s1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|b_s1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[31] .is_wysiwyg = "true";
defparam \accel|b_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \accel|t1_s2[31]~95 (
// Equation(s):
// \accel|t1_s2[31]~95_combout  = \accel|a_s1 [31] $ (\accel|t1_s2[30]~94  $ (!\accel|b_s1 [31]))

	.dataa(\accel|a_s1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|b_s1 [31]),
	.cin(\accel|t1_s2[30]~94 ),
	.combout(\accel|t1_s2[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s2[31]~95 .lut_mask = 16'h5AA5;
defparam \accel|t1_s2[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \accel|t1_s2[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s2[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[31] .is_wysiwyg = "true";
defparam \accel|t1_s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \accel|t1_s3~31 (
// Equation(s):
// \accel|t1_s3~31_combout  = (!\rst~input_o  & \accel|t1_s2 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t1_s2 [31]),
	.cin(gnd),
	.combout(\accel|t1_s3~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s3~31 .lut_mask = 16'h0F00;
defparam \accel|t1_s3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \accel|t1_s3[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t1_s3~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[31] .is_wysiwyg = "true";
defparam \accel|t1_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \accel|mult_inst|a_reg~31 (
// Equation(s):
// \accel|mult_inst|a_reg~31_combout  = (!\rst~input_o  & \accel|t1_s3 [31])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t1_s3 [31]),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~31 .lut_mask = 16'h3300;
defparam \accel|mult_inst|a_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y8_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.datab({\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,
\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y8_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  & 
// (\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  & \accel|mult_inst|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~0_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \accel|mult_inst|Mult0|auto_generated|op_1~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout  & \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \accel|mult_inst|p_out[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[18] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_io_ibuf \D_i[16]~input (
	.i(D_i[16]),
	.ibar(gnd),
	.o(\D_i[16]~input0 ));
// synopsys translate_off
defparam \D_i[16]~input .bus_hold = "false";
defparam \D_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \accel|d_s1~16 (
// Equation(s):
// \accel|d_s1~16_combout  = (\D_i[16]~input0  & !\rst~input_o )

	.dataa(\D_i[16]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~16 .lut_mask = 16'h0A0A;
defparam \accel|d_s1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \accel|d_s1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[16] .is_wysiwyg = "true";
defparam \accel|d_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \accel|t3_s2~16 (
// Equation(s):
// \accel|t3_s2~16_combout  = (!\rst~input_o  & \accel|d_s1 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [16]),
	.cin(gnd),
	.combout(\accel|t3_s2~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~16 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \accel|t3_s2[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[18] .is_wysiwyg = "true";
defparam \accel|t3_s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \accel|t3_s3~16 (
// Equation(s):
// \accel|t3_s3~16_combout  = (!\rst~input_o  & \accel|t3_s2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [18]),
	.cin(gnd),
	.combout(\accel|t3_s3~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~16 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \accel|t3_s3[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[18] .is_wysiwyg = "true";
defparam \accel|t3_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \accel|t3_s4~17 (
// Equation(s):
// \accel|t3_s4~17_combout  = (\accel|t3_s3 [18] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t3_s3 [18]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|t3_s4~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~17 .lut_mask = 16'h00F0;
defparam \accel|t3_s4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \accel|t3_s4[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[18] .is_wysiwyg = "true";
defparam \accel|t3_s4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \accel|t6_s5[18]~99 (
// Equation(s):
// \accel|t6_s5[18]~99_combout  = ((\accel|mult_inst|p_out [18] $ (\accel|t3_s4 [18] $ (\accel|t6_s5[17]~98 )))) # (GND)
// \accel|t6_s5[18]~100  = CARRY((\accel|mult_inst|p_out [18] & ((!\accel|t6_s5[17]~98 ) # (!\accel|t3_s4 [18]))) # (!\accel|mult_inst|p_out [18] & (!\accel|t3_s4 [18] & !\accel|t6_s5[17]~98 )))

	.dataa(\accel|mult_inst|p_out [18]),
	.datab(\accel|t3_s4 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[17]~98 ),
	.combout(\accel|t6_s5[18]~99_combout ),
	.cout(\accel|t6_s5[18]~100 ));
// synopsys translate_off
defparam \accel|t6_s5[18]~99 .lut_mask = 16'h962B;
defparam \accel|t6_s5[18]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \accel|t6_s5[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[18]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[18] .is_wysiwyg = "true";
defparam \accel|t6_s5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \accel|q_reg~18 (
// Equation(s):
// \accel|q_reg~18_combout  = (!\rst~input_o  & \accel|t6_s5 [18])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [18]),
	.cin(gnd),
	.combout(\accel|q_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~18 .lut_mask = 16'h5500;
defparam \accel|q_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \accel|q_reg[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[17] .is_wysiwyg = "true";
defparam \accel|q_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_io_ibuf \D_i[17]~input (
	.i(D_i[17]),
	.ibar(gnd),
	.o(\D_i[17]~input0 ));
// synopsys translate_off
defparam \D_i[17]~input .bus_hold = "false";
defparam \D_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \accel|d_s1~17 (
// Equation(s):
// \accel|d_s1~17_combout  = (!\rst~input_o  & \D_i[17]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~17 .lut_mask = 16'h0F00;
defparam \accel|d_s1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \accel|d_s1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[17] .is_wysiwyg = "true";
defparam \accel|d_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \accel|t3_s2~17 (
// Equation(s):
// \accel|t3_s2~17_combout  = (!\rst~input_o  & \accel|d_s1 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [17]),
	.cin(gnd),
	.combout(\accel|t3_s2~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~17 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \accel|t3_s2[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[19] .is_wysiwyg = "true";
defparam \accel|t3_s2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \accel|t3_s3~17 (
// Equation(s):
// \accel|t3_s3~17_combout  = (!\rst~input_o  & \accel|t3_s2 [19])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~17 .lut_mask = 16'h3030;
defparam \accel|t3_s3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \accel|t3_s3[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[19] .is_wysiwyg = "true";
defparam \accel|t3_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \accel|t3_s4~18 (
// Equation(s):
// \accel|t3_s4~18_combout  = (!\rst~input_o  & \accel|t3_s3 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [19]),
	.cin(gnd),
	.combout(\accel|t3_s4~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~18 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \accel|t3_s4[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s4~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[19] .is_wysiwyg = "true";
defparam \accel|t3_s4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~1 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~1 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \accel|mult_inst|p_out[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[19] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \accel|t6_s5[19]~101 (
// Equation(s):
// \accel|t6_s5[19]~101_combout  = (\accel|t3_s4 [19] & ((\accel|mult_inst|p_out [19] & (!\accel|t6_s5[18]~100 )) # (!\accel|mult_inst|p_out [19] & ((\accel|t6_s5[18]~100 ) # (GND))))) # (!\accel|t3_s4 [19] & ((\accel|mult_inst|p_out [19] & 
// (\accel|t6_s5[18]~100  & VCC)) # (!\accel|mult_inst|p_out [19] & (!\accel|t6_s5[18]~100 ))))
// \accel|t6_s5[19]~102  = CARRY((\accel|t3_s4 [19] & ((!\accel|t6_s5[18]~100 ) # (!\accel|mult_inst|p_out [19]))) # (!\accel|t3_s4 [19] & (!\accel|mult_inst|p_out [19] & !\accel|t6_s5[18]~100 )))

	.dataa(\accel|t3_s4 [19]),
	.datab(\accel|mult_inst|p_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[18]~100 ),
	.combout(\accel|t6_s5[19]~101_combout ),
	.cout(\accel|t6_s5[19]~102 ));
// synopsys translate_off
defparam \accel|t6_s5[19]~101 .lut_mask = 16'h692B;
defparam \accel|t6_s5[19]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \accel|t6_s5[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[19]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[19] .is_wysiwyg = "true";
defparam \accel|t6_s5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \accel|q_reg~19 (
// Equation(s):
// \accel|q_reg~19_combout  = (\accel|t6_s5 [19] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [19]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~19 .lut_mask = 16'h00F0;
defparam \accel|q_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \accel|q_reg[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[18] .is_wysiwyg = "true";
defparam \accel|q_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_io_ibuf \D_i[18]~input (
	.i(D_i[18]),
	.ibar(gnd),
	.o(\D_i[18]~input0 ));
// synopsys translate_off
defparam \D_i[18]~input .bus_hold = "false";
defparam \D_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \accel|d_s1~18 (
// Equation(s):
// \accel|d_s1~18_combout  = (!\rst~input_o  & \D_i[18]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~18 .lut_mask = 16'h0F00;
defparam \accel|d_s1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \accel|d_s1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[18] .is_wysiwyg = "true";
defparam \accel|d_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \accel|t3_s2~18 (
// Equation(s):
// \accel|t3_s2~18_combout  = (!\rst~input_o  & \accel|d_s1 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [18]),
	.cin(gnd),
	.combout(\accel|t3_s2~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~18 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \accel|t3_s2[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[20] .is_wysiwyg = "true";
defparam \accel|t3_s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \accel|t3_s3~18 (
// Equation(s):
// \accel|t3_s3~18_combout  = (!\rst~input_o  & \accel|t3_s2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [20]),
	.cin(gnd),
	.combout(\accel|t3_s3~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~18 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \accel|t3_s3[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[20] .is_wysiwyg = "true";
defparam \accel|t3_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \accel|t3_s4~19 (
// Equation(s):
// \accel|t3_s4~19_combout  = (!\rst~input_o  & \accel|t3_s3 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [20]),
	.cin(gnd),
	.combout(\accel|t3_s4~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~19 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \accel|t3_s4[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[20] .is_wysiwyg = "true";
defparam \accel|t3_s4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~3 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \accel|mult_inst|p_out[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[20] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \accel|t6_s5[20]~103 (
// Equation(s):
// \accel|t6_s5[20]~103_combout  = ((\accel|t3_s4 [20] $ (\accel|mult_inst|p_out [20] $ (\accel|t6_s5[19]~102 )))) # (GND)
// \accel|t6_s5[20]~104  = CARRY((\accel|t3_s4 [20] & (\accel|mult_inst|p_out [20] & !\accel|t6_s5[19]~102 )) # (!\accel|t3_s4 [20] & ((\accel|mult_inst|p_out [20]) # (!\accel|t6_s5[19]~102 ))))

	.dataa(\accel|t3_s4 [20]),
	.datab(\accel|mult_inst|p_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[19]~102 ),
	.combout(\accel|t6_s5[20]~103_combout ),
	.cout(\accel|t6_s5[20]~104 ));
// synopsys translate_off
defparam \accel|t6_s5[20]~103 .lut_mask = 16'h964D;
defparam \accel|t6_s5[20]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \accel|t6_s5[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[20]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[20] .is_wysiwyg = "true";
defparam \accel|t6_s5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \accel|q_reg~20 (
// Equation(s):
// \accel|q_reg~20_combout  = (\accel|t6_s5 [20] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [20]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~20 .lut_mask = 16'h00F0;
defparam \accel|q_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \accel|q_reg[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[19] .is_wysiwyg = "true";
defparam \accel|q_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~6_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|op_1~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|op_1~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \accel|mult_inst|p_out[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[21] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_io_ibuf \D_i[19]~input (
	.i(D_i[19]),
	.ibar(gnd),
	.o(\D_i[19]~input0 ));
// synopsys translate_off
defparam \D_i[19]~input .bus_hold = "false";
defparam \D_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \accel|d_s1~19 (
// Equation(s):
// \accel|d_s1~19_combout  = (!\rst~input_o  & \D_i[19]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~19 .lut_mask = 16'h0F00;
defparam \accel|d_s1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \accel|d_s1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[19] .is_wysiwyg = "true";
defparam \accel|d_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \accel|t3_s2~19 (
// Equation(s):
// \accel|t3_s2~19_combout  = (!\rst~input_o  & \accel|d_s1 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [19]),
	.cin(gnd),
	.combout(\accel|t3_s2~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~19 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \accel|t3_s2[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[21] .is_wysiwyg = "true";
defparam \accel|t3_s2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \accel|t3_s3~19 (
// Equation(s):
// \accel|t3_s3~19_combout  = (!\rst~input_o  & \accel|t3_s2 [21])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~19 .lut_mask = 16'h3030;
defparam \accel|t3_s3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \accel|t3_s3[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[21] .is_wysiwyg = "true";
defparam \accel|t3_s3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \accel|t3_s4~20 (
// Equation(s):
// \accel|t3_s4~20_combout  = (!\rst~input_o  & \accel|t3_s3 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [21]),
	.cin(gnd),
	.combout(\accel|t3_s4~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~20 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \accel|t3_s4[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[21] .is_wysiwyg = "true";
defparam \accel|t3_s4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \accel|t6_s5[21]~105 (
// Equation(s):
// \accel|t6_s5[21]~105_combout  = (\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21] & (!\accel|t6_s5[20]~104 )) # (!\accel|t3_s4 [21] & (\accel|t6_s5[20]~104  & VCC)))) # (!\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21] & ((\accel|t6_s5[20]~104 ) # 
// (GND))) # (!\accel|t3_s4 [21] & (!\accel|t6_s5[20]~104 ))))
// \accel|t6_s5[21]~106  = CARRY((\accel|mult_inst|p_out [21] & (\accel|t3_s4 [21] & !\accel|t6_s5[20]~104 )) # (!\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21]) # (!\accel|t6_s5[20]~104 ))))

	.dataa(\accel|mult_inst|p_out [21]),
	.datab(\accel|t3_s4 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[20]~104 ),
	.combout(\accel|t6_s5[21]~105_combout ),
	.cout(\accel|t6_s5[21]~106 ));
// synopsys translate_off
defparam \accel|t6_s5[21]~105 .lut_mask = 16'h694D;
defparam \accel|t6_s5[21]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \accel|t6_s5[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[21]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[21] .is_wysiwyg = "true";
defparam \accel|t6_s5[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \accel|q_reg~21 (
// Equation(s):
// \accel|q_reg~21_combout  = (!\rst~input_o  & \accel|t6_s5 [21])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [21]),
	.cin(gnd),
	.combout(\accel|q_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~21 .lut_mask = 16'h5500;
defparam \accel|q_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \accel|q_reg[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[20] .is_wysiwyg = "true";
defparam \accel|q_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~7 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|op_1~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \accel|mult_inst|p_out[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[22] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_io_ibuf \D_i[20]~input (
	.i(D_i[20]),
	.ibar(gnd),
	.o(\D_i[20]~input0 ));
// synopsys translate_off
defparam \D_i[20]~input .bus_hold = "false";
defparam \D_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \accel|d_s1~20 (
// Equation(s):
// \accel|d_s1~20_combout  = (\D_i[20]~input0  & !\rst~input_o )

	.dataa(gnd),
	.datab(\D_i[20]~input0 ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~20 .lut_mask = 16'h0C0C;
defparam \accel|d_s1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \accel|d_s1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[20] .is_wysiwyg = "true";
defparam \accel|d_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \accel|t3_s2~20 (
// Equation(s):
// \accel|t3_s2~20_combout  = (!\rst~input_o  & \accel|d_s1 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [20]),
	.cin(gnd),
	.combout(\accel|t3_s2~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~20 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \accel|t3_s2[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[22] .is_wysiwyg = "true";
defparam \accel|t3_s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \accel|t3_s3~20 (
// Equation(s):
// \accel|t3_s3~20_combout  = (!\rst~input_o  & \accel|t3_s2 [22])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~20 .lut_mask = 16'h3030;
defparam \accel|t3_s3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \accel|t3_s3[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[22] .is_wysiwyg = "true";
defparam \accel|t3_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \accel|t3_s4~21 (
// Equation(s):
// \accel|t3_s4~21_combout  = (!\rst~input_o  & \accel|t3_s3 [22])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s3 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s4~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~21 .lut_mask = 16'h5050;
defparam \accel|t3_s4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \accel|t3_s4[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[22] .is_wysiwyg = "true";
defparam \accel|t3_s4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \accel|t6_s5[22]~107 (
// Equation(s):
// \accel|t6_s5[22]~107_combout  = ((\accel|mult_inst|p_out [22] $ (\accel|t3_s4 [22] $ (\accel|t6_s5[21]~106 )))) # (GND)
// \accel|t6_s5[22]~108  = CARRY((\accel|mult_inst|p_out [22] & ((!\accel|t6_s5[21]~106 ) # (!\accel|t3_s4 [22]))) # (!\accel|mult_inst|p_out [22] & (!\accel|t3_s4 [22] & !\accel|t6_s5[21]~106 )))

	.dataa(\accel|mult_inst|p_out [22]),
	.datab(\accel|t3_s4 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[21]~106 ),
	.combout(\accel|t6_s5[22]~107_combout ),
	.cout(\accel|t6_s5[22]~108 ));
// synopsys translate_off
defparam \accel|t6_s5[22]~107 .lut_mask = 16'h962B;
defparam \accel|t6_s5[22]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \accel|t6_s5[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[22]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[22] .is_wysiwyg = "true";
defparam \accel|t6_s5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \accel|q_reg~22 (
// Equation(s):
// \accel|q_reg~22_combout  = (!\rst~input_o  & \accel|t6_s5 [22])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [22]),
	.cin(gnd),
	.combout(\accel|q_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~22 .lut_mask = 16'h5500;
defparam \accel|q_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \accel|q_reg[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[21] .is_wysiwyg = "true";
defparam \accel|q_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~10_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|op_1~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|op_1~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \accel|mult_inst|p_out[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[23] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_io_ibuf \D_i[21]~input (
	.i(D_i[21]),
	.ibar(gnd),
	.o(\D_i[21]~input0 ));
// synopsys translate_off
defparam \D_i[21]~input .bus_hold = "false";
defparam \D_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \accel|d_s1~21 (
// Equation(s):
// \accel|d_s1~21_combout  = (!\rst~input_o  & \D_i[21]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~21 .lut_mask = 16'h0F00;
defparam \accel|d_s1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \accel|d_s1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[21] .is_wysiwyg = "true";
defparam \accel|d_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \accel|t3_s2~21 (
// Equation(s):
// \accel|t3_s2~21_combout  = (!\rst~input_o  & \accel|d_s1 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [21]),
	.cin(gnd),
	.combout(\accel|t3_s2~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~21 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \accel|t3_s2[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[23] .is_wysiwyg = "true";
defparam \accel|t3_s2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \accel|t3_s3~21 (
// Equation(s):
// \accel|t3_s3~21_combout  = (!\rst~input_o  & \accel|t3_s2 [23])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s2 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~21 .lut_mask = 16'h5050;
defparam \accel|t3_s3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \accel|t3_s3[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[23] .is_wysiwyg = "true";
defparam \accel|t3_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \accel|t3_s4~22 (
// Equation(s):
// \accel|t3_s4~22_combout  = (!\rst~input_o  & \accel|t3_s3 [23])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s3 [23]),
	.cin(gnd),
	.combout(\accel|t3_s4~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~22 .lut_mask = 16'h3300;
defparam \accel|t3_s4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \accel|t3_s4[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[23] .is_wysiwyg = "true";
defparam \accel|t3_s4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \accel|t6_s5[23]~109 (
// Equation(s):
// \accel|t6_s5[23]~109_combout  = (\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23] & (!\accel|t6_s5[22]~108 )) # (!\accel|t3_s4 [23] & (\accel|t6_s5[22]~108  & VCC)))) # (!\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23] & ((\accel|t6_s5[22]~108 ) # 
// (GND))) # (!\accel|t3_s4 [23] & (!\accel|t6_s5[22]~108 ))))
// \accel|t6_s5[23]~110  = CARRY((\accel|mult_inst|p_out [23] & (\accel|t3_s4 [23] & !\accel|t6_s5[22]~108 )) # (!\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23]) # (!\accel|t6_s5[22]~108 ))))

	.dataa(\accel|mult_inst|p_out [23]),
	.datab(\accel|t3_s4 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[22]~108 ),
	.combout(\accel|t6_s5[23]~109_combout ),
	.cout(\accel|t6_s5[23]~110 ));
// synopsys translate_off
defparam \accel|t6_s5[23]~109 .lut_mask = 16'h694D;
defparam \accel|t6_s5[23]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \accel|t6_s5[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[23]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[23] .is_wysiwyg = "true";
defparam \accel|t6_s5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \accel|q_reg~23 (
// Equation(s):
// \accel|q_reg~23_combout  = (!\rst~input_o  & \accel|t6_s5 [23])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [23]),
	.cin(gnd),
	.combout(\accel|q_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~23 .lut_mask = 16'h5500;
defparam \accel|q_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \accel|q_reg[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[22] .is_wysiwyg = "true";
defparam \accel|q_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~11 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|op_1~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \accel|mult_inst|p_out[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[24] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_io_ibuf \D_i[22]~input (
	.i(D_i[22]),
	.ibar(gnd),
	.o(\D_i[22]~input0 ));
// synopsys translate_off
defparam \D_i[22]~input .bus_hold = "false";
defparam \D_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \accel|d_s1~22 (
// Equation(s):
// \accel|d_s1~22_combout  = (!\rst~input_o  & \D_i[22]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~22 .lut_mask = 16'h0F00;
defparam \accel|d_s1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \accel|d_s1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[22] .is_wysiwyg = "true";
defparam \accel|d_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \accel|t3_s2~22 (
// Equation(s):
// \accel|t3_s2~22_combout  = (!\rst~input_o  & \accel|d_s1 [22])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|d_s1 [22]),
	.cin(gnd),
	.combout(\accel|t3_s2~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~22 .lut_mask = 16'h3300;
defparam \accel|t3_s2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \accel|t3_s2[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[24] .is_wysiwyg = "true";
defparam \accel|t3_s2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \accel|t3_s3~22 (
// Equation(s):
// \accel|t3_s3~22_combout  = (!\rst~input_o  & \accel|t3_s2 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [24]),
	.cin(gnd),
	.combout(\accel|t3_s3~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~22 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \accel|t3_s3[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[24] .is_wysiwyg = "true";
defparam \accel|t3_s3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \accel|t3_s4~23 (
// Equation(s):
// \accel|t3_s4~23_combout  = (!\rst~input_o  & \accel|t3_s3 [24])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s3 [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s4~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~23 .lut_mask = 16'h5050;
defparam \accel|t3_s4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \accel|t3_s4[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[24] .is_wysiwyg = "true";
defparam \accel|t3_s4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \accel|t6_s5[24]~111 (
// Equation(s):
// \accel|t6_s5[24]~111_combout  = ((\accel|mult_inst|p_out [24] $ (\accel|t3_s4 [24] $ (\accel|t6_s5[23]~110 )))) # (GND)
// \accel|t6_s5[24]~112  = CARRY((\accel|mult_inst|p_out [24] & ((!\accel|t6_s5[23]~110 ) # (!\accel|t3_s4 [24]))) # (!\accel|mult_inst|p_out [24] & (!\accel|t3_s4 [24] & !\accel|t6_s5[23]~110 )))

	.dataa(\accel|mult_inst|p_out [24]),
	.datab(\accel|t3_s4 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[23]~110 ),
	.combout(\accel|t6_s5[24]~111_combout ),
	.cout(\accel|t6_s5[24]~112 ));
// synopsys translate_off
defparam \accel|t6_s5[24]~111 .lut_mask = 16'h962B;
defparam \accel|t6_s5[24]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \accel|t6_s5[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[24]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[24] .is_wysiwyg = "true";
defparam \accel|t6_s5[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \accel|q_reg~24 (
// Equation(s):
// \accel|q_reg~24_combout  = (!\rst~input_o  & \accel|t6_s5 [24])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [24]),
	.cin(gnd),
	.combout(\accel|q_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~24 .lut_mask = 16'h5500;
defparam \accel|q_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \accel|q_reg[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[23] .is_wysiwyg = "true";
defparam \accel|q_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~14_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|op_1~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|op_1~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \accel|mult_inst|p_out[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[25] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_io_ibuf \D_i[23]~input (
	.i(D_i[23]),
	.ibar(gnd),
	.o(\D_i[23]~input0 ));
// synopsys translate_off
defparam \D_i[23]~input .bus_hold = "false";
defparam \D_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \accel|d_s1~23 (
// Equation(s):
// \accel|d_s1~23_combout  = (!\rst~input_o  & \D_i[23]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~23 .lut_mask = 16'h0F00;
defparam \accel|d_s1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \accel|d_s1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[23] .is_wysiwyg = "true";
defparam \accel|d_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \accel|t3_s2~23 (
// Equation(s):
// \accel|t3_s2~23_combout  = (\accel|d_s1 [23] & !\rst~input_o )

	.dataa(\accel|d_s1 [23]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~23 .lut_mask = 16'h0A0A;
defparam \accel|t3_s2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \accel|t3_s2[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[25] .is_wysiwyg = "true";
defparam \accel|t3_s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \accel|t3_s3~23 (
// Equation(s):
// \accel|t3_s3~23_combout  = (!\rst~input_o  & \accel|t3_s2 [25])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~23 .lut_mask = 16'h3030;
defparam \accel|t3_s3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \accel|t3_s3[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[25] .is_wysiwyg = "true";
defparam \accel|t3_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \accel|t3_s4~24 (
// Equation(s):
// \accel|t3_s4~24_combout  = (!\rst~input_o  & \accel|t3_s3 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [25]),
	.cin(gnd),
	.combout(\accel|t3_s4~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~24 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \accel|t3_s4[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[25] .is_wysiwyg = "true";
defparam \accel|t3_s4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \accel|t6_s5[25]~113 (
// Equation(s):
// \accel|t6_s5[25]~113_combout  = (\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25] & (!\accel|t6_s5[24]~112 )) # (!\accel|t3_s4 [25] & (\accel|t6_s5[24]~112  & VCC)))) # (!\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25] & ((\accel|t6_s5[24]~112 ) # 
// (GND))) # (!\accel|t3_s4 [25] & (!\accel|t6_s5[24]~112 ))))
// \accel|t6_s5[25]~114  = CARRY((\accel|mult_inst|p_out [25] & (\accel|t3_s4 [25] & !\accel|t6_s5[24]~112 )) # (!\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25]) # (!\accel|t6_s5[24]~112 ))))

	.dataa(\accel|mult_inst|p_out [25]),
	.datab(\accel|t3_s4 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[24]~112 ),
	.combout(\accel|t6_s5[25]~113_combout ),
	.cout(\accel|t6_s5[25]~114 ));
// synopsys translate_off
defparam \accel|t6_s5[25]~113 .lut_mask = 16'h694D;
defparam \accel|t6_s5[25]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \accel|t6_s5[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[25]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[25] .is_wysiwyg = "true";
defparam \accel|t6_s5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \accel|q_reg~25 (
// Equation(s):
// \accel|q_reg~25_combout  = (\accel|t6_s5 [25] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [25]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~25 .lut_mask = 16'h00F0;
defparam \accel|q_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \accel|q_reg[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[24] .is_wysiwyg = "true";
defparam \accel|q_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_io_ibuf \D_i[24]~input (
	.i(D_i[24]),
	.ibar(gnd),
	.o(\D_i[24]~input0 ));
// synopsys translate_off
defparam \D_i[24]~input .bus_hold = "false";
defparam \D_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \accel|d_s1~24 (
// Equation(s):
// \accel|d_s1~24_combout  = (!\rst~input_o  & \D_i[24]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[24]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~24 .lut_mask = 16'h0F00;
defparam \accel|d_s1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \accel|d_s1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[24] .is_wysiwyg = "true";
defparam \accel|d_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \accel|t3_s2~24 (
// Equation(s):
// \accel|t3_s2~24_combout  = (!\rst~input_o  & \accel|d_s1 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [24]),
	.cin(gnd),
	.combout(\accel|t3_s2~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~24 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \accel|t3_s2[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[26] .is_wysiwyg = "true";
defparam \accel|t3_s2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \accel|t3_s3~24 (
// Equation(s):
// \accel|t3_s3~24_combout  = (!\rst~input_o  & \accel|t3_s2 [26])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t3_s2 [26]),
	.cin(gnd),
	.combout(\accel|t3_s3~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~24 .lut_mask = 16'h3300;
defparam \accel|t3_s3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \accel|t3_s3[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[26] .is_wysiwyg = "true";
defparam \accel|t3_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \accel|t3_s4~25 (
// Equation(s):
// \accel|t3_s4~25_combout  = (!\rst~input_o  & \accel|t3_s3 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [26]),
	.cin(gnd),
	.combout(\accel|t3_s4~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~25 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \accel|t3_s4[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[26] .is_wysiwyg = "true";
defparam \accel|t3_s4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~15 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \accel|mult_inst|p_out[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[26] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \accel|t6_s5[26]~115 (
// Equation(s):
// \accel|t6_s5[26]~115_combout  = ((\accel|t3_s4 [26] $ (\accel|mult_inst|p_out [26] $ (\accel|t6_s5[25]~114 )))) # (GND)
// \accel|t6_s5[26]~116  = CARRY((\accel|t3_s4 [26] & (\accel|mult_inst|p_out [26] & !\accel|t6_s5[25]~114 )) # (!\accel|t3_s4 [26] & ((\accel|mult_inst|p_out [26]) # (!\accel|t6_s5[25]~114 ))))

	.dataa(\accel|t3_s4 [26]),
	.datab(\accel|mult_inst|p_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[25]~114 ),
	.combout(\accel|t6_s5[26]~115_combout ),
	.cout(\accel|t6_s5[26]~116 ));
// synopsys translate_off
defparam \accel|t6_s5[26]~115 .lut_mask = 16'h964D;
defparam \accel|t6_s5[26]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \accel|t6_s5[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[26]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[26] .is_wysiwyg = "true";
defparam \accel|t6_s5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \accel|q_reg~26 (
// Equation(s):
// \accel|q_reg~26_combout  = (!\rst~input_o  & \accel|t6_s5 [26])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [26]),
	.cin(gnd),
	.combout(\accel|q_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~26 .lut_mask = 16'h5500;
defparam \accel|q_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \accel|q_reg[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[25] .is_wysiwyg = "true";
defparam \accel|q_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_io_ibuf \D_i[25]~input (
	.i(D_i[25]),
	.ibar(gnd),
	.o(\D_i[25]~input0 ));
// synopsys translate_off
defparam \D_i[25]~input .bus_hold = "false";
defparam \D_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \accel|d_s1~25 (
// Equation(s):
// \accel|d_s1~25_combout  = (\D_i[25]~input0  & !\rst~input_o )

	.dataa(\D_i[25]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~25 .lut_mask = 16'h0A0A;
defparam \accel|d_s1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \accel|d_s1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[25] .is_wysiwyg = "true";
defparam \accel|d_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \accel|t3_s2~25 (
// Equation(s):
// \accel|t3_s2~25_combout  = (\accel|d_s1 [25] & !\rst~input_o )

	.dataa(\accel|d_s1 [25]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s2~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~25 .lut_mask = 16'h0A0A;
defparam \accel|t3_s2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \accel|t3_s2[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[27] .is_wysiwyg = "true";
defparam \accel|t3_s2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \accel|t3_s3~25 (
// Equation(s):
// \accel|t3_s3~25_combout  = (!\rst~input_o  & \accel|t3_s2 [27])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~25 .lut_mask = 16'h3030;
defparam \accel|t3_s3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \accel|t3_s3[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[27] .is_wysiwyg = "true";
defparam \accel|t3_s3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \accel|t3_s4~26 (
// Equation(s):
// \accel|t3_s4~26_combout  = (!\rst~input_o  & \accel|t3_s3 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [27]),
	.cin(gnd),
	.combout(\accel|t3_s4~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~26 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \accel|t3_s4[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[27] .is_wysiwyg = "true";
defparam \accel|t3_s4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~17 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~17 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \accel|mult_inst|p_out[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[27] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \accel|t6_s5[27]~117 (
// Equation(s):
// \accel|t6_s5[27]~117_combout  = (\accel|t3_s4 [27] & ((\accel|mult_inst|p_out [27] & (!\accel|t6_s5[26]~116 )) # (!\accel|mult_inst|p_out [27] & ((\accel|t6_s5[26]~116 ) # (GND))))) # (!\accel|t3_s4 [27] & ((\accel|mult_inst|p_out [27] & 
// (\accel|t6_s5[26]~116  & VCC)) # (!\accel|mult_inst|p_out [27] & (!\accel|t6_s5[26]~116 ))))
// \accel|t6_s5[27]~118  = CARRY((\accel|t3_s4 [27] & ((!\accel|t6_s5[26]~116 ) # (!\accel|mult_inst|p_out [27]))) # (!\accel|t3_s4 [27] & (!\accel|mult_inst|p_out [27] & !\accel|t6_s5[26]~116 )))

	.dataa(\accel|t3_s4 [27]),
	.datab(\accel|mult_inst|p_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[26]~116 ),
	.combout(\accel|t6_s5[27]~117_combout ),
	.cout(\accel|t6_s5[27]~118 ));
// synopsys translate_off
defparam \accel|t6_s5[27]~117 .lut_mask = 16'h692B;
defparam \accel|t6_s5[27]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \accel|t6_s5[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[27]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[27] .is_wysiwyg = "true";
defparam \accel|t6_s5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \accel|q_reg~27 (
// Equation(s):
// \accel|q_reg~27_combout  = (!\rst~input_o  & \accel|t6_s5 [27])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [27]),
	.cin(gnd),
	.combout(\accel|q_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~27 .lut_mask = 16'h5500;
defparam \accel|q_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \accel|q_reg[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[26] .is_wysiwyg = "true";
defparam \accel|q_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_io_ibuf \D_i[26]~input (
	.i(D_i[26]),
	.ibar(gnd),
	.o(\D_i[26]~input0 ));
// synopsys translate_off
defparam \D_i[26]~input .bus_hold = "false";
defparam \D_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \accel|d_s1~26 (
// Equation(s):
// \accel|d_s1~26_combout  = (!\rst~input_o  & \D_i[26]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[26]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~26 .lut_mask = 16'h0F00;
defparam \accel|d_s1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \accel|d_s1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[26] .is_wysiwyg = "true";
defparam \accel|d_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \accel|t3_s2~26 (
// Equation(s):
// \accel|t3_s2~26_combout  = (!\rst~input_o  & \accel|d_s1 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [26]),
	.cin(gnd),
	.combout(\accel|t3_s2~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~26 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \accel|t3_s2[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[28] .is_wysiwyg = "true";
defparam \accel|t3_s2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \accel|t3_s3~26 (
// Equation(s):
// \accel|t3_s3~26_combout  = (!\rst~input_o  & \accel|t3_s2 [28])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~26 .lut_mask = 16'h3030;
defparam \accel|t3_s3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \accel|t3_s3[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[28] .is_wysiwyg = "true";
defparam \accel|t3_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \accel|t3_s4~27 (
// Equation(s):
// \accel|t3_s4~27_combout  = (!\rst~input_o  & \accel|t3_s3 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [28]),
	.cin(gnd),
	.combout(\accel|t3_s4~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~27 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \accel|t3_s4[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[28] .is_wysiwyg = "true";
defparam \accel|t3_s4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~19 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~19 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  & (\accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \accel|mult_inst|p_out[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[28] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \accel|t6_s5[28]~119 (
// Equation(s):
// \accel|t6_s5[28]~119_combout  = ((\accel|t3_s4 [28] $ (\accel|mult_inst|p_out [28] $ (\accel|t6_s5[27]~118 )))) # (GND)
// \accel|t6_s5[28]~120  = CARRY((\accel|t3_s4 [28] & (\accel|mult_inst|p_out [28] & !\accel|t6_s5[27]~118 )) # (!\accel|t3_s4 [28] & ((\accel|mult_inst|p_out [28]) # (!\accel|t6_s5[27]~118 ))))

	.dataa(\accel|t3_s4 [28]),
	.datab(\accel|mult_inst|p_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[27]~118 ),
	.combout(\accel|t6_s5[28]~119_combout ),
	.cout(\accel|t6_s5[28]~120 ));
// synopsys translate_off
defparam \accel|t6_s5[28]~119 .lut_mask = 16'h964D;
defparam \accel|t6_s5[28]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \accel|t6_s5[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[28]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[28] .is_wysiwyg = "true";
defparam \accel|t6_s5[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \accel|q_reg~28 (
// Equation(s):
// \accel|q_reg~28_combout  = (!\rst~input_o  & \accel|t6_s5 [28])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [28]),
	.cin(gnd),
	.combout(\accel|q_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~28 .lut_mask = 16'h5500;
defparam \accel|q_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \accel|q_reg[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[27] .is_wysiwyg = "true";
defparam \accel|q_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_io_ibuf \D_i[27]~input (
	.i(D_i[27]),
	.ibar(gnd),
	.o(\D_i[27]~input0 ));
// synopsys translate_off
defparam \D_i[27]~input .bus_hold = "false";
defparam \D_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \accel|d_s1~27 (
// Equation(s):
// \accel|d_s1~27_combout  = (!\rst~input_o  & \D_i[27]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~27 .lut_mask = 16'h0F00;
defparam \accel|d_s1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \accel|d_s1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[27] .is_wysiwyg = "true";
defparam \accel|d_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \accel|t3_s2~27 (
// Equation(s):
// \accel|t3_s2~27_combout  = (!\rst~input_o  & \accel|d_s1 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [27]),
	.cin(gnd),
	.combout(\accel|t3_s2~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~27 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \accel|t3_s2[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[29] .is_wysiwyg = "true";
defparam \accel|t3_s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \accel|t3_s3~27 (
// Equation(s):
// \accel|t3_s3~27_combout  = (!\rst~input_o  & \accel|t3_s2 [29])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~27 .lut_mask = 16'h3030;
defparam \accel|t3_s3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \accel|t3_s3[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[29] .is_wysiwyg = "true";
defparam \accel|t3_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \accel|t3_s4~28 (
// Equation(s):
// \accel|t3_s4~28_combout  = (!\rst~input_o  & \accel|t3_s3 [29])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s3 [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s4~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~28 .lut_mask = 16'h5050;
defparam \accel|t3_s4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \accel|t3_s4[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[29] .is_wysiwyg = "true";
defparam \accel|t3_s4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~21 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~21 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \accel|mult_inst|p_out[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[29] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \accel|t6_s5[29]~121 (
// Equation(s):
// \accel|t6_s5[29]~121_combout  = (\accel|t3_s4 [29] & ((\accel|mult_inst|p_out [29] & (!\accel|t6_s5[28]~120 )) # (!\accel|mult_inst|p_out [29] & ((\accel|t6_s5[28]~120 ) # (GND))))) # (!\accel|t3_s4 [29] & ((\accel|mult_inst|p_out [29] & 
// (\accel|t6_s5[28]~120  & VCC)) # (!\accel|mult_inst|p_out [29] & (!\accel|t6_s5[28]~120 ))))
// \accel|t6_s5[29]~122  = CARRY((\accel|t3_s4 [29] & ((!\accel|t6_s5[28]~120 ) # (!\accel|mult_inst|p_out [29]))) # (!\accel|t3_s4 [29] & (!\accel|mult_inst|p_out [29] & !\accel|t6_s5[28]~120 )))

	.dataa(\accel|t3_s4 [29]),
	.datab(\accel|mult_inst|p_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[28]~120 ),
	.combout(\accel|t6_s5[29]~121_combout ),
	.cout(\accel|t6_s5[29]~122 ));
// synopsys translate_off
defparam \accel|t6_s5[29]~121 .lut_mask = 16'h692B;
defparam \accel|t6_s5[29]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \accel|t6_s5[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[29]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[29] .is_wysiwyg = "true";
defparam \accel|t6_s5[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \accel|q_reg~29 (
// Equation(s):
// \accel|q_reg~29_combout  = (!\rst~input_o  & \accel|t6_s5 [29])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [29]),
	.cin(gnd),
	.combout(\accel|q_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~29 .lut_mask = 16'h5500;
defparam \accel|q_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \accel|q_reg[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[28] .is_wysiwyg = "true";
defparam \accel|q_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_io_ibuf \D_i[28]~input (
	.i(D_i[28]),
	.ibar(gnd),
	.o(\D_i[28]~input0 ));
// synopsys translate_off
defparam \D_i[28]~input .bus_hold = "false";
defparam \D_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \accel|d_s1~28 (
// Equation(s):
// \accel|d_s1~28_combout  = (!\rst~input_o  & \D_i[28]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~28 .lut_mask = 16'h0F00;
defparam \accel|d_s1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \accel|d_s1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[28] .is_wysiwyg = "true";
defparam \accel|d_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \accel|t3_s2~28 (
// Equation(s):
// \accel|t3_s2~28_combout  = (!\rst~input_o  & \accel|d_s1 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [28]),
	.cin(gnd),
	.combout(\accel|t3_s2~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~28 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \accel|t3_s2[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[30] .is_wysiwyg = "true";
defparam \accel|t3_s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \accel|t3_s3~28 (
// Equation(s):
// \accel|t3_s3~28_combout  = (\accel|t3_s2 [30] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t3_s2 [30]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~28 .lut_mask = 16'h0C0C;
defparam \accel|t3_s3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \accel|t3_s3[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[30] .is_wysiwyg = "true";
defparam \accel|t3_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \accel|t3_s4~29 (
// Equation(s):
// \accel|t3_s4~29_combout  = (!\rst~input_o  & \accel|t3_s3 [30])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t3_s3 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s4~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~29 .lut_mask = 16'h5050;
defparam \accel|t3_s4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \accel|t3_s4[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[30] .is_wysiwyg = "true";
defparam \accel|t3_s4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~23 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~23 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|op_1~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \accel|mult_inst|p_out[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[30] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \accel|t6_s5[30]~123 (
// Equation(s):
// \accel|t6_s5[30]~123_combout  = ((\accel|t3_s4 [30] $ (\accel|mult_inst|p_out [30] $ (\accel|t6_s5[29]~122 )))) # (GND)
// \accel|t6_s5[30]~124  = CARRY((\accel|t3_s4 [30] & (\accel|mult_inst|p_out [30] & !\accel|t6_s5[29]~122 )) # (!\accel|t3_s4 [30] & ((\accel|mult_inst|p_out [30]) # (!\accel|t6_s5[29]~122 ))))

	.dataa(\accel|t3_s4 [30]),
	.datab(\accel|mult_inst|p_out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[29]~122 ),
	.combout(\accel|t6_s5[30]~123_combout ),
	.cout(\accel|t6_s5[30]~124 ));
// synopsys translate_off
defparam \accel|t6_s5[30]~123 .lut_mask = 16'h964D;
defparam \accel|t6_s5[30]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \accel|t6_s5[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[30]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[30] .is_wysiwyg = "true";
defparam \accel|t6_s5[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \accel|q_reg~30 (
// Equation(s):
// \accel|q_reg~30_combout  = (\accel|t6_s5 [30] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [30]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~30 .lut_mask = 16'h00F0;
defparam \accel|q_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \accel|q_reg[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[29] .is_wysiwyg = "true";
defparam \accel|q_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_io_ibuf \D_i[29]~input (
	.i(D_i[29]),
	.ibar(gnd),
	.o(\D_i[29]~input0 ));
// synopsys translate_off
defparam \D_i[29]~input .bus_hold = "false";
defparam \D_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \accel|d_s1~29 (
// Equation(s):
// \accel|d_s1~29_combout  = (!\rst~input_o  & \D_i[29]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[29]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~29 .lut_mask = 16'h0F00;
defparam \accel|d_s1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \accel|d_s1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[29] .is_wysiwyg = "true";
defparam \accel|d_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \accel|t3_s2~29 (
// Equation(s):
// \accel|t3_s2~29_combout  = (!\rst~input_o  & \accel|d_s1 [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [29]),
	.cin(gnd),
	.combout(\accel|t3_s2~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~29 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \accel|t3_s2[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[31] .is_wysiwyg = "true";
defparam \accel|t3_s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \accel|t3_s3~29 (
// Equation(s):
// \accel|t3_s3~29_combout  = (!\rst~input_o  & \accel|t3_s2 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s2 [31]),
	.cin(gnd),
	.combout(\accel|t3_s3~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~29 .lut_mask = 16'h0F00;
defparam \accel|t3_s3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \accel|t3_s3[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[31] .is_wysiwyg = "true";
defparam \accel|t3_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \accel|t3_s4~30 (
// Equation(s):
// \accel|t3_s4~30_combout  = (!\rst~input_o  & \accel|t3_s3 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [31]),
	.cin(gnd),
	.combout(\accel|t3_s4~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~30 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \accel|t3_s4[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[31] .is_wysiwyg = "true";
defparam \accel|t3_s4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~25 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~25 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \accel|mult_inst|p_out[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[31] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \accel|t6_s5[31]~125 (
// Equation(s):
// \accel|t6_s5[31]~125_combout  = (\accel|t3_s4 [31] & ((\accel|mult_inst|p_out [31] & (!\accel|t6_s5[30]~124 )) # (!\accel|mult_inst|p_out [31] & ((\accel|t6_s5[30]~124 ) # (GND))))) # (!\accel|t3_s4 [31] & ((\accel|mult_inst|p_out [31] & 
// (\accel|t6_s5[30]~124  & VCC)) # (!\accel|mult_inst|p_out [31] & (!\accel|t6_s5[30]~124 ))))
// \accel|t6_s5[31]~126  = CARRY((\accel|t3_s4 [31] & ((!\accel|t6_s5[30]~124 ) # (!\accel|mult_inst|p_out [31]))) # (!\accel|t3_s4 [31] & (!\accel|mult_inst|p_out [31] & !\accel|t6_s5[30]~124 )))

	.dataa(\accel|t3_s4 [31]),
	.datab(\accel|mult_inst|p_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[30]~124 ),
	.combout(\accel|t6_s5[31]~125_combout ),
	.cout(\accel|t6_s5[31]~126 ));
// synopsys translate_off
defparam \accel|t6_s5[31]~125 .lut_mask = 16'h692B;
defparam \accel|t6_s5[31]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \accel|t6_s5[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[31]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[31] .is_wysiwyg = "true";
defparam \accel|t6_s5[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \accel|q_reg~31 (
// Equation(s):
// \accel|q_reg~31_combout  = (!\rst~input_o  & \accel|t6_s5 [31])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [31]),
	.cin(gnd),
	.combout(\accel|q_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~31 .lut_mask = 16'h5500;
defparam \accel|q_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \accel|q_reg[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[30] .is_wysiwyg = "true";
defparam \accel|q_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~27 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~27 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \accel|mult_inst|p_out[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[32] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_io_ibuf \D_i[30]~input (
	.i(D_i[30]),
	.ibar(gnd),
	.o(\D_i[30]~input0 ));
// synopsys translate_off
defparam \D_i[30]~input .bus_hold = "false";
defparam \D_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \accel|d_s1~30 (
// Equation(s):
// \accel|d_s1~30_combout  = (!\rst~input_o  & \D_i[30]~input0 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\D_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~30 .lut_mask = 16'h0F00;
defparam \accel|d_s1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \accel|d_s1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[30] .is_wysiwyg = "true";
defparam \accel|d_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \accel|t3_s2~30 (
// Equation(s):
// \accel|t3_s2~30_combout  = (!\rst~input_o  & \accel|d_s1 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [30]),
	.cin(gnd),
	.combout(\accel|t3_s2~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~30 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \accel|t3_s2[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[32] .is_wysiwyg = "true";
defparam \accel|t3_s2[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \accel|t3_s3~30 (
// Equation(s):
// \accel|t3_s3~30_combout  = (\accel|t3_s2 [32] & !\rst~input_o )

	.dataa(\accel|t3_s2 [32]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~30 .lut_mask = 16'h0A0A;
defparam \accel|t3_s3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \accel|t3_s3[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[32] .is_wysiwyg = "true";
defparam \accel|t3_s3[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \accel|t3_s4~31 (
// Equation(s):
// \accel|t3_s4~31_combout  = (!\rst~input_o  & \accel|t3_s3 [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [32]),
	.cin(gnd),
	.combout(\accel|t3_s4~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~31 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \accel|t3_s4[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[32] .is_wysiwyg = "true";
defparam \accel|t3_s4[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \accel|t6_s5[32]~127 (
// Equation(s):
// \accel|t6_s5[32]~127_combout  = ((\accel|mult_inst|p_out [32] $ (\accel|t3_s4 [32] $ (\accel|t6_s5[31]~126 )))) # (GND)
// \accel|t6_s5[32]~128  = CARRY((\accel|mult_inst|p_out [32] & ((!\accel|t6_s5[31]~126 ) # (!\accel|t3_s4 [32]))) # (!\accel|mult_inst|p_out [32] & (!\accel|t3_s4 [32] & !\accel|t6_s5[31]~126 )))

	.dataa(\accel|mult_inst|p_out [32]),
	.datab(\accel|t3_s4 [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[31]~126 ),
	.combout(\accel|t6_s5[32]~127_combout ),
	.cout(\accel|t6_s5[32]~128 ));
// synopsys translate_off
defparam \accel|t6_s5[32]~127 .lut_mask = 16'h962B;
defparam \accel|t6_s5[32]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \accel|t6_s5[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[32]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[32] .is_wysiwyg = "true";
defparam \accel|t6_s5[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \accel|q_reg~32 (
// Equation(s):
// \accel|q_reg~32_combout  = (!\rst~input_o  & \accel|t6_s5 [32])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [32]),
	.cin(gnd),
	.combout(\accel|q_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~32 .lut_mask = 16'h5500;
defparam \accel|q_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \accel|q_reg[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[31] .is_wysiwyg = "true";
defparam \accel|q_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & !\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~30_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|op_1~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|op_1~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \accel|mult_inst|p_out[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[33] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_io_ibuf \D_i[31]~input (
	.i(D_i[31]),
	.ibar(gnd),
	.o(\D_i[31]~input0 ));
// synopsys translate_off
defparam \D_i[31]~input .bus_hold = "false";
defparam \D_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \accel|d_s1~31 (
// Equation(s):
// \accel|d_s1~31_combout  = (\D_i[31]~input0  & !\rst~input_o )

	.dataa(\D_i[31]~input0 ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|d_s1~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1~31 .lut_mask = 16'h0A0A;
defparam \accel|d_s1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \accel|d_s1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|d_s1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[31] .is_wysiwyg = "true";
defparam \accel|d_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \accel|t3_s2~31 (
// Equation(s):
// \accel|t3_s2~31_combout  = (!\rst~input_o  & \accel|d_s1 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|d_s1 [31]),
	.cin(gnd),
	.combout(\accel|t3_s2~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2~31 .lut_mask = 16'h0F00;
defparam \accel|t3_s2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \accel|t3_s2[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t1_s2[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[33] .is_wysiwyg = "true";
defparam \accel|t3_s2[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \accel|t3_s3~31 (
// Equation(s):
// \accel|t3_s3~31_combout  = (!\rst~input_o  & \accel|t3_s2 [33])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t3_s2 [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|t3_s3~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3~31 .lut_mask = 16'h3030;
defparam \accel|t3_s3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \accel|t3_s3[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s3~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t4_s3[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[33] .is_wysiwyg = "true";
defparam \accel|t3_s3[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \accel|t3_s4~32 (
// Equation(s):
// \accel|t3_s4~32_combout  = (!\rst~input_o  & \accel|t3_s3 [33])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t3_s3 [33]),
	.cin(gnd),
	.combout(\accel|t3_s4~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4~32 .lut_mask = 16'h0F00;
defparam \accel|t3_s4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \accel|t3_s4[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t3_s4~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|t3_s4[33]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[33] .is_wysiwyg = "true";
defparam \accel|t3_s4[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \accel|t6_s5[33]~129 (
// Equation(s):
// \accel|t6_s5[33]~129_combout  = (\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[32]~128 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[32]~128  & VCC)))) # (!\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[32]~128 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[32]~128 ))))
// \accel|t6_s5[33]~130  = CARRY((\accel|mult_inst|p_out [33] & (\accel|t3_s4 [33] & !\accel|t6_s5[32]~128 )) # (!\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[32]~128 ))))

	.dataa(\accel|mult_inst|p_out [33]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[32]~128 ),
	.combout(\accel|t6_s5[33]~129_combout ),
	.cout(\accel|t6_s5[33]~130 ));
// synopsys translate_off
defparam \accel|t6_s5[33]~129 .lut_mask = 16'h694D;
defparam \accel|t6_s5[33]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \accel|t6_s5[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[33]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[33] .is_wysiwyg = "true";
defparam \accel|t6_s5[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \accel|q_reg~33 (
// Equation(s):
// \accel|q_reg~33_combout  = (!\rst~input_o  & \accel|t6_s5 [33])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~33 .lut_mask = 16'h5050;
defparam \accel|q_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \accel|q_reg[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[32] .is_wysiwyg = "true";
defparam \accel|q_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~31 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~31 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  & !\accel|mult_inst|Mult0|auto_generated|op_1~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \accel|mult_inst|p_out[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[34] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \accel|t6_s5[34]~131 (
// Equation(s):
// \accel|t6_s5[34]~131_combout  = ((\accel|mult_inst|p_out [34] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[33]~130 )))) # (GND)
// \accel|t6_s5[34]~132  = CARRY((\accel|mult_inst|p_out [34] & ((!\accel|t6_s5[33]~130 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [34] & (!\accel|t3_s4 [33] & !\accel|t6_s5[33]~130 )))

	.dataa(\accel|mult_inst|p_out [34]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[33]~130 ),
	.combout(\accel|t6_s5[34]~131_combout ),
	.cout(\accel|t6_s5[34]~132 ));
// synopsys translate_off
defparam \accel|t6_s5[34]~131 .lut_mask = 16'h962B;
defparam \accel|t6_s5[34]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \accel|t6_s5[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[34]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[34] .is_wysiwyg = "true";
defparam \accel|t6_s5[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \accel|q_reg~34 (
// Equation(s):
// \accel|q_reg~34_combout  = (!\rst~input_o  & \accel|t6_s5 [34])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [34]),
	.cin(gnd),
	.combout(\accel|q_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~34 .lut_mask = 16'h0F00;
defparam \accel|q_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \accel|q_reg[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[33] .is_wysiwyg = "true";
defparam \accel|q_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & !\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~33 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~33 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \accel|mult_inst|p_out[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[35] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \accel|t6_s5[35]~133 (
// Equation(s):
// \accel|t6_s5[35]~133_combout  = (\accel|mult_inst|p_out [35] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[34]~132 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[34]~132  & VCC)))) # (!\accel|mult_inst|p_out [35] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[34]~132 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[34]~132 ))))
// \accel|t6_s5[35]~134  = CARRY((\accel|mult_inst|p_out [35] & (\accel|t3_s4 [33] & !\accel|t6_s5[34]~132 )) # (!\accel|mult_inst|p_out [35] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[34]~132 ))))

	.dataa(\accel|mult_inst|p_out [35]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[34]~132 ),
	.combout(\accel|t6_s5[35]~133_combout ),
	.cout(\accel|t6_s5[35]~134 ));
// synopsys translate_off
defparam \accel|t6_s5[35]~133 .lut_mask = 16'h694D;
defparam \accel|t6_s5[35]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \accel|t6_s5[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[35]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[35] .is_wysiwyg = "true";
defparam \accel|t6_s5[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \accel|q_reg~35 (
// Equation(s):
// \accel|q_reg~35_combout  = (!\rst~input_o  & \accel|t6_s5 [35])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [35]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~35 .lut_mask = 16'h5050;
defparam \accel|q_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \accel|q_reg[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[34] .is_wysiwyg = "true";
defparam \accel|q_reg[34] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y7_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,
\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout ,gnd,gnd,gnd,gnd}),
	.datab({\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,
\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y7_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~35 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~35 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \accel|mult_inst|p_out[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[36] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \accel|t6_s5[36]~135 (
// Equation(s):
// \accel|t6_s5[36]~135_combout  = ((\accel|mult_inst|p_out [36] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[35]~134 )))) # (GND)
// \accel|t6_s5[36]~136  = CARRY((\accel|mult_inst|p_out [36] & ((!\accel|t6_s5[35]~134 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [36] & (!\accel|t3_s4 [33] & !\accel|t6_s5[35]~134 )))

	.dataa(\accel|mult_inst|p_out [36]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[35]~134 ),
	.combout(\accel|t6_s5[36]~135_combout ),
	.cout(\accel|t6_s5[36]~136 ));
// synopsys translate_off
defparam \accel|t6_s5[36]~135 .lut_mask = 16'h962B;
defparam \accel|t6_s5[36]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \accel|t6_s5[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[36]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[36] .is_wysiwyg = "true";
defparam \accel|t6_s5[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \accel|q_reg~36 (
// Equation(s):
// \accel|q_reg~36_combout  = (!\rst~input_o  & \accel|t6_s5 [36])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [36]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~36 .lut_mask = 16'h5050;
defparam \accel|q_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \accel|q_reg[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[35] .is_wysiwyg = "true";
defparam \accel|q_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  
// & (!\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~38_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|op_1~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~37 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|op_1~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~37 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \accel|mult_inst|p_out[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[37] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \accel|t6_s5[37]~137 (
// Equation(s):
// \accel|t6_s5[37]~137_combout  = (\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[36]~136 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[36]~136  & VCC)))) # (!\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[36]~136 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[36]~136 ))))
// \accel|t6_s5[37]~138  = CARRY((\accel|mult_inst|p_out [37] & (\accel|t3_s4 [33] & !\accel|t6_s5[36]~136 )) # (!\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[36]~136 ))))

	.dataa(\accel|mult_inst|p_out [37]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[36]~136 ),
	.combout(\accel|t6_s5[37]~137_combout ),
	.cout(\accel|t6_s5[37]~138 ));
// synopsys translate_off
defparam \accel|t6_s5[37]~137 .lut_mask = 16'h694D;
defparam \accel|t6_s5[37]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \accel|t6_s5[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[37]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[37] .is_wysiwyg = "true";
defparam \accel|t6_s5[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \accel|q_reg~37 (
// Equation(s):
// \accel|q_reg~37_combout  = (!\rst~input_o  & \accel|t6_s5 [37])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [37]),
	.cin(gnd),
	.combout(\accel|q_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~37 .lut_mask = 16'h0F00;
defparam \accel|q_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \accel|q_reg[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[36] .is_wysiwyg = "true";
defparam \accel|q_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~39 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~39 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|op_1~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \accel|mult_inst|p_out[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[38] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \accel|t6_s5[38]~139 (
// Equation(s):
// \accel|t6_s5[38]~139_combout  = ((\accel|mult_inst|p_out [38] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[37]~138 )))) # (GND)
// \accel|t6_s5[38]~140  = CARRY((\accel|mult_inst|p_out [38] & ((!\accel|t6_s5[37]~138 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [38] & (!\accel|t3_s4 [33] & !\accel|t6_s5[37]~138 )))

	.dataa(\accel|mult_inst|p_out [38]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[37]~138 ),
	.combout(\accel|t6_s5[38]~139_combout ),
	.cout(\accel|t6_s5[38]~140 ));
// synopsys translate_off
defparam \accel|t6_s5[38]~139 .lut_mask = 16'h962B;
defparam \accel|t6_s5[38]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \accel|t6_s5[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[38]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[38] .is_wysiwyg = "true";
defparam \accel|t6_s5[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \accel|q_reg~38 (
// Equation(s):
// \accel|q_reg~38_combout  = (!\rst~input_o  & \accel|t6_s5 [38])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [38]),
	.cin(gnd),
	.combout(\accel|q_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~38 .lut_mask = 16'h0F00;
defparam \accel|q_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \accel|q_reg[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[37] .is_wysiwyg = "true";
defparam \accel|q_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 
//  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~42_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|op_1~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|op_1~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~41 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \accel|mult_inst|p_out[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[39] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \accel|t6_s5[39]~141 (
// Equation(s):
// \accel|t6_s5[39]~141_combout  = (\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[38]~140 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[38]~140  & VCC)))) # (!\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[38]~140 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[38]~140 ))))
// \accel|t6_s5[39]~142  = CARRY((\accel|mult_inst|p_out [39] & (\accel|t3_s4 [33] & !\accel|t6_s5[38]~140 )) # (!\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[38]~140 ))))

	.dataa(\accel|mult_inst|p_out [39]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[38]~140 ),
	.combout(\accel|t6_s5[39]~141_combout ),
	.cout(\accel|t6_s5[39]~142 ));
// synopsys translate_off
defparam \accel|t6_s5[39]~141 .lut_mask = 16'h694D;
defparam \accel|t6_s5[39]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \accel|t6_s5[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[39]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[39] .is_wysiwyg = "true";
defparam \accel|t6_s5[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \accel|q_reg~39 (
// Equation(s):
// \accel|q_reg~39_combout  = (!\rst~input_o  & \accel|t6_s5 [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [39]),
	.cin(gnd),
	.combout(\accel|q_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~39 .lut_mask = 16'h0F00;
defparam \accel|q_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \accel|q_reg[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[38] .is_wysiwyg = "true";
defparam \accel|q_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~43 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~43 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|op_1~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \accel|mult_inst|p_out[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[40] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \accel|t6_s5[40]~143 (
// Equation(s):
// \accel|t6_s5[40]~143_combout  = ((\accel|mult_inst|p_out [40] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[39]~142 )))) # (GND)
// \accel|t6_s5[40]~144  = CARRY((\accel|mult_inst|p_out [40] & ((!\accel|t6_s5[39]~142 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [40] & (!\accel|t3_s4 [33] & !\accel|t6_s5[39]~142 )))

	.dataa(\accel|mult_inst|p_out [40]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[39]~142 ),
	.combout(\accel|t6_s5[40]~143_combout ),
	.cout(\accel|t6_s5[40]~144 ));
// synopsys translate_off
defparam \accel|t6_s5[40]~143 .lut_mask = 16'h962B;
defparam \accel|t6_s5[40]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \accel|t6_s5[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[40]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[40] .is_wysiwyg = "true";
defparam \accel|t6_s5[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \accel|q_reg~40 (
// Equation(s):
// \accel|q_reg~40_combout  = (!\rst~input_o  & \accel|t6_s5 [40])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [40]),
	.cin(gnd),
	.combout(\accel|q_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~40 .lut_mask = 16'h0F00;
defparam \accel|q_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \accel|q_reg[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[39] .is_wysiwyg = "true";
defparam \accel|q_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  
// & (!\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~46_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|op_1~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|op_1~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~45 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \accel|mult_inst|p_out[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[41] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \accel|t6_s5[41]~145 (
// Equation(s):
// \accel|t6_s5[41]~145_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [41] & (!\accel|t6_s5[40]~144 )) # (!\accel|mult_inst|p_out [41] & ((\accel|t6_s5[40]~144 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [41] & 
// (\accel|t6_s5[40]~144  & VCC)) # (!\accel|mult_inst|p_out [41] & (!\accel|t6_s5[40]~144 ))))
// \accel|t6_s5[41]~146  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[40]~144 ) # (!\accel|mult_inst|p_out [41]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [41] & !\accel|t6_s5[40]~144 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[40]~144 ),
	.combout(\accel|t6_s5[41]~145_combout ),
	.cout(\accel|t6_s5[41]~146 ));
// synopsys translate_off
defparam \accel|t6_s5[41]~145 .lut_mask = 16'h692B;
defparam \accel|t6_s5[41]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \accel|t6_s5[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[41]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[41] .is_wysiwyg = "true";
defparam \accel|t6_s5[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \accel|q_reg~41 (
// Equation(s):
// \accel|q_reg~41_combout  = (!\rst~input_o  & \accel|t6_s5 [41])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~41 .lut_mask = 16'h5050;
defparam \accel|q_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \accel|q_reg[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[40] .is_wysiwyg = "true";
defparam \accel|q_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~47 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~47 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \accel|mult_inst|p_out[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[42] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \accel|t6_s5[42]~147 (
// Equation(s):
// \accel|t6_s5[42]~147_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [42] $ (\accel|t6_s5[41]~146 )))) # (GND)
// \accel|t6_s5[42]~148  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [42] & !\accel|t6_s5[41]~146 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [42]) # (!\accel|t6_s5[41]~146 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[41]~146 ),
	.combout(\accel|t6_s5[42]~147_combout ),
	.cout(\accel|t6_s5[42]~148 ));
// synopsys translate_off
defparam \accel|t6_s5[42]~147 .lut_mask = 16'h964D;
defparam \accel|t6_s5[42]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \accel|t6_s5[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[42]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[42] .is_wysiwyg = "true";
defparam \accel|t6_s5[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \accel|q_reg~42 (
// Equation(s):
// \accel|q_reg~42_combout  = (!\rst~input_o  & \accel|t6_s5 [42])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [42]),
	.cin(gnd),
	.combout(\accel|q_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~42 .lut_mask = 16'h0F00;
defparam \accel|q_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \accel|q_reg[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[41] .is_wysiwyg = "true";
defparam \accel|q_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  
// & (!\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~49  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~49 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~49 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~49 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \accel|mult_inst|p_out[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[43] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \accel|t6_s5[43]~149 (
// Equation(s):
// \accel|t6_s5[43]~149_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [43] & (!\accel|t6_s5[42]~148 )) # (!\accel|mult_inst|p_out [43] & ((\accel|t6_s5[42]~148 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [43] & 
// (\accel|t6_s5[42]~148  & VCC)) # (!\accel|mult_inst|p_out [43] & (!\accel|t6_s5[42]~148 ))))
// \accel|t6_s5[43]~150  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[42]~148 ) # (!\accel|mult_inst|p_out [43]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [43] & !\accel|t6_s5[42]~148 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[42]~148 ),
	.combout(\accel|t6_s5[43]~149_combout ),
	.cout(\accel|t6_s5[43]~150 ));
// synopsys translate_off
defparam \accel|t6_s5[43]~149 .lut_mask = 16'h692B;
defparam \accel|t6_s5[43]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \accel|t6_s5[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[43]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[43] .is_wysiwyg = "true";
defparam \accel|t6_s5[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \accel|q_reg~43 (
// Equation(s):
// \accel|q_reg~43_combout  = (!\rst~input_o  & \accel|t6_s5 [43])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [43]),
	.cin(gnd),
	.combout(\accel|q_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~43 .lut_mask = 16'h0F00;
defparam \accel|q_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \accel|q_reg[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[42] .is_wysiwyg = "true";
defparam \accel|q_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & !\accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~51 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~51 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \accel|mult_inst|p_out[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[44] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \accel|t6_s5[44]~151 (
// Equation(s):
// \accel|t6_s5[44]~151_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [44] $ (\accel|t6_s5[43]~150 )))) # (GND)
// \accel|t6_s5[44]~152  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [44] & !\accel|t6_s5[43]~150 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [44]) # (!\accel|t6_s5[43]~150 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[43]~150 ),
	.combout(\accel|t6_s5[44]~151_combout ),
	.cout(\accel|t6_s5[44]~152 ));
// synopsys translate_off
defparam \accel|t6_s5[44]~151 .lut_mask = 16'h964D;
defparam \accel|t6_s5[44]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \accel|t6_s5[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[44]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[44] .is_wysiwyg = "true";
defparam \accel|t6_s5[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \accel|q_reg~44 (
// Equation(s):
// \accel|q_reg~44_combout  = (!\rst~input_o  & \accel|t6_s5 [44])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [44]),
	.cin(gnd),
	.combout(\accel|q_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~44 .lut_mask = 16'h0F00;
defparam \accel|q_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \accel|q_reg[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[43] .is_wysiwyg = "true";
defparam \accel|q_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  
// & (!\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~54_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~53  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~53 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~53 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~53 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[27]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \accel|mult_inst|p_out[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[45] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \accel|t6_s5[45]~153 (
// Equation(s):
// \accel|t6_s5[45]~153_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [45] & (!\accel|t6_s5[44]~152 )) # (!\accel|mult_inst|p_out [45] & ((\accel|t6_s5[44]~152 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [45] & 
// (\accel|t6_s5[44]~152  & VCC)) # (!\accel|mult_inst|p_out [45] & (!\accel|t6_s5[44]~152 ))))
// \accel|t6_s5[45]~154  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[44]~152 ) # (!\accel|mult_inst|p_out [45]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [45] & !\accel|t6_s5[44]~152 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[44]~152 ),
	.combout(\accel|t6_s5[45]~153_combout ),
	.cout(\accel|t6_s5[45]~154 ));
// synopsys translate_off
defparam \accel|t6_s5[45]~153 .lut_mask = 16'h692B;
defparam \accel|t6_s5[45]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \accel|t6_s5[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[45]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[45] .is_wysiwyg = "true";
defparam \accel|t6_s5[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \accel|q_reg~45 (
// Equation(s):
// \accel|q_reg~45_combout  = (!\rst~input_o  & \accel|t6_s5 [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [45]),
	.cin(gnd),
	.combout(\accel|q_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~45 .lut_mask = 16'h0F00;
defparam \accel|q_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \accel|q_reg[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[44] .is_wysiwyg = "true";
defparam \accel|q_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~55 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~55 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  & !\accel|mult_inst|Mult0|auto_generated|op_1~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[28]~56_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \accel|mult_inst|p_out[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[46] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \accel|t6_s5[46]~155 (
// Equation(s):
// \accel|t6_s5[46]~155_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [46] $ (\accel|t6_s5[45]~154 )))) # (GND)
// \accel|t6_s5[46]~156  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [46] & !\accel|t6_s5[45]~154 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [46]) # (!\accel|t6_s5[45]~154 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[45]~154 ),
	.combout(\accel|t6_s5[46]~155_combout ),
	.cout(\accel|t6_s5[46]~156 ));
// synopsys translate_off
defparam \accel|t6_s5[46]~155 .lut_mask = 16'h964D;
defparam \accel|t6_s5[46]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \accel|t6_s5[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[46]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[46] .is_wysiwyg = "true";
defparam \accel|t6_s5[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \accel|q_reg~46 (
// Equation(s):
// \accel|q_reg~46_combout  = (!\rst~input_o  & \accel|t6_s5 [46])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [46]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~46 .lut_mask = 16'h5050;
defparam \accel|q_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \accel|q_reg[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[45] .is_wysiwyg = "true";
defparam \accel|q_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[29]~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[29]~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~57  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_1~57 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  
// & (!\accel|mult_inst|Mult0|auto_generated|op_1~57 )) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_1~57 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_1~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|op_1~57 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \accel|mult_inst|p_out[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[47] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \accel|t6_s5[47]~157 (
// Equation(s):
// \accel|t6_s5[47]~157_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [47] & (!\accel|t6_s5[46]~156 )) # (!\accel|mult_inst|p_out [47] & ((\accel|t6_s5[46]~156 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [47] & 
// (\accel|t6_s5[46]~156  & VCC)) # (!\accel|mult_inst|p_out [47] & (!\accel|t6_s5[46]~156 ))))
// \accel|t6_s5[47]~158  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[46]~156 ) # (!\accel|mult_inst|p_out [47]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [47] & !\accel|t6_s5[46]~156 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[46]~156 ),
	.combout(\accel|t6_s5[47]~157_combout ),
	.cout(\accel|t6_s5[47]~158 ));
// synopsys translate_off
defparam \accel|t6_s5[47]~157 .lut_mask = 16'h692B;
defparam \accel|t6_s5[47]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \accel|t6_s5[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[47]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[47] .is_wysiwyg = "true";
defparam \accel|t6_s5[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \accel|q_reg~47 (
// Equation(s):
// \accel|q_reg~47_combout  = (!\rst~input_o  & \accel|t6_s5 [47])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [47]),
	.cin(gnd),
	.combout(\accel|q_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~47 .lut_mask = 16'h0F00;
defparam \accel|q_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \accel|q_reg[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[46] .is_wysiwyg = "true";
defparam \accel|q_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add9_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[30]~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  $ (\accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_1~59 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_1~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  & ((\accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~59 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  & (\accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \accel|mult_inst|p_out[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[48] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \accel|t6_s5[48]~159 (
// Equation(s):
// \accel|t6_s5[48]~159_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [48] $ (\accel|t6_s5[47]~158 )))) # (GND)
// \accel|t6_s5[48]~160  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [48] & !\accel|t6_s5[47]~158 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [48]) # (!\accel|t6_s5[47]~158 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[47]~158 ),
	.combout(\accel|t6_s5[48]~159_combout ),
	.cout(\accel|t6_s5[48]~160 ));
// synopsys translate_off
defparam \accel|t6_s5[48]~159 .lut_mask = 16'h964D;
defparam \accel|t6_s5[48]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \accel|t6_s5[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[48]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[48] .is_wysiwyg = "true";
defparam \accel|t6_s5[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \accel|q_reg~48 (
// Equation(s):
// \accel|q_reg~48_combout  = (!\rst~input_o  & \accel|t6_s5 [48])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [48]),
	.cin(gnd),
	.combout(\accel|q_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~48 .lut_mask = 16'h0F00;
defparam \accel|q_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \accel|q_reg[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[47] .is_wysiwyg = "true";
defparam \accel|q_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61  & VCC)))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  
// & ((\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ) # (GND))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ))))
// \accel|mult_inst|Mult0|auto_generated|add9_result[31]~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[31]~62 .lut_mask = 16'h694D;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~62_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|op_1~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|op_1~61  & VCC)))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & 
// ((\accel|mult_inst|Mult0|auto_generated|op_1~61 ) # (GND))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|op_1~61 ))))
// \accel|mult_inst|Mult0|auto_generated|op_1~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|op_1~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~61 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[31]~62_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~62 .lut_mask = 16'h694D;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \accel|mult_inst|p_out[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[49] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \accel|t6_s5[49]~161 (
// Equation(s):
// \accel|t6_s5[49]~161_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [49] & (!\accel|t6_s5[48]~160 )) # (!\accel|mult_inst|p_out [49] & ((\accel|t6_s5[48]~160 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [49] & 
// (\accel|t6_s5[48]~160  & VCC)) # (!\accel|mult_inst|p_out [49] & (!\accel|t6_s5[48]~160 ))))
// \accel|t6_s5[49]~162  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[48]~160 ) # (!\accel|mult_inst|p_out [49]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [49] & !\accel|t6_s5[48]~160 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[48]~160 ),
	.combout(\accel|t6_s5[49]~161_combout ),
	.cout(\accel|t6_s5[49]~162 ));
// synopsys translate_off
defparam \accel|t6_s5[49]~161 .lut_mask = 16'h692B;
defparam \accel|t6_s5[49]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \accel|t6_s5[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[49]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[49] .is_wysiwyg = "true";
defparam \accel|t6_s5[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \accel|q_reg~49 (
// Equation(s):
// \accel|q_reg~49_combout  = (!\rst~input_o  & \accel|t6_s5 [49])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [49]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~49 .lut_mask = 16'h5050;
defparam \accel|q_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \accel|q_reg[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[48] .is_wysiwyg = "true";
defparam \accel|q_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|add9_result[31]~63  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[31]~63  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add9_result[31]~63 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[32]~64 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~64_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~63 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~63  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~63 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[32]~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~64 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \accel|mult_inst|p_out[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[50] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \accel|t6_s5[50]~163 (
// Equation(s):
// \accel|t6_s5[50]~163_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [50] $ (\accel|t6_s5[49]~162 )))) # (GND)
// \accel|t6_s5[50]~164  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [50] & !\accel|t6_s5[49]~162 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [50]) # (!\accel|t6_s5[49]~162 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[49]~162 ),
	.combout(\accel|t6_s5[50]~163_combout ),
	.cout(\accel|t6_s5[50]~164 ));
// synopsys translate_off
defparam \accel|t6_s5[50]~163 .lut_mask = 16'h964D;
defparam \accel|t6_s5[50]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \accel|t6_s5[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[50]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[50] .is_wysiwyg = "true";
defparam \accel|t6_s5[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \accel|q_reg~50 (
// Equation(s):
// \accel|q_reg~50_combout  = (!\rst~input_o  & \accel|t6_s5 [50])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [50]),
	.cin(gnd),
	.combout(\accel|q_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~50 .lut_mask = 16'h0F00;
defparam \accel|q_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \accel|q_reg[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[49] .is_wysiwyg = "true";
defparam \accel|q_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[33]~67  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[33]~66 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~66_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~65  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~65 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~67  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~65 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~66 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \accel|mult_inst|p_out[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[51] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \accel|t6_s5[51]~165 (
// Equation(s):
// \accel|t6_s5[51]~165_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [51] & (!\accel|t6_s5[50]~164 )) # (!\accel|mult_inst|p_out [51] & ((\accel|t6_s5[50]~164 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [51] & 
// (\accel|t6_s5[50]~164  & VCC)) # (!\accel|mult_inst|p_out [51] & (!\accel|t6_s5[50]~164 ))))
// \accel|t6_s5[51]~166  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[50]~164 ) # (!\accel|mult_inst|p_out [51]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [51] & !\accel|t6_s5[50]~164 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[50]~164 ),
	.combout(\accel|t6_s5[51]~165_combout ),
	.cout(\accel|t6_s5[51]~166 ));
// synopsys translate_off
defparam \accel|t6_s5[51]~165 .lut_mask = 16'h692B;
defparam \accel|t6_s5[51]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \accel|t6_s5[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[51]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[51] .is_wysiwyg = "true";
defparam \accel|t6_s5[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \accel|q_reg~51 (
// Equation(s):
// \accel|q_reg~51_combout  = (!\rst~input_o  & \accel|t6_s5 [51])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~51 .lut_mask = 16'h5050;
defparam \accel|q_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \accel|q_reg[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[50] .is_wysiwyg = "true";
defparam \accel|q_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|add9_result[33]~67  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[33]~67  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add9_result[33]~67 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[34]~68 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~68_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~67 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~67  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~67 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~68 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \accel|mult_inst|p_out[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[52] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \accel|t6_s5[52]~167 (
// Equation(s):
// \accel|t6_s5[52]~167_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [52] $ (\accel|t6_s5[51]~166 )))) # (GND)
// \accel|t6_s5[52]~168  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [52] & !\accel|t6_s5[51]~166 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [52]) # (!\accel|t6_s5[51]~166 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[51]~166 ),
	.combout(\accel|t6_s5[52]~167_combout ),
	.cout(\accel|t6_s5[52]~168 ));
// synopsys translate_off
defparam \accel|t6_s5[52]~167 .lut_mask = 16'h964D;
defparam \accel|t6_s5[52]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \accel|t6_s5[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[52]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[52] .is_wysiwyg = "true";
defparam \accel|t6_s5[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \accel|q_reg~52 (
// Equation(s):
// \accel|q_reg~52_combout  = (!\rst~input_o  & \accel|t6_s5 [52])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~52 .lut_mask = 16'h5050;
defparam \accel|q_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \accel|q_reg[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[51] .is_wysiwyg = "true";
defparam \accel|q_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[35]~71  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[35]~70 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~70_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~69  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~69 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~71  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~69 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[35]~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~70 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \accel|mult_inst|p_out[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[53] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \accel|t6_s5[53]~169 (
// Equation(s):
// \accel|t6_s5[53]~169_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [53] & (!\accel|t6_s5[52]~168 )) # (!\accel|mult_inst|p_out [53] & ((\accel|t6_s5[52]~168 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [53] & 
// (\accel|t6_s5[52]~168  & VCC)) # (!\accel|mult_inst|p_out [53] & (!\accel|t6_s5[52]~168 ))))
// \accel|t6_s5[53]~170  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[52]~168 ) # (!\accel|mult_inst|p_out [53]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [53] & !\accel|t6_s5[52]~168 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [53]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[52]~168 ),
	.combout(\accel|t6_s5[53]~169_combout ),
	.cout(\accel|t6_s5[53]~170 ));
// synopsys translate_off
defparam \accel|t6_s5[53]~169 .lut_mask = 16'h692B;
defparam \accel|t6_s5[53]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \accel|t6_s5[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[53]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[53] .is_wysiwyg = "true";
defparam \accel|t6_s5[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \accel|q_reg~53 (
// Equation(s):
// \accel|q_reg~53_combout  = (!\rst~input_o  & \accel|t6_s5 [53])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [53]),
	.cin(gnd),
	.combout(\accel|q_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~53 .lut_mask = 16'h0F00;
defparam \accel|q_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \accel|q_reg[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[52] .is_wysiwyg = "true";
defparam \accel|q_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add9_result[35]~71  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[35]~71  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add9_result[35]~71 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[36]~72 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~72_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~71 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~71  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~71 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[36]~72_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~72 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \accel|mult_inst|p_out[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[54] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \accel|t6_s5[54]~171 (
// Equation(s):
// \accel|t6_s5[54]~171_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [54] $ (\accel|t6_s5[53]~170 )))) # (GND)
// \accel|t6_s5[54]~172  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [54] & !\accel|t6_s5[53]~170 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [54]) # (!\accel|t6_s5[53]~170 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[53]~170 ),
	.combout(\accel|t6_s5[54]~171_combout ),
	.cout(\accel|t6_s5[54]~172 ));
// synopsys translate_off
defparam \accel|t6_s5[54]~171 .lut_mask = 16'h964D;
defparam \accel|t6_s5[54]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \accel|t6_s5[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[54]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[54] .is_wysiwyg = "true";
defparam \accel|t6_s5[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \accel|q_reg~54 (
// Equation(s):
// \accel|q_reg~54_combout  = (!\rst~input_o  & \accel|t6_s5 [54])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [54]),
	.cin(gnd),
	.combout(\accel|q_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~54 .lut_mask = 16'h0F00;
defparam \accel|q_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \accel|q_reg[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[53] .is_wysiwyg = "true";
defparam \accel|q_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[37]~75  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[37]~74 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~74_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~73  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~73 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~75  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~73 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[37]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~74 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \accel|mult_inst|p_out[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[55] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \accel|t6_s5[55]~173 (
// Equation(s):
// \accel|t6_s5[55]~173_combout  = (\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [55] & (!\accel|t6_s5[54]~172 )) # (!\accel|mult_inst|p_out [55] & ((\accel|t6_s5[54]~172 ) # (GND))))) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [55] & 
// (\accel|t6_s5[54]~172  & VCC)) # (!\accel|mult_inst|p_out [55] & (!\accel|t6_s5[54]~172 ))))
// \accel|t6_s5[55]~174  = CARRY((\accel|t3_s4 [33] & ((!\accel|t6_s5[54]~172 ) # (!\accel|mult_inst|p_out [55]))) # (!\accel|t3_s4 [33] & (!\accel|mult_inst|p_out [55] & !\accel|t6_s5[54]~172 )))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[54]~172 ),
	.combout(\accel|t6_s5[55]~173_combout ),
	.cout(\accel|t6_s5[55]~174 ));
// synopsys translate_off
defparam \accel|t6_s5[55]~173 .lut_mask = 16'h692B;
defparam \accel|t6_s5[55]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \accel|t6_s5[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[55]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[55] .is_wysiwyg = "true";
defparam \accel|t6_s5[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \accel|q_reg~55 (
// Equation(s):
// \accel|q_reg~55_combout  = (\accel|t6_s5 [55] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t6_s5 [55]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|q_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~55 .lut_mask = 16'h00F0;
defparam \accel|q_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \accel|q_reg[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[54] .is_wysiwyg = "true";
defparam \accel|q_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add9_result[37]~75  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[37]~75  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add9_result[37]~75 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[38]~76 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~76_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~75 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~75  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~75 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[38]~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~76 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \accel|mult_inst|p_out[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[56] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \accel|t6_s5[56]~175 (
// Equation(s):
// \accel|t6_s5[56]~175_combout  = ((\accel|t3_s4 [33] $ (\accel|mult_inst|p_out [56] $ (\accel|t6_s5[55]~174 )))) # (GND)
// \accel|t6_s5[56]~176  = CARRY((\accel|t3_s4 [33] & (\accel|mult_inst|p_out [56] & !\accel|t6_s5[55]~174 )) # (!\accel|t3_s4 [33] & ((\accel|mult_inst|p_out [56]) # (!\accel|t6_s5[55]~174 ))))

	.dataa(\accel|t3_s4 [33]),
	.datab(\accel|mult_inst|p_out [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[55]~174 ),
	.combout(\accel|t6_s5[56]~175_combout ),
	.cout(\accel|t6_s5[56]~176 ));
// synopsys translate_off
defparam \accel|t6_s5[56]~175 .lut_mask = 16'h964D;
defparam \accel|t6_s5[56]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \accel|t6_s5[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[56]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[56] .is_wysiwyg = "true";
defparam \accel|t6_s5[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \accel|q_reg~56 (
// Equation(s):
// \accel|q_reg~56_combout  = (!\rst~input_o  & \accel|t6_s5 [56])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [56]),
	.cin(gnd),
	.combout(\accel|q_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~56 .lut_mask = 16'h0F00;
defparam \accel|q_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \accel|q_reg[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[55] .is_wysiwyg = "true";
defparam \accel|q_reg[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[39]~79  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[39]~78 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~78_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~77  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~77 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~79  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~77 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[39]~78_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~78 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \accel|mult_inst|p_out[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[57] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \accel|t6_s5[57]~177 (
// Equation(s):
// \accel|t6_s5[57]~177_combout  = (\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[56]~176 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[56]~176  & VCC)))) # (!\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[56]~176 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[56]~176 ))))
// \accel|t6_s5[57]~178  = CARRY((\accel|mult_inst|p_out [57] & (\accel|t3_s4 [33] & !\accel|t6_s5[56]~176 )) # (!\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[56]~176 ))))

	.dataa(\accel|mult_inst|p_out [57]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[56]~176 ),
	.combout(\accel|t6_s5[57]~177_combout ),
	.cout(\accel|t6_s5[57]~178 ));
// synopsys translate_off
defparam \accel|t6_s5[57]~177 .lut_mask = 16'h694D;
defparam \accel|t6_s5[57]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \accel|t6_s5[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[57]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[57] .is_wysiwyg = "true";
defparam \accel|t6_s5[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \accel|q_reg~57 (
// Equation(s):
// \accel|q_reg~57_combout  = (!\rst~input_o  & \accel|t6_s5 [57])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [57]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~57 .lut_mask = 16'h5050;
defparam \accel|q_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \accel|q_reg[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[56] .is_wysiwyg = "true";
defparam \accel|q_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add9_result[39]~79  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[39]~79  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add9_result[39]~79 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[40]~80 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~80_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~79 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~79  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~79 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[40]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~80 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \accel|mult_inst|p_out[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[58] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \accel|t6_s5[58]~179 (
// Equation(s):
// \accel|t6_s5[58]~179_combout  = ((\accel|mult_inst|p_out [58] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[57]~178 )))) # (GND)
// \accel|t6_s5[58]~180  = CARRY((\accel|mult_inst|p_out [58] & ((!\accel|t6_s5[57]~178 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [58] & (!\accel|t3_s4 [33] & !\accel|t6_s5[57]~178 )))

	.dataa(\accel|mult_inst|p_out [58]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[57]~178 ),
	.combout(\accel|t6_s5[58]~179_combout ),
	.cout(\accel|t6_s5[58]~180 ));
// synopsys translate_off
defparam \accel|t6_s5[58]~179 .lut_mask = 16'h962B;
defparam \accel|t6_s5[58]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \accel|t6_s5[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[58]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[58] .is_wysiwyg = "true";
defparam \accel|t6_s5[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \accel|q_reg~58 (
// Equation(s):
// \accel|q_reg~58_combout  = (!\rst~input_o  & \accel|t6_s5 [58])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [58]),
	.cin(gnd),
	.combout(\accel|q_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~58 .lut_mask = 16'h0F00;
defparam \accel|q_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \accel|q_reg[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[57] .is_wysiwyg = "true";
defparam \accel|q_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[41]~83  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[41]~82 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~82_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~81  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~81 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~83  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~81 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~82 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \accel|mult_inst|p_out[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[59] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \accel|t6_s5[59]~181 (
// Equation(s):
// \accel|t6_s5[59]~181_combout  = (\accel|mult_inst|p_out [59] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[58]~180 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[58]~180  & VCC)))) # (!\accel|mult_inst|p_out [59] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[58]~180 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[58]~180 ))))
// \accel|t6_s5[59]~182  = CARRY((\accel|mult_inst|p_out [59] & (\accel|t3_s4 [33] & !\accel|t6_s5[58]~180 )) # (!\accel|mult_inst|p_out [59] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[58]~180 ))))

	.dataa(\accel|mult_inst|p_out [59]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[58]~180 ),
	.combout(\accel|t6_s5[59]~181_combout ),
	.cout(\accel|t6_s5[59]~182 ));
// synopsys translate_off
defparam \accel|t6_s5[59]~181 .lut_mask = 16'h694D;
defparam \accel|t6_s5[59]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \accel|t6_s5[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[59]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[59] .is_wysiwyg = "true";
defparam \accel|t6_s5[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \accel|q_reg~59 (
// Equation(s):
// \accel|q_reg~59_combout  = (!\rst~input_o  & \accel|t6_s5 [59])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [59]),
	.cin(gnd),
	.combout(\accel|q_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~59 .lut_mask = 16'h0F00;
defparam \accel|q_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \accel|q_reg[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[58] .is_wysiwyg = "true";
defparam \accel|q_reg[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add9_result[41]~83  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[41]~83  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|add9_result[41]~83 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[42]~84 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~84_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~83 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~83  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~83 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[42]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~84 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \accel|mult_inst|p_out[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[60] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \accel|t6_s5[60]~183 (
// Equation(s):
// \accel|t6_s5[60]~183_combout  = ((\accel|mult_inst|p_out [60] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[59]~182 )))) # (GND)
// \accel|t6_s5[60]~184  = CARRY((\accel|mult_inst|p_out [60] & ((!\accel|t6_s5[59]~182 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [60] & (!\accel|t3_s4 [33] & !\accel|t6_s5[59]~182 )))

	.dataa(\accel|mult_inst|p_out [60]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[59]~182 ),
	.combout(\accel|t6_s5[60]~183_combout ),
	.cout(\accel|t6_s5[60]~184 ));
// synopsys translate_off
defparam \accel|t6_s5[60]~183 .lut_mask = 16'h962B;
defparam \accel|t6_s5[60]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \accel|t6_s5[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[60]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[60] .is_wysiwyg = "true";
defparam \accel|t6_s5[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \accel|q_reg~60 (
// Equation(s):
// \accel|q_reg~60_combout  = (!\rst~input_o  & \accel|t6_s5 [60])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [60]),
	.cin(gnd),
	.combout(\accel|q_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~60 .lut_mask = 16'h0F00;
defparam \accel|q_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \accel|q_reg[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[59] .is_wysiwyg = "true";
defparam \accel|q_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add9_result[43]~87  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[43]~86 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~86_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout  & (\accel|mult_inst|Mult0|auto_generated|op_1~85  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_1~85 ))
// \accel|mult_inst|Mult0|auto_generated|op_1~87  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout  & !\accel|mult_inst|Mult0|auto_generated|op_1~85 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add9_result[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~86 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \accel|mult_inst|p_out[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[61] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \accel|t6_s5[61]~185 (
// Equation(s):
// \accel|t6_s5[61]~185_combout  = (\accel|mult_inst|p_out [61] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[60]~184 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[60]~184  & VCC)))) # (!\accel|mult_inst|p_out [61] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[60]~184 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[60]~184 ))))
// \accel|t6_s5[61]~186  = CARRY((\accel|mult_inst|p_out [61] & (\accel|t3_s4 [33] & !\accel|t6_s5[60]~184 )) # (!\accel|mult_inst|p_out [61] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[60]~184 ))))

	.dataa(\accel|mult_inst|p_out [61]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[60]~184 ),
	.combout(\accel|t6_s5[61]~185_combout ),
	.cout(\accel|t6_s5[61]~186 ));
// synopsys translate_off
defparam \accel|t6_s5[61]~185 .lut_mask = 16'h694D;
defparam \accel|t6_s5[61]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \accel|t6_s5[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[61]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[61] .is_wysiwyg = "true";
defparam \accel|t6_s5[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \accel|q_reg~61 (
// Equation(s):
// \accel|q_reg~61_combout  = (!\rst~input_o  & \accel|t6_s5 [61])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [61]),
	.cin(gnd),
	.combout(\accel|q_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~61 .lut_mask = 16'h0F00;
defparam \accel|q_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \accel|q_reg[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[60] .is_wysiwyg = "true";
defparam \accel|q_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add9_result[43]~87  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  & (!\accel|mult_inst|Mult0|auto_generated|add9_result[43]~87  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add9_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  & !\accel|mult_inst|Mult0|auto_generated|add9_result[43]~87 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add9_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[44]~88 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~88_combout  = (\accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_1~87 ))) # (!\accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout 
//  & (\accel|mult_inst|Mult0|auto_generated|op_1~87  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_1~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_1~87 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add9_result[44]~88_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~88 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \accel|mult_inst|p_out[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[62] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \accel|t6_s5[62]~187 (
// Equation(s):
// \accel|t6_s5[62]~187_combout  = ((\accel|mult_inst|p_out [62] $ (\accel|t3_s4 [33] $ (\accel|t6_s5[61]~186 )))) # (GND)
// \accel|t6_s5[62]~188  = CARRY((\accel|mult_inst|p_out [62] & ((!\accel|t6_s5[61]~186 ) # (!\accel|t3_s4 [33]))) # (!\accel|mult_inst|p_out [62] & (!\accel|t3_s4 [33] & !\accel|t6_s5[61]~186 )))

	.dataa(\accel|mult_inst|p_out [62]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[61]~186 ),
	.combout(\accel|t6_s5[62]~187_combout ),
	.cout(\accel|t6_s5[62]~188 ));
// synopsys translate_off
defparam \accel|t6_s5[62]~187 .lut_mask = 16'h962B;
defparam \accel|t6_s5[62]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \accel|t6_s5[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[62]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[62] .is_wysiwyg = "true";
defparam \accel|t6_s5[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \accel|q_reg~62 (
// Equation(s):
// \accel|q_reg~62_combout  = (!\rst~input_o  & \accel|t6_s5 [62])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t6_s5 [62]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|q_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~62 .lut_mask = 16'h5050;
defparam \accel|q_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \accel|q_reg[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[61] .is_wysiwyg = "true";
defparam \accel|q_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add9_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add9_result[45]~90_combout  = \accel|mult_inst|Mult0|auto_generated|add9_result[44]~89 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add9_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add9_result[45]~90_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[45]~90 .lut_mask = 16'hF0F0;
defparam \accel|mult_inst|Mult0|auto_generated|add9_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_1~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_1~90_combout  = \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  $ (\accel|mult_inst|Mult0|auto_generated|op_1~89  $ (!\accel|mult_inst|Mult0|auto_generated|add9_result[45]~90_combout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|mult_inst|Mult0|auto_generated|add9_result[45]~90_combout ),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_1~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_1~90_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_1~90 .lut_mask = 16'h5AA5;
defparam \accel|mult_inst|Mult0|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \accel|mult_inst|p_out[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_1~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[63] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \accel|t6_s5[63]~189 (
// Equation(s):
// \accel|t6_s5[63]~189_combout  = (\accel|mult_inst|p_out [63] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[62]~188 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[62]~188  & VCC)))) # (!\accel|mult_inst|p_out [63] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[62]~188 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[62]~188 ))))
// \accel|t6_s5[63]~190  = CARRY((\accel|mult_inst|p_out [63] & (\accel|t3_s4 [33] & !\accel|t6_s5[62]~188 )) # (!\accel|mult_inst|p_out [63] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[62]~188 ))))

	.dataa(\accel|mult_inst|p_out [63]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[62]~188 ),
	.combout(\accel|t6_s5[63]~189_combout ),
	.cout(\accel|t6_s5[63]~190 ));
// synopsys translate_off
defparam \accel|t6_s5[63]~189 .lut_mask = 16'h694D;
defparam \accel|t6_s5[63]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \accel|t6_s5[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[63]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[63] .is_wysiwyg = "true";
defparam \accel|t6_s5[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \accel|q_reg~63 (
// Equation(s):
// \accel|q_reg~63_combout  = (!\rst~input_o  & \accel|t6_s5 [63])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [63]),
	.cin(gnd),
	.combout(\accel|q_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~63 .lut_mask = 16'h0F00;
defparam \accel|q_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \accel|q_reg[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[62] .is_wysiwyg = "true";
defparam \accel|q_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \accel|t6_s5[64]~191 (
// Equation(s):
// \accel|t6_s5[64]~191_combout  = \accel|t6_s5[63]~190  $ (\accel|t3_s4 [33])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s4 [33]),
	.cin(\accel|t6_s5[63]~190 ),
	.combout(\accel|t6_s5[64]~191_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t6_s5[64]~191 .lut_mask = 16'h0FF0;
defparam \accel|t6_s5[64]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \accel|t6_s5[64] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|t6_s5[64]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\accel|t6_s5[19]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[64] .is_wysiwyg = "true";
defparam \accel|t6_s5[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \accel|q_reg~64 (
// Equation(s):
// \accel|q_reg~64_combout  = (!\rst~input_o  & \accel|t6_s5 [64])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t6_s5 [64]),
	.cin(gnd),
	.combout(\accel|q_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg~64 .lut_mask = 16'h0F00;
defparam \accel|q_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \accel|q_reg[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\accel|q_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|q_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[63] .is_wysiwyg = "true";
defparam \accel|q_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_io_ibuf \A_i[32]~input (
	.i(A_i[32]),
	.ibar(gnd),
	.o(\A_i[32]~input0 ));
// synopsys translate_off
defparam \A_i[32]~input .bus_hold = "false";
defparam \A_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_io_ibuf \A_i[33]~input (
	.i(A_i[33]),
	.ibar(gnd),
	.o(\A_i[33]~input0 ));
// synopsys translate_off
defparam \A_i[33]~input .bus_hold = "false";
defparam \A_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_io_ibuf \A_i[34]~input (
	.i(A_i[34]),
	.ibar(gnd),
	.o(\A_i[34]~input0 ));
// synopsys translate_off
defparam \A_i[34]~input .bus_hold = "false";
defparam \A_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N0
cycloneive_io_ibuf \A_i[35]~input (
	.i(A_i[35]),
	.ibar(gnd),
	.o(\A_i[35]~input0 ));
// synopsys translate_off
defparam \A_i[35]~input .bus_hold = "false";
defparam \A_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_io_ibuf \A_i[36]~input (
	.i(A_i[36]),
	.ibar(gnd),
	.o(\A_i[36]~input0 ));
// synopsys translate_off
defparam \A_i[36]~input .bus_hold = "false";
defparam \A_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_io_ibuf \A_i[37]~input (
	.i(A_i[37]),
	.ibar(gnd),
	.o(\A_i[37]~input0 ));
// synopsys translate_off
defparam \A_i[37]~input .bus_hold = "false";
defparam \A_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_io_ibuf \A_i[38]~input (
	.i(A_i[38]),
	.ibar(gnd),
	.o(\A_i[38]~input0 ));
// synopsys translate_off
defparam \A_i[38]~input .bus_hold = "false";
defparam \A_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_io_ibuf \A_i[39]~input (
	.i(A_i[39]),
	.ibar(gnd),
	.o(\A_i[39]~input0 ));
// synopsys translate_off
defparam \A_i[39]~input .bus_hold = "false";
defparam \A_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_io_ibuf \A_i[40]~input (
	.i(A_i[40]),
	.ibar(gnd),
	.o(\A_i[40]~input0 ));
// synopsys translate_off
defparam \A_i[40]~input .bus_hold = "false";
defparam \A_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_io_ibuf \A_i[41]~input (
	.i(A_i[41]),
	.ibar(gnd),
	.o(\A_i[41]~input0 ));
// synopsys translate_off
defparam \A_i[41]~input .bus_hold = "false";
defparam \A_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_io_ibuf \A_i[42]~input (
	.i(A_i[42]),
	.ibar(gnd),
	.o(\A_i[42]~input0 ));
// synopsys translate_off
defparam \A_i[42]~input .bus_hold = "false";
defparam \A_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_io_ibuf \A_i[43]~input (
	.i(A_i[43]),
	.ibar(gnd),
	.o(\A_i[43]~input0 ));
// synopsys translate_off
defparam \A_i[43]~input .bus_hold = "false";
defparam \A_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_io_ibuf \A_i[44]~input (
	.i(A_i[44]),
	.ibar(gnd),
	.o(\A_i[44]~input0 ));
// synopsys translate_off
defparam \A_i[44]~input .bus_hold = "false";
defparam \A_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N0
cycloneive_io_ibuf \A_i[45]~input (
	.i(A_i[45]),
	.ibar(gnd),
	.o(\A_i[45]~input0 ));
// synopsys translate_off
defparam \A_i[45]~input .bus_hold = "false";
defparam \A_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_io_ibuf \A_i[46]~input (
	.i(A_i[46]),
	.ibar(gnd),
	.o(\A_i[46]~input0 ));
// synopsys translate_off
defparam \A_i[46]~input .bus_hold = "false";
defparam \A_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_io_ibuf \A_i[47]~input (
	.i(A_i[47]),
	.ibar(gnd),
	.o(\A_i[47]~input0 ));
// synopsys translate_off
defparam \A_i[47]~input .bus_hold = "false";
defparam \A_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N0
cycloneive_io_ibuf \A_i[48]~input (
	.i(A_i[48]),
	.ibar(gnd),
	.o(\A_i[48]~input0 ));
// synopsys translate_off
defparam \A_i[48]~input .bus_hold = "false";
defparam \A_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N0
cycloneive_io_ibuf \A_i[49]~input (
	.i(A_i[49]),
	.ibar(gnd),
	.o(\A_i[49]~input0 ));
// synopsys translate_off
defparam \A_i[49]~input .bus_hold = "false";
defparam \A_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N2
cycloneive_io_ibuf \A_i[50]~input (
	.i(A_i[50]),
	.ibar(gnd),
	.o(\A_i[50]~input0 ));
// synopsys translate_off
defparam \A_i[50]~input .bus_hold = "false";
defparam \A_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_io_ibuf \A_i[51]~input (
	.i(A_i[51]),
	.ibar(gnd),
	.o(\A_i[51]~input0 ));
// synopsys translate_off
defparam \A_i[51]~input .bus_hold = "false";
defparam \A_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_io_ibuf \A_i[52]~input (
	.i(A_i[52]),
	.ibar(gnd),
	.o(\A_i[52]~input0 ));
// synopsys translate_off
defparam \A_i[52]~input .bus_hold = "false";
defparam \A_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_io_ibuf \A_i[53]~input (
	.i(A_i[53]),
	.ibar(gnd),
	.o(\A_i[53]~input0 ));
// synopsys translate_off
defparam \A_i[53]~input .bus_hold = "false";
defparam \A_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N0
cycloneive_io_ibuf \A_i[54]~input (
	.i(A_i[54]),
	.ibar(gnd),
	.o(\A_i[54]~input0 ));
// synopsys translate_off
defparam \A_i[54]~input .bus_hold = "false";
defparam \A_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_io_ibuf \A_i[55]~input (
	.i(A_i[55]),
	.ibar(gnd),
	.o(\A_i[55]~input0 ));
// synopsys translate_off
defparam \A_i[55]~input .bus_hold = "false";
defparam \A_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N4
cycloneive_io_ibuf \A_i[56]~input (
	.i(A_i[56]),
	.ibar(gnd),
	.o(\A_i[56]~input0 ));
// synopsys translate_off
defparam \A_i[56]~input .bus_hold = "false";
defparam \A_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneive_io_ibuf \A_i[57]~input (
	.i(A_i[57]),
	.ibar(gnd),
	.o(\A_i[57]~input0 ));
// synopsys translate_off
defparam \A_i[57]~input .bus_hold = "false";
defparam \A_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_io_ibuf \A_i[58]~input (
	.i(A_i[58]),
	.ibar(gnd),
	.o(\A_i[58]~input0 ));
// synopsys translate_off
defparam \A_i[58]~input .bus_hold = "false";
defparam \A_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N0
cycloneive_io_ibuf \A_i[59]~input (
	.i(A_i[59]),
	.ibar(gnd),
	.o(\A_i[59]~input0 ));
// synopsys translate_off
defparam \A_i[59]~input .bus_hold = "false";
defparam \A_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N6
cycloneive_io_ibuf \A_i[60]~input (
	.i(A_i[60]),
	.ibar(gnd),
	.o(\A_i[60]~input0 ));
// synopsys translate_off
defparam \A_i[60]~input .bus_hold = "false";
defparam \A_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_io_ibuf \A_i[61]~input (
	.i(A_i[61]),
	.ibar(gnd),
	.o(\A_i[61]~input0 ));
// synopsys translate_off
defparam \A_i[61]~input .bus_hold = "false";
defparam \A_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_io_ibuf \A_i[62]~input (
	.i(A_i[62]),
	.ibar(gnd),
	.o(\A_i[62]~input0 ));
// synopsys translate_off
defparam \A_i[62]~input .bus_hold = "false";
defparam \A_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N0
cycloneive_io_ibuf \A_i[63]~input (
	.i(A_i[63]),
	.ibar(gnd),
	.o(\A_i[63]~input0 ));
// synopsys translate_off
defparam \A_i[63]~input .bus_hold = "false";
defparam \A_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cycloneive_io_ibuf \B_i[32]~input (
	.i(B_i[32]),
	.ibar(gnd),
	.o(\B_i[32]~input0 ));
// synopsys translate_off
defparam \B_i[32]~input .bus_hold = "false";
defparam \B_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_io_ibuf \B_i[33]~input (
	.i(B_i[33]),
	.ibar(gnd),
	.o(\B_i[33]~input0 ));
// synopsys translate_off
defparam \B_i[33]~input .bus_hold = "false";
defparam \B_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_io_ibuf \B_i[34]~input (
	.i(B_i[34]),
	.ibar(gnd),
	.o(\B_i[34]~input0 ));
// synopsys translate_off
defparam \B_i[34]~input .bus_hold = "false";
defparam \B_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_io_ibuf \B_i[35]~input (
	.i(B_i[35]),
	.ibar(gnd),
	.o(\B_i[35]~input0 ));
// synopsys translate_off
defparam \B_i[35]~input .bus_hold = "false";
defparam \B_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_io_ibuf \B_i[36]~input (
	.i(B_i[36]),
	.ibar(gnd),
	.o(\B_i[36]~input0 ));
// synopsys translate_off
defparam \B_i[36]~input .bus_hold = "false";
defparam \B_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_io_ibuf \B_i[37]~input (
	.i(B_i[37]),
	.ibar(gnd),
	.o(\B_i[37]~input0 ));
// synopsys translate_off
defparam \B_i[37]~input .bus_hold = "false";
defparam \B_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneive_io_ibuf \B_i[38]~input (
	.i(B_i[38]),
	.ibar(gnd),
	.o(\B_i[38]~input0 ));
// synopsys translate_off
defparam \B_i[38]~input .bus_hold = "false";
defparam \B_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneive_io_ibuf \B_i[39]~input (
	.i(B_i[39]),
	.ibar(gnd),
	.o(\B_i[39]~input0 ));
// synopsys translate_off
defparam \B_i[39]~input .bus_hold = "false";
defparam \B_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_io_ibuf \B_i[40]~input (
	.i(B_i[40]),
	.ibar(gnd),
	.o(\B_i[40]~input0 ));
// synopsys translate_off
defparam \B_i[40]~input .bus_hold = "false";
defparam \B_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_io_ibuf \B_i[41]~input (
	.i(B_i[41]),
	.ibar(gnd),
	.o(\B_i[41]~input0 ));
// synopsys translate_off
defparam \B_i[41]~input .bus_hold = "false";
defparam \B_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_io_ibuf \B_i[42]~input (
	.i(B_i[42]),
	.ibar(gnd),
	.o(\B_i[42]~input0 ));
// synopsys translate_off
defparam \B_i[42]~input .bus_hold = "false";
defparam \B_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_io_ibuf \B_i[43]~input (
	.i(B_i[43]),
	.ibar(gnd),
	.o(\B_i[43]~input0 ));
// synopsys translate_off
defparam \B_i[43]~input .bus_hold = "false";
defparam \B_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_io_ibuf \B_i[44]~input (
	.i(B_i[44]),
	.ibar(gnd),
	.o(\B_i[44]~input0 ));
// synopsys translate_off
defparam \B_i[44]~input .bus_hold = "false";
defparam \B_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_io_ibuf \B_i[45]~input (
	.i(B_i[45]),
	.ibar(gnd),
	.o(\B_i[45]~input0 ));
// synopsys translate_off
defparam \B_i[45]~input .bus_hold = "false";
defparam \B_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_io_ibuf \B_i[46]~input (
	.i(B_i[46]),
	.ibar(gnd),
	.o(\B_i[46]~input0 ));
// synopsys translate_off
defparam \B_i[46]~input .bus_hold = "false";
defparam \B_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneive_io_ibuf \B_i[47]~input (
	.i(B_i[47]),
	.ibar(gnd),
	.o(\B_i[47]~input0 ));
// synopsys translate_off
defparam \B_i[47]~input .bus_hold = "false";
defparam \B_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_io_ibuf \B_i[48]~input (
	.i(B_i[48]),
	.ibar(gnd),
	.o(\B_i[48]~input0 ));
// synopsys translate_off
defparam \B_i[48]~input .bus_hold = "false";
defparam \B_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N0
cycloneive_io_ibuf \B_i[49]~input (
	.i(B_i[49]),
	.ibar(gnd),
	.o(\B_i[49]~input0 ));
// synopsys translate_off
defparam \B_i[49]~input .bus_hold = "false";
defparam \B_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_io_ibuf \B_i[50]~input (
	.i(B_i[50]),
	.ibar(gnd),
	.o(\B_i[50]~input0 ));
// synopsys translate_off
defparam \B_i[50]~input .bus_hold = "false";
defparam \B_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_io_ibuf \B_i[51]~input (
	.i(B_i[51]),
	.ibar(gnd),
	.o(\B_i[51]~input0 ));
// synopsys translate_off
defparam \B_i[51]~input .bus_hold = "false";
defparam \B_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_io_ibuf \B_i[52]~input (
	.i(B_i[52]),
	.ibar(gnd),
	.o(\B_i[52]~input0 ));
// synopsys translate_off
defparam \B_i[52]~input .bus_hold = "false";
defparam \B_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_io_ibuf \B_i[53]~input (
	.i(B_i[53]),
	.ibar(gnd),
	.o(\B_i[53]~input0 ));
// synopsys translate_off
defparam \B_i[53]~input .bus_hold = "false";
defparam \B_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N2
cycloneive_io_ibuf \B_i[54]~input (
	.i(B_i[54]),
	.ibar(gnd),
	.o(\B_i[54]~input0 ));
// synopsys translate_off
defparam \B_i[54]~input .bus_hold = "false";
defparam \B_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneive_io_ibuf \B_i[55]~input (
	.i(B_i[55]),
	.ibar(gnd),
	.o(\B_i[55]~input0 ));
// synopsys translate_off
defparam \B_i[55]~input .bus_hold = "false";
defparam \B_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N0
cycloneive_io_ibuf \B_i[56]~input (
	.i(B_i[56]),
	.ibar(gnd),
	.o(\B_i[56]~input0 ));
// synopsys translate_off
defparam \B_i[56]~input .bus_hold = "false";
defparam \B_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_io_ibuf \B_i[57]~input (
	.i(B_i[57]),
	.ibar(gnd),
	.o(\B_i[57]~input0 ));
// synopsys translate_off
defparam \B_i[57]~input .bus_hold = "false";
defparam \B_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N2
cycloneive_io_ibuf \B_i[58]~input (
	.i(B_i[58]),
	.ibar(gnd),
	.o(\B_i[58]~input0 ));
// synopsys translate_off
defparam \B_i[58]~input .bus_hold = "false";
defparam \B_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_io_ibuf \B_i[59]~input (
	.i(B_i[59]),
	.ibar(gnd),
	.o(\B_i[59]~input0 ));
// synopsys translate_off
defparam \B_i[59]~input .bus_hold = "false";
defparam \B_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_io_ibuf \B_i[60]~input (
	.i(B_i[60]),
	.ibar(gnd),
	.o(\B_i[60]~input0 ));
// synopsys translate_off
defparam \B_i[60]~input .bus_hold = "false";
defparam \B_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_io_ibuf \B_i[61]~input (
	.i(B_i[61]),
	.ibar(gnd),
	.o(\B_i[61]~input0 ));
// synopsys translate_off
defparam \B_i[61]~input .bus_hold = "false";
defparam \B_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N0
cycloneive_io_ibuf \B_i[62]~input (
	.i(B_i[62]),
	.ibar(gnd),
	.o(\B_i[62]~input0 ));
// synopsys translate_off
defparam \B_i[62]~input .bus_hold = "false";
defparam \B_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
cycloneive_io_ibuf \B_i[63]~input (
	.i(B_i[63]),
	.ibar(gnd),
	.o(\B_i[63]~input0 ));
// synopsys translate_off
defparam \B_i[63]~input .bus_hold = "false";
defparam \B_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_io_ibuf \C_i[32]~input (
	.i(C_i[32]),
	.ibar(gnd),
	.o(\C_i[32]~input0 ));
// synopsys translate_off
defparam \C_i[32]~input .bus_hold = "false";
defparam \C_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_io_ibuf \C_i[33]~input (
	.i(C_i[33]),
	.ibar(gnd),
	.o(\C_i[33]~input0 ));
// synopsys translate_off
defparam \C_i[33]~input .bus_hold = "false";
defparam \C_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_io_ibuf \C_i[34]~input (
	.i(C_i[34]),
	.ibar(gnd),
	.o(\C_i[34]~input0 ));
// synopsys translate_off
defparam \C_i[34]~input .bus_hold = "false";
defparam \C_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_io_ibuf \C_i[35]~input (
	.i(C_i[35]),
	.ibar(gnd),
	.o(\C_i[35]~input0 ));
// synopsys translate_off
defparam \C_i[35]~input .bus_hold = "false";
defparam \C_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_io_ibuf \C_i[36]~input (
	.i(C_i[36]),
	.ibar(gnd),
	.o(\C_i[36]~input0 ));
// synopsys translate_off
defparam \C_i[36]~input .bus_hold = "false";
defparam \C_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_io_ibuf \C_i[37]~input (
	.i(C_i[37]),
	.ibar(gnd),
	.o(\C_i[37]~input0 ));
// synopsys translate_off
defparam \C_i[37]~input .bus_hold = "false";
defparam \C_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_io_ibuf \C_i[38]~input (
	.i(C_i[38]),
	.ibar(gnd),
	.o(\C_i[38]~input0 ));
// synopsys translate_off
defparam \C_i[38]~input .bus_hold = "false";
defparam \C_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_io_ibuf \C_i[39]~input (
	.i(C_i[39]),
	.ibar(gnd),
	.o(\C_i[39]~input0 ));
// synopsys translate_off
defparam \C_i[39]~input .bus_hold = "false";
defparam \C_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_io_ibuf \C_i[40]~input (
	.i(C_i[40]),
	.ibar(gnd),
	.o(\C_i[40]~input0 ));
// synopsys translate_off
defparam \C_i[40]~input .bus_hold = "false";
defparam \C_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_io_ibuf \C_i[41]~input (
	.i(C_i[41]),
	.ibar(gnd),
	.o(\C_i[41]~input0 ));
// synopsys translate_off
defparam \C_i[41]~input .bus_hold = "false";
defparam \C_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_io_ibuf \C_i[42]~input (
	.i(C_i[42]),
	.ibar(gnd),
	.o(\C_i[42]~input0 ));
// synopsys translate_off
defparam \C_i[42]~input .bus_hold = "false";
defparam \C_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_io_ibuf \C_i[43]~input (
	.i(C_i[43]),
	.ibar(gnd),
	.o(\C_i[43]~input0 ));
// synopsys translate_off
defparam \C_i[43]~input .bus_hold = "false";
defparam \C_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_io_ibuf \C_i[44]~input (
	.i(C_i[44]),
	.ibar(gnd),
	.o(\C_i[44]~input0 ));
// synopsys translate_off
defparam \C_i[44]~input .bus_hold = "false";
defparam \C_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_io_ibuf \C_i[45]~input (
	.i(C_i[45]),
	.ibar(gnd),
	.o(\C_i[45]~input0 ));
// synopsys translate_off
defparam \C_i[45]~input .bus_hold = "false";
defparam \C_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_io_ibuf \C_i[46]~input (
	.i(C_i[46]),
	.ibar(gnd),
	.o(\C_i[46]~input0 ));
// synopsys translate_off
defparam \C_i[46]~input .bus_hold = "false";
defparam \C_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_io_ibuf \C_i[47]~input (
	.i(C_i[47]),
	.ibar(gnd),
	.o(\C_i[47]~input0 ));
// synopsys translate_off
defparam \C_i[47]~input .bus_hold = "false";
defparam \C_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N0
cycloneive_io_ibuf \C_i[48]~input (
	.i(C_i[48]),
	.ibar(gnd),
	.o(\C_i[48]~input0 ));
// synopsys translate_off
defparam \C_i[48]~input .bus_hold = "false";
defparam \C_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_io_ibuf \C_i[49]~input (
	.i(C_i[49]),
	.ibar(gnd),
	.o(\C_i[49]~input0 ));
// synopsys translate_off
defparam \C_i[49]~input .bus_hold = "false";
defparam \C_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_io_ibuf \C_i[50]~input (
	.i(C_i[50]),
	.ibar(gnd),
	.o(\C_i[50]~input0 ));
// synopsys translate_off
defparam \C_i[50]~input .bus_hold = "false";
defparam \C_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N2
cycloneive_io_ibuf \C_i[51]~input (
	.i(C_i[51]),
	.ibar(gnd),
	.o(\C_i[51]~input0 ));
// synopsys translate_off
defparam \C_i[51]~input .bus_hold = "false";
defparam \C_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_io_ibuf \C_i[52]~input (
	.i(C_i[52]),
	.ibar(gnd),
	.o(\C_i[52]~input0 ));
// synopsys translate_off
defparam \C_i[52]~input .bus_hold = "false";
defparam \C_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N2
cycloneive_io_ibuf \C_i[53]~input (
	.i(C_i[53]),
	.ibar(gnd),
	.o(\C_i[53]~input0 ));
// synopsys translate_off
defparam \C_i[53]~input .bus_hold = "false";
defparam \C_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N4
cycloneive_io_ibuf \C_i[54]~input (
	.i(C_i[54]),
	.ibar(gnd),
	.o(\C_i[54]~input0 ));
// synopsys translate_off
defparam \C_i[54]~input .bus_hold = "false";
defparam \C_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N6
cycloneive_io_ibuf \C_i[55]~input (
	.i(C_i[55]),
	.ibar(gnd),
	.o(\C_i[55]~input0 ));
// synopsys translate_off
defparam \C_i[55]~input .bus_hold = "false";
defparam \C_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_io_ibuf \C_i[56]~input (
	.i(C_i[56]),
	.ibar(gnd),
	.o(\C_i[56]~input0 ));
// synopsys translate_off
defparam \C_i[56]~input .bus_hold = "false";
defparam \C_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_io_ibuf \C_i[57]~input (
	.i(C_i[57]),
	.ibar(gnd),
	.o(\C_i[57]~input0 ));
// synopsys translate_off
defparam \C_i[57]~input .bus_hold = "false";
defparam \C_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_io_ibuf \C_i[58]~input (
	.i(C_i[58]),
	.ibar(gnd),
	.o(\C_i[58]~input0 ));
// synopsys translate_off
defparam \C_i[58]~input .bus_hold = "false";
defparam \C_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_io_ibuf \C_i[59]~input (
	.i(C_i[59]),
	.ibar(gnd),
	.o(\C_i[59]~input0 ));
// synopsys translate_off
defparam \C_i[59]~input .bus_hold = "false";
defparam \C_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y2_N0
cycloneive_io_ibuf \C_i[60]~input (
	.i(C_i[60]),
	.ibar(gnd),
	.o(\C_i[60]~input0 ));
// synopsys translate_off
defparam \C_i[60]~input .bus_hold = "false";
defparam \C_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_io_ibuf \C_i[61]~input (
	.i(C_i[61]),
	.ibar(gnd),
	.o(\C_i[61]~input0 ));
// synopsys translate_off
defparam \C_i[61]~input .bus_hold = "false";
defparam \C_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
cycloneive_io_ibuf \C_i[62]~input (
	.i(C_i[62]),
	.ibar(gnd),
	.o(\C_i[62]~input0 ));
// synopsys translate_off
defparam \C_i[62]~input .bus_hold = "false";
defparam \C_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_io_ibuf \C_i[63]~input (
	.i(C_i[63]),
	.ibar(gnd),
	.o(\C_i[63]~input0 ));
// synopsys translate_off
defparam \C_i[63]~input .bus_hold = "false";
defparam \C_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N0
cycloneive_io_ibuf \D_i[32]~input (
	.i(D_i[32]),
	.ibar(gnd),
	.o(\D_i[32]~input0 ));
// synopsys translate_off
defparam \D_i[32]~input .bus_hold = "false";
defparam \D_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_io_ibuf \D_i[33]~input (
	.i(D_i[33]),
	.ibar(gnd),
	.o(\D_i[33]~input0 ));
// synopsys translate_off
defparam \D_i[33]~input .bus_hold = "false";
defparam \D_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_io_ibuf \D_i[34]~input (
	.i(D_i[34]),
	.ibar(gnd),
	.o(\D_i[34]~input0 ));
// synopsys translate_off
defparam \D_i[34]~input .bus_hold = "false";
defparam \D_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_io_ibuf \D_i[35]~input (
	.i(D_i[35]),
	.ibar(gnd),
	.o(\D_i[35]~input0 ));
// synopsys translate_off
defparam \D_i[35]~input .bus_hold = "false";
defparam \D_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_io_ibuf \D_i[36]~input (
	.i(D_i[36]),
	.ibar(gnd),
	.o(\D_i[36]~input0 ));
// synopsys translate_off
defparam \D_i[36]~input .bus_hold = "false";
defparam \D_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_io_ibuf \D_i[37]~input (
	.i(D_i[37]),
	.ibar(gnd),
	.o(\D_i[37]~input0 ));
// synopsys translate_off
defparam \D_i[37]~input .bus_hold = "false";
defparam \D_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_io_ibuf \D_i[38]~input (
	.i(D_i[38]),
	.ibar(gnd),
	.o(\D_i[38]~input0 ));
// synopsys translate_off
defparam \D_i[38]~input .bus_hold = "false";
defparam \D_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_io_ibuf \D_i[39]~input (
	.i(D_i[39]),
	.ibar(gnd),
	.o(\D_i[39]~input0 ));
// synopsys translate_off
defparam \D_i[39]~input .bus_hold = "false";
defparam \D_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_io_ibuf \D_i[40]~input (
	.i(D_i[40]),
	.ibar(gnd),
	.o(\D_i[40]~input0 ));
// synopsys translate_off
defparam \D_i[40]~input .bus_hold = "false";
defparam \D_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_io_ibuf \D_i[41]~input (
	.i(D_i[41]),
	.ibar(gnd),
	.o(\D_i[41]~input0 ));
// synopsys translate_off
defparam \D_i[41]~input .bus_hold = "false";
defparam \D_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_io_ibuf \D_i[42]~input (
	.i(D_i[42]),
	.ibar(gnd),
	.o(\D_i[42]~input0 ));
// synopsys translate_off
defparam \D_i[42]~input .bus_hold = "false";
defparam \D_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_io_ibuf \D_i[43]~input (
	.i(D_i[43]),
	.ibar(gnd),
	.o(\D_i[43]~input0 ));
// synopsys translate_off
defparam \D_i[43]~input .bus_hold = "false";
defparam \D_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_io_ibuf \D_i[44]~input (
	.i(D_i[44]),
	.ibar(gnd),
	.o(\D_i[44]~input0 ));
// synopsys translate_off
defparam \D_i[44]~input .bus_hold = "false";
defparam \D_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_io_ibuf \D_i[45]~input (
	.i(D_i[45]),
	.ibar(gnd),
	.o(\D_i[45]~input0 ));
// synopsys translate_off
defparam \D_i[45]~input .bus_hold = "false";
defparam \D_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_io_ibuf \D_i[46]~input (
	.i(D_i[46]),
	.ibar(gnd),
	.o(\D_i[46]~input0 ));
// synopsys translate_off
defparam \D_i[46]~input .bus_hold = "false";
defparam \D_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N0
cycloneive_io_ibuf \D_i[47]~input (
	.i(D_i[47]),
	.ibar(gnd),
	.o(\D_i[47]~input0 ));
// synopsys translate_off
defparam \D_i[47]~input .bus_hold = "false";
defparam \D_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_io_ibuf \D_i[48]~input (
	.i(D_i[48]),
	.ibar(gnd),
	.o(\D_i[48]~input0 ));
// synopsys translate_off
defparam \D_i[48]~input .bus_hold = "false";
defparam \D_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N0
cycloneive_io_ibuf \D_i[49]~input (
	.i(D_i[49]),
	.ibar(gnd),
	.o(\D_i[49]~input0 ));
// synopsys translate_off
defparam \D_i[49]~input .bus_hold = "false";
defparam \D_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N0
cycloneive_io_ibuf \D_i[50]~input (
	.i(D_i[50]),
	.ibar(gnd),
	.o(\D_i[50]~input0 ));
// synopsys translate_off
defparam \D_i[50]~input .bus_hold = "false";
defparam \D_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_io_ibuf \D_i[51]~input (
	.i(D_i[51]),
	.ibar(gnd),
	.o(\D_i[51]~input0 ));
// synopsys translate_off
defparam \D_i[51]~input .bus_hold = "false";
defparam \D_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_io_ibuf \D_i[52]~input (
	.i(D_i[52]),
	.ibar(gnd),
	.o(\D_i[52]~input0 ));
// synopsys translate_off
defparam \D_i[52]~input .bus_hold = "false";
defparam \D_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_io_ibuf \D_i[53]~input (
	.i(D_i[53]),
	.ibar(gnd),
	.o(\D_i[53]~input0 ));
// synopsys translate_off
defparam \D_i[53]~input .bus_hold = "false";
defparam \D_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_io_ibuf \D_i[54]~input (
	.i(D_i[54]),
	.ibar(gnd),
	.o(\D_i[54]~input0 ));
// synopsys translate_off
defparam \D_i[54]~input .bus_hold = "false";
defparam \D_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_io_ibuf \D_i[55]~input (
	.i(D_i[55]),
	.ibar(gnd),
	.o(\D_i[55]~input0 ));
// synopsys translate_off
defparam \D_i[55]~input .bus_hold = "false";
defparam \D_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_io_ibuf \D_i[56]~input (
	.i(D_i[56]),
	.ibar(gnd),
	.o(\D_i[56]~input0 ));
// synopsys translate_off
defparam \D_i[56]~input .bus_hold = "false";
defparam \D_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_io_ibuf \D_i[57]~input (
	.i(D_i[57]),
	.ibar(gnd),
	.o(\D_i[57]~input0 ));
// synopsys translate_off
defparam \D_i[57]~input .bus_hold = "false";
defparam \D_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_io_ibuf \D_i[58]~input (
	.i(D_i[58]),
	.ibar(gnd),
	.o(\D_i[58]~input0 ));
// synopsys translate_off
defparam \D_i[58]~input .bus_hold = "false";
defparam \D_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_io_ibuf \D_i[59]~input (
	.i(D_i[59]),
	.ibar(gnd),
	.o(\D_i[59]~input0 ));
// synopsys translate_off
defparam \D_i[59]~input .bus_hold = "false";
defparam \D_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneive_io_ibuf \D_i[60]~input (
	.i(D_i[60]),
	.ibar(gnd),
	.o(\D_i[60]~input0 ));
// synopsys translate_off
defparam \D_i[60]~input .bus_hold = "false";
defparam \D_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_io_ibuf \D_i[61]~input (
	.i(D_i[61]),
	.ibar(gnd),
	.o(\D_i[61]~input0 ));
// synopsys translate_off
defparam \D_i[61]~input .bus_hold = "false";
defparam \D_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneive_io_ibuf \D_i[62]~input (
	.i(D_i[62]),
	.ibar(gnd),
	.o(\D_i[62]~input0 ));
// synopsys translate_off
defparam \D_i[62]~input .bus_hold = "false";
defparam \D_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_io_ibuf \D_i[63]~input (
	.i(D_i[63]),
	.ibar(gnd),
	.o(\D_i[63]~input0 ));
// synopsys translate_off
defparam \D_i[63]~input .bus_hold = "false";
defparam \D_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
