# vhdl-four-bit-adder-multiregister-system
A hardware-based 4-bit adder system with multiple registers, debounced button inputs, clock division, and seven-segment display output built using VHDL on the Basys3 FPGA board, with interactive input handling (switches/buttons) and real-time output display (LEDs/seven segment).
