set_min_delay 10 -rise_from port2 -fall_from clk2 -fall_through * -to clk* -ignore_clock_latency -reset_path
