m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/Simucam_USB_3.0_Development/Hardware_FTDI_v2/Hardware_Project/Avalon/FTDI/model
Eavalon_buffer_l_stimuli
Z0 w1546003605
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VGBQMag0M>1dL24Z0GoiV;3
!s100 FOHiGj>FWLifjlfiMeC9O0
Z7 OV;C;10.5b;63
32
Z8 !s110 1546025337
!i10b 1
Z9 !s108 1546025337.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 GBQMag0M>1dL24Z0GoiV;3
l57
L20
Vj[fo1C[5lVB7>X4S^@bH?3
!s100 ;k0LB1N8=l<PdaR>UZ2Ya1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
Z15 w1546005536
R1
R2
R3
R4
Z16 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z17 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VOMzeC^Nd?D7J=RaQ7=c>`2
!s100 f`WK0]II6?1^e_[ZFOA@z1
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z19 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z20 DEx4 work 23 avalon_buffer_r_stimuli 0 22 OMzeC^Nd?D7J=RaQ7=c>`2
l58
L20
V94NVY>=Gd1DHQ0cM]XEE60
!s100 ]G3aF:LB8:R;NhE[YRSPO2
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
Z21 w1544719835
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V6<Ofg`YoP1i0AZ]W`MjnM0
!s100 kAaWo0VY:1VQ=ZfjiIcoS3
R7
32
Z22 !s110 1546025332
!i10b 1
Z23 !s108 1546025332.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
R21
Z24 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 B>LgijYRY74JVFbK4kZE11
Z25 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 6<Ofg`YoP1i0AZ]W`MjnM0
R1
R2
R3
R4
Z26 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z27 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L8
VZ9`i`nWke>_jdn:BJ9bEW1
!s100 imIQaY@zfCQDgD_>dec8Q0
R7
32
R22
!i10b 1
R23
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z29 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R24
R25
R1
R2
R3
Z30 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 Z9`i`nWke>_jdn:BJ9bEW1
l23
L19
VahUeM?PAN48f:k;z3iC?B0
!s100 V6nKNo^c0YFkE3>4CbDfF1
R7
32
R22
!i10b 1
R23
R28
R29
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
R21
R4
Z31 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z32 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
VB>LgijYRY74JVFbK4kZE11
!s100 NflOUaXJZklj69f_CeU;?1
R7
32
R22
!i10b 1
R23
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z34 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R24
R1
R2
R3
l0
L129
V?OAHOY`fhhUBfkN^lGIR20
!s100 3NL5CJdVE1EEkLlJ]Nl5z1
R7
32
R22
!i10b 1
R23
R33
R34
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
Z35 w1546031463
R24
R25
R1
R2
R3
R4
Z36 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z37 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L8
VcXbezF=EF<<TJSPQe]]:b3
!s100 gYULFP=LMU;mR6@=eOEZ03
R7
32
Z38 !s110 1546031466
!i10b 1
Z39 !s108 1546031466.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z41 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R24
R25
R1
R2
R3
Z42 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 cXbezF=EF<<TJSPQe]]:b3
l22
L18
VbI0:M>YTETLWiobFBj5Aj3
!s100 ^kR]9L_S83IN0>0gC`O[K3
R7
32
R38
!i10b 1
R39
R40
R41
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
R21
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VYhNMhRhV4lTdUdT2ifiNO3
!s100 TY?l7GJ8MXAJkhW]9iF6?0
R7
32
Z43 !s110 1546025333
!i10b 1
Z44 !s108 1546025333.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
R21
Z45 DPx4 work 23 avalon_mm_windowing_pkg 0 22 YhNMhRhV4lTdUdT2ifiNO3
R1
R2
R3
R4
Z46 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z47 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L7
V`c>i2IT^@i50JG7nI758_3
!s100 l:_n9JIYhG^>=8z3TRm:<2
R7
32
R43
!i10b 1
R44
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z49 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R45
R1
R2
R3
Z50 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 `c>i2IT^@i50JG7nI758_3
l25
L20
VXX[mgB>_F^?5?QQPdaj@?1
!s100 f=dI9D7PdZ<@ZomeFR93G1
R7
32
R43
!i10b 1
R44
R48
R49
!i113 1
R12
R13
Eavalon_stimuli
Z51 w1544629597
R1
R2
R3
Z52 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development
Z53 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
Z54 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
l0
L5
V8oHc5Hzlf:nnbc=jF<KZ83
!s100 IHJ55O0nO4c2NBiR]J2I:2
R7
32
Z55 !s110 1544632060
!i10b 1
Z56 !s108 1544632060.000000
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
Z58 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 avalon_stimuli 0 22 8oHc5Hzlf:nnbc=jF<KZ83
l14
L12
VhVL:XHzN?PXj=>aQK9a>33
!s100 ^]URz9zORP^664aDlU0E30
R7
32
R55
!i10b 1
R56
R57
R58
!i113 1
R12
R13
Ecomm_v1_01_top
Z59 w1546017866
Z60 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z61 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R24
R25
R45
R1
R2
R3
R4
Z62 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd
Z63 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd
l0
L20
Vm:0F[bZj]`g@oQZHk=eRJ2
!s100 :4lBUk4gFPb5ZW9AC;<9Q0
R7
32
Z64 !s110 1546025336
!i10b 1
Z65 !s108 1546025336.000000
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd|
Z67 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/comm_v1_01_top.vhd|
!i113 1
R12
R13
Artl
Z68 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z69 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
Z70 DEx4 work 19 data_controller_ent 0 22 Z@>e5eiIeoX3]4VN;XVC`3
Z71 DPx4 work 18 windowing_fifo_pkg 0 22 ?kea1T2[W`L2efh1T3T943
Z72 DEx4 work 20 windowing_buffer_ent 0 22 cFQh;@W3L0?C1Fh9iSW0n1
R50
R42
R30
R60
R61
R24
R25
R45
R1
R2
R3
Z73 DEx4 work 14 comm_v1_01_top 0 22 m:0F[bZj]`g@oQZHk=eRJ2
l122
L47
Ve_7]TLDe9c4OkH2;Gjgia0
!s100 cLLThk4z<29B>NKAKVd`k3
R7
32
R64
!i10b 1
R65
R66
R67
!i113 1
R12
R13
Econfig_avalon_stimuli
Z74 w1546032218
R24
R1
R2
R3
R4
Z75 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
Z76 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
Z77 !s110 1546032219
!i10b 1
Z78 !s108 1546032219.000000
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
Z80 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R24
R1
R2
R3
Z81 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l41
L24
VolWW;hDf78_i6^enV9ejH0
!s100 NNB=d`BUkOeG=5JFV2jJF1
R7
32
R77
!i10b 1
R78
R79
R80
!i113 1
R12
R13
Edata_controller_ent
Z82 w1546006950
R1
R2
R3
R4
Z83 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd
Z84 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VZ@>e5eiIeoX3]4VN;XVC`3
!s100 GkFZlYc0A8X7[5PKz]Ga`0
R7
32
Z85 !s110 1546025334
!i10b 1
Z86 !s108 1546025334.000000
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd|
Z88 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R70
l60
L30
VWJS`bJ`ffe3m<LB7:]]1?0
!s100 C>LhTKZZzOAQM^DEJ;H]11
R7
32
R85
!i10b 1
R86
R87
R88
!i113 1
R12
R13
Pdata_controller_pkg
R1
R2
R3
R21
R4
Z89 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd
Z90 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd
l0
L5
VRga=V477L<ec3>FiHG<iV2
!s100 BH3=IZ^m:VHFjN;A3jPn70
R7
32
R85
!i10b 1
R86
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd|
Z92 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/DATA_CONTROLLER/data_controller_pkg.vhd|
!i113 1
R12
R13
Bbody
DPx4 work 19 data_controller_pkg 0 22 Rga=V477L<ec3>FiHG<iV2
R1
R2
R3
l0
L55
VJ^F0dni9c99@XZWhA^V4k1
!s100 O6MkVjI@HHZdLN3n_o__A0
R7
32
R85
!i10b 1
R86
R91
R92
!i113 1
R12
R13
Espw_clk_synchronization_ent
Z93 w1546032106
R60
R61
R1
R2
R3
R4
Z94 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z95 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
Z96 !s110 1546032113
!i10b 1
Z97 !s108 1546032113.000000
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z99 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z100 DEx4 work 20 spw_timecode_sc_fifo 0 22 AAL]KSFFP9GjmFTe15RaV2
Z101 DEx4 work 16 spw_data_sc_fifo 0 22 PVAjK:^<@=h;aROE7eUJE0
R60
R61
R1
R2
R3
R69
l89
L33
V0W9LmU0<K@Pmajb?Ld:CG3
!s100 mMgYgz[538RmH3X2TffES3
R7
32
R96
!i10b 1
R97
R98
R99
!i113 1
R12
R13
Espw_codec_ent
Z102 w1546017021
R61
R60
R1
R2
R3
R4
Z103 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd
Z104 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
R64
!i10b 1
R65
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd|
Z106 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z107 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R61
R60
R1
R2
R3
R68
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R64
!i10b 1
R65
R105
R106
!i113 1
R12
R13
Pspw_codec_pkg
R60
R1
R2
R3
w1546017312
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R64
!i10b 1
R65
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_sc_fifo
Z108 w1546019592
R2
R3
R4
Z109 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_sc_fifo/spw_data_sc_fifo.vhd
Z110 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_sc_fifo/spw_data_sc_fifo.vhd
l0
L43
VPVAjK:^<@=h;aROE7eUJE0
!s100 Y`2S0PNoBDiX5C;ef[E831
R7
32
R64
!i10b 1
R65
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_sc_fifo/spw_data_sc_fifo.vhd|
Z112 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_sc_fifo/spw_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R101
l102
L61
VN@m=eo93C<:Ljag<]I]0U1
!s100 >@1S9c7ABfz>T<fUGeaa22
R7
32
R64
!i10b 1
R65
R111
R112
!i113 1
R12
R13
Espw_timecode_sc_fifo
Z113 w1546019651
R2
R3
R4
Z114 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_sc_fifo/spw_timecode_sc_fifo.vhd
Z115 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_sc_fifo/spw_timecode_sc_fifo.vhd
l0
L43
VAAL]KSFFP9GjmFTe15RaV2
!s100 ]h]oCCDke]96g4QR15WT01
R7
32
R64
!i10b 1
R65
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_sc_fifo/spw_timecode_sc_fifo.vhd|
Z117 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_sc_fifo/spw_timecode_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R100
l102
L61
V5ZMOhbGKS=aOBGel6laN=0
!s100 kBIf<YfW70DnZPfnKK<=S1
R7
32
R64
!i10b 1
R65
R116
R117
!i113 1
R12
R13
Espwlink
R21
R60
R1
R2
R3
R4
Z118 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z119 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R64
!i10b 1
Z120 !s108 1546025335.000000
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z122 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R60
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R64
!i10b 1
R120
R121
R122
!i113 1
R12
R13
Pspwpkg
R2
R3
R21
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R85
!i10b 1
R86
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R21
R1
R2
R3
R4
Z123 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z124 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
Z125 !s110 1546025335
!i10b 1
R86
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z127 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R125
!i10b 1
R86
R126
R127
!i113 1
R12
R13
Espwrecv
R21
R60
R1
R2
R3
R4
Z128 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z129 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R125
!i10b 1
R120
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z131 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R60
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R125
!i10b 1
R120
R130
R131
!i113 1
R12
R13
Espwrecvfront_fast
R21
R60
R1
R2
R3
R4
Z132 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z133 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R125
!i10b 1
R120
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z135 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R60
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R125
!i10b 1
R120
R134
R135
!i113 1
R12
R13
Espwrecvfront_generic
R21
R1
R2
R3
R4
Z136 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z137 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R125
!i10b 1
R120
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z139 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R125
!i10b 1
R120
R138
R139
!i113 1
R12
R13
Espwstream
R21
R60
R1
R2
R3
R4
Z140 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z141 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R125
!i10b 1
R120
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z143 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R60
R1
R2
R3
R107
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R125
!i10b 1
R120
R142
R143
!i113 1
R12
R13
Espwxmit
R21
R60
R1
R2
R3
R4
Z144 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z145 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R125
!i10b 1
R120
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z147 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R60
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R125
!i10b 1
R120
R146
R147
!i113 1
R12
R13
Espwxmit_fast
Z148 w1546013774
R60
R1
R2
R3
R4
Z149 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z150 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R64
!i10b 1
R65
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z152 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R60
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R64
!i10b 1
R65
R151
R152
!i113 1
R12
R13
Estreamtest
R21
R60
R1
R2
R3
R4
Z153 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z154 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R125
!i10b 1
R120
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z156 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R60
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R125
!i10b 1
R120
R155
R156
!i113 1
R12
R13
Esyncdff
R21
R2
R3
R4
Z157 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z158 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R85
!i10b 1
R86
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z160 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R85
!i10b 1
R86
R159
R160
!i113 1
R12
R13
Etestbench_top
Z161 w1546016032
R1
R2
R3
R4
Z162 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
Z163 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R8
!i10b 1
R9
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
Z165 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R60
R61
R25
R45
R73
R14
R20
R24
R81
R1
R2
R3
DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l49
L8
VXdblAlAjlZW`I:54BWJI@3
!s100 4kSKo;M2fzeU@co>Y_S?63
R7
32
R8
!i10b 1
R9
R164
R165
!i113 1
R12
R13
Ewindowing_buffer_ent
Z166 w1545942593
R71
R1
R2
R3
R4
Z167 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z168 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L8
VcFQh;@W3L0?C1Fh9iSW0n1
!s100 _cB:D`BD7KdHfj4l6<Bdf1
R7
32
R85
!i10b 1
R86
Z169 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z170 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z171 DEx4 work 23 windowing_mask_fifo_ent 0 22 D;3W4jJ_F8S`LSYW9>@hL3
Z172 DEx4 work 23 windowing_data_fifo_ent 0 22 aU2B`Z55COCGN2hGE=enM1
R71
R1
R2
R3
R72
l69
L25
VFVOom84JK^0H^^fUSWf5]3
!s100 J6@A[HTQHCQb8ZEhLoM4N1
R7
32
R85
!i10b 1
R86
R169
R170
!i113 1
R12
R13
Ewindowing_data_fifo_ent
R21
R71
R1
R2
R3
R4
Z173 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z174 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VaU2B`Z55COCGN2hGE=enM1
!s100 c5;m@K;b]1aHF5L3TCXo70
R7
32
R85
!i10b 1
R86
Z175 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z176 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z177 DEx4 work 22 windowing_data_sc_fifo 0 22 eJQCLm]]J7hF@=P?W[lDa3
R71
R1
R2
R3
R172
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R85
!i10b 1
R86
R175
R176
!i113 1
R12
R13
Ewindowing_data_sc_fifo
R21
R2
R3
R4
Z178 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z179 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L43
VeJQCLm]]J7hF@=P?W[lDa3
!s100 jA1gS4a[RPagEhOD@[X7:1
R7
32
R43
!i10b 1
R44
Z180 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z181 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R177
l96
L60
ViIGS0XRPIk[[fQ6<z`A[C0
!s100 ?V><2>5:8WR7dhLg2NU[=3
R7
32
R43
!i10b 1
R44
R180
R181
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
R21
R4
Z182 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z183 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V?kea1T2[W`L2efh1T3T943
!s100 AW`PTQW;[m>mXjZ:?DN7M1
R7
32
R85
!i10b 1
R44
Z184 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z185 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R71
R1
R2
R3
l0
L73
VL<CXnKeFJi]BR1oQ59UI;1
!s100 of_SO5Qk6A91_Qc=mKJ5Y0
R7
32
R85
!i10b 1
R44
R184
R185
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R21
R71
R1
R2
R3
R4
Z186 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z187 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VD;3W4jJ_F8S`LSYW9>@hL3
!s100 Eg9HMNDl4ch4WmCM?;zgQ1
R7
32
R85
!i10b 1
R86
Z188 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z189 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z190 DEx4 work 22 windowing_mask_sc_fifo 0 22 4@bjVhb@O3DXTkK>1l9c^3
R71
R1
R2
R3
R171
l24
L18
V>6L^[Mf[0@GJzMMm]zb>T1
!s100 `@=fdhR3KUB_5m:zL:[o42
R7
32
R85
!i10b 1
R86
R188
R189
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
R21
R2
R3
R4
Z191 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z192 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L43
V4@bjVhb@O3DXTkK>1l9c^3
!s100 >ZUH4Y>O9:`24gIIPWWF63
R7
32
R43
!i10b 1
R44
Z193 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z194 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Communications_Module_v1_1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R190
l96
L60
V=P>Q8hdEC8mf@l9eCWHOc3
!s100 m@aBfjK7D^4ZHXzE;OlVB2
R7
32
R43
!i10b 1
R44
R193
R194
!i113 1
R12
R13
