self exe links to: /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu
self exe links to: /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu "
self exe links to: /home/ubuntu/LAB2/apps/BFS_OC/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x6380ecf69fa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x6380ecf69dbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 109405551829600
gpu_sim_cycle = 5490
gpu_sim_insn = 1245360
gpu_ipc =     226.8415
gpu_tot_sim_cycle = 5490
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     226.8415
gpu_tot_issued_cta = 128
gpu_occupancy = 55.8161% 
gpu_tot_occupancy = 55.8161% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1095
partiton_level_parallism_total  =       0.1095
partiton_level_parallism_util =       1.2117
partiton_level_parallism_util_total  =       1.2117
L2_BW  =      13.5403 GB/Sec
L2_BW_total  =      13.5403 GB/Sec
gpu_total_sim_rate=155670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1360
	L1I_total_cache_miss_rate = 0.0601
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4746
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 465
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1314
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4746
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 4746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15963	W0_Idle:19709	W0_Scoreboard:18217	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 386 
max_icnt2mem_latency = 44 
maxmrqlatency = 31 
max_icnt2sh_latency = 23 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	1 	1 	4 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2101 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	29 	26 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1972 	128 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       592         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1334         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2129         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386         0         0       172       145       146       135       172         0         0         0         0       135         0         0       172
dram[1]:          0         0         0         0       153       139       133       133         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       144       271       135       135         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       138       144       132       132         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       146       149       172       135         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       139       148       132       133       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5051 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005521
n_activity=208 dram_eff=0.1346
bk0: 14a 4970i bk1: 0a 5069i bk2: 0a 5069i bk3: 0a 5070i bk4: 0a 5070i bk5: 0a 5072i bk6: 0a 5072i bk7: 0a 5072i bk8: 0a 5072i bk9: 0a 5072i bk10: 0a 5072i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5074i bk14: 0a 5074i bk15: 0a 5075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005521 
total_CMD = 5072 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 4951 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5051 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.001380 
CoL_Bus_Util = 0.002760 
Either_Row_CoL_Bus_Util = 0.004140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0378549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5063 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003155
n_activity=61 dram_eff=0.2623
bk0: 8a 5048i bk1: 0a 5072i bk2: 0a 5072i bk3: 0a 5072i bk4: 0a 5072i bk5: 0a 5072i bk6: 0a 5072i bk7: 0a 5072i bk8: 0a 5072i bk9: 0a 5072i bk10: 0a 5072i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5072i bk14: 0a 5072i bk15: 0a 5072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003155 
total_CMD = 5072 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5063 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.001577 
Either_Row_CoL_Bus_Util = 0.001774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00946372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5067 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001577
n_activity=40 dram_eff=0.2
bk0: 0a 5072i bk1: 0a 5073i bk2: 0a 5073i bk3: 0a 5073i bk4: 0a 5073i bk5: 4a 5054i bk6: 0a 5071i bk7: 0a 5071i bk8: 0a 5071i bk9: 0a 5071i bk10: 0a 5071i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5072i bk14: 0a 5072i bk15: 0a 5072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001577 
total_CMD = 5072 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5049 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5067 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.000789 
Either_Row_CoL_Bus_Util = 0.000986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00828076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5072 n_act=0 n_pre=0 n_ref_event=4567177155082382276 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5072i bk1: 0a 5072i bk2: 0a 5072i bk3: 0a 5072i bk4: 0a 5072i bk5: 0a 5072i bk6: 0a 5072i bk7: 0a 5072i bk8: 0a 5072i bk9: 0a 5072i bk10: 0a 5072i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5072i bk14: 0a 5072i bk15: 0a 5072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 102.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 5072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4567177155082382276 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5072i bk1: 0a 5072i bk2: 0a 5072i bk3: 0a 5072i bk4: 0a 5072i bk5: 0a 5072i bk6: 0a 5072i bk7: 0a 5072i bk8: 0a 5072i bk9: 0a 5072i bk10: 0a 5072i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5072i bk14: 0a 5072i bk15: 0a 5072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5072 n_nop=5072 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5072i bk1: 0a 5072i bk2: 0a 5072i bk3: 0a 5072i bk4: 0a 5072i bk5: 0a 5072i bk6: 0a 5072i bk7: 0a 5072i bk8: 0a 5072i bk9: 0a 5072i bk10: 0a 5072i bk11: 0a 5072i bk12: 0a 5072i bk13: 0a 5072i bk14: 0a 5072i bk15: 0a 5072i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 5072 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5072 
n_nop = 5072 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 617
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 245
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 372
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 245
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 372
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35192
	minimum = 5
	maximum = 21
Network latency average = 5.35192
	minimum = 5
	maximum = 21
Slowest packet = 713
Flit latency average = 5.35192
	minimum = 5
	maximum = 21
Slowest flit = 713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0197261
	minimum = 0.00655738 (at node 8)
	maximum = 0.0601093 (at node 15)
Accepted packet rate average = 0.0197261
	minimum = 0.00765027 (at node 18)
	maximum = 0.0318761 (at node 0)
Injected flit rate average = 0.0197261
	minimum = 0.00655738 (at node 8)
	maximum = 0.0601093 (at node 15)
Accepted flit rate average= 0.0197261
	minimum = 0.00765027 (at node 18)
	maximum = 0.0318761 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.35192 (1 samples)
	minimum = 5 (1 samples)
	maximum = 21 (1 samples)
Network latency average = 5.35192 (1 samples)
	minimum = 5 (1 samples)
	maximum = 21 (1 samples)
Flit latency average = 5.35192 (1 samples)
	minimum = 5 (1 samples)
	maximum = 21 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0197261 (1 samples)
	minimum = 0.00655738 (1 samples)
	maximum = 0.0601093 (1 samples)
Accepted packet rate average = 0.0197261 (1 samples)
	minimum = 0.00765027 (1 samples)
	maximum = 0.0318761 (1 samples)
Injected flit rate average = 0.0197261 (1 samples)
	minimum = 0.00655738 (1 samples)
	maximum = 0.0601093 (1 samples)
Accepted flit rate average = 0.0197261 (1 samples)
	minimum = 0.00765027 (1 samples)
	maximum = 0.0318761 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 155670 (inst/sec)
gpgpu_simulation_rate = 686 (cycle/sec)
gpgpu_silicon_slowdown = 1457725x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 309
gpu_sim_cycle = 2438
gpu_sim_insn = 1114192
gpu_ipc =     457.0107
gpu_tot_sim_cycle = 7928
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     297.6226
gpu_tot_issued_cta = 256
gpu_occupancy = 87.2410% 
gpu_tot_occupancy = 68.6512% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2354
partiton_level_parallism_total  =       0.1482
partiton_level_parallism_util =       1.3380
partiton_level_parallism_util_total  =       1.2703
L2_BW  =      28.8761 GB/Sec
L2_BW_total  =      18.2563 GB/Sec
gpu_total_sim_rate=157303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2320
	L1I_total_cache_miss_rate = 0.0538
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 287, Miss = 86, Miss_rate = 0.300, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[11]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[12]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6061
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 930
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6061
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 147, 136, 136, 136, 136, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 4746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21945	W0_Idle:32081	W0_Scoreboard:28537	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 386 
max_icnt2mem_latency = 44 
maxmrqlatency = 31 
max_icnt2sh_latency = 44 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:12 	1 	3 	5 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4181 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44 	41 	6 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3523 	425 	242 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       592         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1334         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2129         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386         0         0       172       145       146       135       172       173       155       135       132       172         0         0       172
dram[1]:          0         0         0         0       172       139       133       175       154       163       172       132         0         0         0         0
dram[2]:          0       172         0         0       144       271       135       135       153       172       134       172         0       132         0         0
dram[3]:          0         0         0         0       138       144       132       132       149       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       146       149       172       135       172       161       132       132         0         0       172         0
dram[5]:        172         0       172         0       139       148       172       133       172       177       132       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7303 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003823
n_activity=208 dram_eff=0.1346
bk0: 14a 7222i bk1: 0a 7321i bk2: 0a 7321i bk3: 0a 7322i bk4: 0a 7322i bk5: 0a 7324i bk6: 0a 7324i bk7: 0a 7324i bk8: 0a 7324i bk9: 0a 7324i bk10: 0a 7324i bk11: 0a 7324i bk12: 0a 7324i bk13: 0a 7326i bk14: 0a 7326i bk15: 0a 7327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003823 
total_CMD = 7324 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 7203 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7303 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000956 
CoL_Bus_Util = 0.001912 
Either_Row_CoL_Bus_Util = 0.002867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0262152
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7315 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002185
n_activity=61 dram_eff=0.2623
bk0: 8a 7300i bk1: 0a 7324i bk2: 0a 7324i bk3: 0a 7324i bk4: 0a 7324i bk5: 0a 7324i bk6: 0a 7324i bk7: 0a 7324i bk8: 0a 7324i bk9: 0a 7324i bk10: 0a 7324i bk11: 0a 7324i bk12: 0a 7324i bk13: 0a 7324i bk14: 0a 7324i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 7324 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7290 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7315 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.001229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0065538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7310 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003277
n_activity=101 dram_eff=0.2376
bk0: 8a 7300i bk1: 0a 7324i bk2: 0a 7324i bk3: 0a 7324i bk4: 0a 7324i bk5: 4a 7305i bk6: 0a 7322i bk7: 0a 7322i bk8: 0a 7323i bk9: 0a 7323i bk10: 0a 7324i bk11: 0a 7325i bk12: 0a 7325i bk13: 0a 7325i bk14: 0a 7325i bk15: 0a 7325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003277 
total_CMD = 7324 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 7267 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7310 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.001638 
Either_Row_CoL_Bus_Util = 0.001912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7324 n_act=0 n_pre=0 n_ref_event=4567177155082382276 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7324i bk1: 0a 7324i bk2: 0a 7324i bk3: 0a 7324i bk4: 0a 7324i bk5: 0a 7324i bk6: 0a 7324i bk7: 0a 7324i bk8: 0a 7324i bk9: 0a 7324i bk10: 0a 7324i bk11: 0a 7324i bk12: 0a 7324i bk13: 0a 7324i bk14: 0a 7324i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 102.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7324 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7324 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7324 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4567177155082382276 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7324 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7324i bk1: 0a 7324i bk2: 0a 7324i bk3: 0a 7324i bk4: 0a 7324i bk5: 0a 7324i bk6: 0a 7324i bk7: 0a 7324i bk8: 0a 7324i bk9: 0a 7324i bk10: 0a 7324i bk11: 0a 7324i bk12: 0a 7324i bk13: 0a 7324i bk14: 0a 7324i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7324 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7324 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7324 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7324 n_nop=7324 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7324i bk1: 0a 7324i bk2: 0a 7324i bk3: 0a 7324i bk4: 0a 7324i bk5: 0a 7324i bk6: 0a 7324i bk7: 0a 7324i bk8: 0a 7324i bk9: 0a 7324i bk10: 0a 7324i bk11: 0a 7324i bk12: 0a 7324i bk13: 0a 7324i bk14: 0a 7324i bk15: 0a 7324i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7324 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7324 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7324 
n_nop = 7324 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 226
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.73035
	minimum = 5
	maximum = 42
Network latency average = 6.73035
	minimum = 5
	maximum = 42
Slowest packet = 3804
Flit latency average = 6.73035
	minimum = 5
	maximum = 42
Slowest flit = 3804
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421414
	minimum = 0.0139459 (at node 1)
	maximum = 0.121411 (at node 19)
Accepted packet rate average = 0.0421414
	minimum = 0.0172272 (at node 16)
	maximum = 0.0656276 (at node 14)
Injected flit rate average = 0.0421414
	minimum = 0.0139459 (at node 1)
	maximum = 0.121411 (at node 19)
Accepted flit rate average= 0.0421414
	minimum = 0.0172272 (at node 16)
	maximum = 0.0656276 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.04113 (2 samples)
	minimum = 5 (2 samples)
	maximum = 31.5 (2 samples)
Network latency average = 6.04113 (2 samples)
	minimum = 5 (2 samples)
	maximum = 31.5 (2 samples)
Flit latency average = 6.04113 (2 samples)
	minimum = 5 (2 samples)
	maximum = 31.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0309338 (2 samples)
	minimum = 0.0102516 (2 samples)
	maximum = 0.0907601 (2 samples)
Accepted packet rate average = 0.0309338 (2 samples)
	minimum = 0.0124388 (2 samples)
	maximum = 0.0487519 (2 samples)
Injected flit rate average = 0.0309338 (2 samples)
	minimum = 0.0102516 (2 samples)
	maximum = 0.0907601 (2 samples)
Accepted flit rate average = 0.0309338 (2 samples)
	minimum = 0.0124388 (2 samples)
	maximum = 0.0487519 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 157303 (inst/sec)
gpgpu_simulation_rate = 528 (cycle/sec)
gpgpu_silicon_slowdown = 1893939x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 133493233618144
gpu_sim_cycle = 6121
gpu_sim_insn = 1246360
gpu_ipc =     203.6203
gpu_tot_sim_cycle = 14049
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     256.6668
gpu_tot_issued_cta = 384
gpu_occupancy = 30.4940% 
gpu_tot_occupancy = 53.3412% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1153
partiton_level_parallism_total  =       0.1339
partiton_level_parallism_util =       1.2836
partiton_level_parallism_util_total  =       1.2753
L2_BW  =      13.1325 GB/Sec
L2_BW_total  =      16.0239 GB/Sec
gpu_total_sim_rate=133552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2327
	L1I_total_cache_miss_rate = 0.0351
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 425, Miss = 127, Miss_rate = 0.299, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[1]: Access = 470, Miss = 130, Miss_rate = 0.277, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[2]: Access = 459, Miss = 130, Miss_rate = 0.283, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[3]: Access = 419, Miss = 117, Miss_rate = 0.279, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[4]: Access = 449, Miss = 120, Miss_rate = 0.267, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[7]: Access = 479, Miss = 131, Miss_rate = 0.273, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[8]: Access = 451, Miss = 126, Miss_rate = 0.279, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[9]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[10]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[11]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 435, Miss = 121, Miss_rate = 0.278, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[13]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 424, Miss = 110, Miss_rate = 0.259, Pending_hits = 312, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2320
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23176

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
361, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 269, 187, 176, 176, 176, 176, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 4746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28483	W0_Idle:55787	W0_Scoreboard:63735	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 31 
max_icnt2sh_latency = 44 
averagemflatency = 135 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	3 	3 	22 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6605 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51 	41 	6 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5994 	438 	242 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       592         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1334         0         0         0         0         0         0      2020      2004         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2129         0      2830         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1354         0         0      2432         0         0         0      1607         0         0      1649         0      1387         0 
dram[4]:         0         0      2345         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386         0       172       172       172       146       270       270       173       155       135       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       270       271       172       172       272         0       172         0       172
dram[2]:          0       172         0       270       172       271       172       270       172       172       172       172       132       132       175       172
dram[3]:        172       172       270         0       172       270       135       172       172       270       172       270       270         0       270         0
dram[4]:        172       172       269         0       172       149       172       136       172       172       172       132         0       132       172         0
dram[5]:        172       172       172       172       271       148       172       172       172       177       132       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12948 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00339
n_activity=288 dram_eff=0.1528
bk0: 14a 12877i bk1: 0a 12976i bk2: 0a 12976i bk3: 0a 12977i bk4: 0a 12977i bk5: 0a 12981i bk6: 4a 12962i bk7: 4a 12960i bk8: 0a 12977i bk9: 0a 12978i bk10: 0a 12978i bk11: 0a 12979i bk12: 0a 12979i bk13: 0a 12981i bk14: 0a 12981i bk15: 0a 12982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003390 
total_CMD = 12979 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 12812 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12948 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000693 
CoL_Bus_Util = 0.001695 
Either_Row_CoL_Bus_Util = 0.002388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0212651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12955 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003082
n_activity=156 dram_eff=0.2564
bk0: 8a 12955i bk1: 0a 12979i bk2: 0a 12980i bk3: 0a 12980i bk4: 0a 12980i bk5: 0a 12981i bk6: 0a 12981i bk7: 4a 12962i bk8: 4a 12960i bk9: 0a 12978i bk10: 0a 12978i bk11: 4a 12960i bk12: 0a 12977i bk13: 0a 12977i bk14: 0a 12977i bk15: 0a 12978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087912
Bank_Level_Parallism_Col = 1.079545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079545 

BW Util details:
bwutil = 0.003082 
total_CMD = 12979 
util_bw = 40 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 12884 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12955 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.001541 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12955 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003082
n_activity=181 dram_eff=0.221
bk0: 8a 12956i bk1: 0a 12980i bk2: 0a 12980i bk3: 4a 12961i bk4: 0a 12978i bk5: 4a 12959i bk6: 0a 12976i bk7: 4a 12958i bk8: 0a 12977i bk9: 0a 12978i bk10: 0a 12979i bk11: 0a 12980i bk12: 0a 12980i bk13: 0a 12980i bk14: 0a 12980i bk15: 0a 12981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003082 
total_CMD = 12979 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 12876 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12955 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.001541 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0131751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12949 n_act=6 n_pre=0 n_ref_event=4567177155082382276 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003698
n_activity=229 dram_eff=0.2096
bk0: 0a 12977i bk1: 0a 12979i bk2: 4a 12960i bk3: 0a 12978i bk4: 0a 12979i bk5: 4a 12962i bk6: 0a 12979i bk7: 0a 12981i bk8: 0a 12981i bk9: 4a 12962i bk10: 0a 12979i bk11: 4a 12961i bk12: 4a 12960i bk13: 0a 12977i bk14: 4a 12959i bk15: 0a 12976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 72.404648
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.293023 

BW Util details:
bwutil = 0.003698 
total_CMD = 12979 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 12841 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12949 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 4567177155082382276 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.001849 
Either_Row_CoL_Bus_Util = 0.002311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019416
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12974 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006164
n_activity=40 dram_eff=0.2
bk0: 0a 12979i bk1: 0a 12980i bk2: 4a 12961i bk3: 0a 12978i bk4: 0a 12978i bk5: 0a 12979i bk6: 0a 12979i bk7: 0a 12979i bk8: 0a 12979i bk9: 0a 12979i bk10: 0a 12979i bk11: 0a 12979i bk12: 0a 12979i bk13: 0a 12979i bk14: 0a 12979i bk15: 0a 12979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000616 
total_CMD = 12979 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 12956 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12974 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12979 n_nop=12974 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006164
n_activity=40 dram_eff=0.2
bk0: 0a 12979i bk1: 0a 12980i bk2: 0a 12980i bk3: 0a 12980i bk4: 4a 12961i bk5: 0a 12978i bk6: 0a 12978i bk7: 0a 12978i bk8: 0a 12978i bk9: 0a 12979i bk10: 0a 12979i bk11: 0a 12979i bk12: 0a 12979i bk13: 0a 12979i bk14: 0a 12979i bk15: 0a 12979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000616 
total_CMD = 12979 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 12956 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12979 
n_nop = 12974 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 640, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02579
	minimum = 5
	maximum = 7
Network latency average = 5.02579
	minimum = 5
	maximum = 7
Slowest packet = 5708
Flit latency average = 5.02579
	minimum = 5
	maximum = 7
Slowest flit = 5708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194715
	minimum = 0.00588139 (at node 9)
	maximum = 0.038229 (at node 23)
Accepted packet rate average = 0.0194715
	minimum = 0.00800523 (at node 24)
	maximum = 0.0361052 (at node 7)
Injected flit rate average = 0.0194715
	minimum = 0.00588139 (at node 9)
	maximum = 0.038229 (at node 23)
Accepted flit rate average= 0.0194715
	minimum = 0.00800523 (at node 24)
	maximum = 0.0361052 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.70269 (3 samples)
	minimum = 5 (3 samples)
	maximum = 23.3333 (3 samples)
Network latency average = 5.70269 (3 samples)
	minimum = 5 (3 samples)
	maximum = 23.3333 (3 samples)
Flit latency average = 5.70269 (3 samples)
	minimum = 5 (3 samples)
	maximum = 23.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.027113 (3 samples)
	minimum = 0.00879488 (3 samples)
	maximum = 0.0732498 (3 samples)
Accepted packet rate average = 0.027113 (3 samples)
	minimum = 0.0109609 (3 samples)
	maximum = 0.0445363 (3 samples)
Injected flit rate average = 0.027113 (3 samples)
	minimum = 0.00879488 (3 samples)
	maximum = 0.0732498 (3 samples)
Accepted flit rate average = 0.027113 (3 samples)
	minimum = 0.0109609 (3 samples)
	maximum = 0.0445363 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 133552 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)
gpgpu_silicon_slowdown = 1923076x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 1172
gpu_sim_cycle = 1912
gpu_sim_insn = 1114592
gpu_ipc =     582.9456
gpu_tot_sim_cycle = 15961
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     295.7524
gpu_tot_issued_cta = 512
gpu_occupancy = 73.7699% 
gpu_tot_occupancy = 56.6476% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3640
partiton_level_parallism_total  =       0.1615
partiton_level_parallism_util =       1.3207
partiton_level_parallism_util_total  =       1.2872
L2_BW  =      37.3556 GB/Sec
L2_BW_total  =      18.5793 GB/Sec
gpu_total_sim_rate=131125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2327
	L1I_total_cache_miss_rate = 0.0267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 581, Miss = 180, Miss_rate = 0.310, Pending_hits = 348, Reservation_fails = 0
	L1D_cache_core[1]: Access = 630, Miss = 178, Miss_rate = 0.283, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[2]: Access = 607, Miss = 169, Miss_rate = 0.278, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[3]: Access = 575, Miss = 162, Miss_rate = 0.282, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[4]: Access = 585, Miss = 158, Miss_rate = 0.270, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[5]: Access = 580, Miss = 147, Miss_rate = 0.253, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[6]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[7]: Access = 639, Miss = 179, Miss_rate = 0.280, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[8]: Access = 599, Miss = 165, Miss_rate = 0.275, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[9]: Access = 576, Miss = 152, Miss_rate = 0.264, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[10]: Access = 604, Miss = 157, Miss_rate = 0.260, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[11]: Access = 556, Miss = 145, Miss_rate = 0.261, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 591, Miss = 175, Miss_rate = 0.296, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 148, Miss_rate = 0.264, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[14]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20710

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 239, 228, 239, 228, 228, 228, 228, 228, 228, 228, 228, 239, 228, 230, 241, 230, 230, 230, 230, 230, 230, 230, 241, 323, 241, 230, 230, 230, 230, 90, 90, 90, 90, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 90, 101, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 4746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32864	W0_Idle:58791	W0_Scoreboard:70804	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 31 
max_icnt2sh_latency = 44 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	3 	3 	22 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8837 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51 	41 	6 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8157 	507 	242 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       592         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1334         0         0         0         0         0         0      2020      2004         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2129         0      2830         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1354         0         0      2432         0         0         0      1607         0         0      1649         0      1387         0 
dram[4]:         0         0      2345         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386         0       172       172       172       146       270       270       175       155       172       174       172       176         0       172
dram[1]:        172         0       172         0       172       172       173       270       271       172       172       272         0       172         0       172
dram[2]:          0       172         0       270       172       271       172       270       173       172       172       181       172       172       175       172
dram[3]:        172       172       270         0       172       270       172       172       172       270       172       270       270         0       270         0
dram[4]:        172       172       269         0       172       172       175       174       173       174       172       134         0       172       172         0
dram[5]:        172       172       172       172       271       172       172       172       172       177       172       173       172       174         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14714 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002984
n_activity=288 dram_eff=0.1528
bk0: 14a 14643i bk1: 0a 14742i bk2: 0a 14742i bk3: 0a 14743i bk4: 0a 14743i bk5: 0a 14747i bk6: 4a 14728i bk7: 4a 14726i bk8: 0a 14743i bk9: 0a 14744i bk10: 0a 14744i bk11: 0a 14745i bk12: 0a 14745i bk13: 0a 14747i bk14: 0a 14747i bk15: 0a 14748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002984 
total_CMD = 14745 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 14578 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14714 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000610 
CoL_Bus_Util = 0.001492 
Either_Row_CoL_Bus_Util = 0.002102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0187182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14721 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002713
n_activity=156 dram_eff=0.2564
bk0: 8a 14721i bk1: 0a 14745i bk2: 0a 14746i bk3: 0a 14746i bk4: 0a 14746i bk5: 0a 14747i bk6: 0a 14747i bk7: 4a 14728i bk8: 4a 14726i bk9: 0a 14744i bk10: 0a 14744i bk11: 4a 14726i bk12: 0a 14743i bk13: 0a 14743i bk14: 0a 14743i bk15: 0a 14744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087912
Bank_Level_Parallism_Col = 1.079545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079545 

BW Util details:
bwutil = 0.002713 
total_CMD = 14745 
util_bw = 40 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 14650 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14721 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.001356 
Either_Row_CoL_Bus_Util = 0.001628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.011665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14721 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002713
n_activity=181 dram_eff=0.221
bk0: 8a 14722i bk1: 0a 14746i bk2: 0a 14746i bk3: 4a 14727i bk4: 0a 14744i bk5: 4a 14725i bk6: 0a 14742i bk7: 4a 14724i bk8: 0a 14743i bk9: 0a 14744i bk10: 0a 14745i bk11: 0a 14746i bk12: 0a 14746i bk13: 0a 14746i bk14: 0a 14746i bk15: 0a 14747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002713 
total_CMD = 14745 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 14642 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14721 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.001356 
Either_Row_CoL_Bus_Util = 0.001628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14715 n_act=6 n_pre=0 n_ref_event=4567177155082382276 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003255
n_activity=229 dram_eff=0.2096
bk0: 0a 14743i bk1: 0a 14745i bk2: 4a 14726i bk3: 0a 14744i bk4: 0a 14745i bk5: 4a 14728i bk6: 0a 14745i bk7: 0a 14747i bk8: 0a 14747i bk9: 4a 14728i bk10: 0a 14745i bk11: 4a 14727i bk12: 4a 14726i bk13: 0a 14743i bk14: 4a 14725i bk15: 0a 14742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 72.404648
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.293023 

BW Util details:
bwutil = 0.003255 
total_CMD = 14745 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 14607 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14715 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 4567177155082382276 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000407 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.002035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0170905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14740 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005426
n_activity=40 dram_eff=0.2
bk0: 0a 14745i bk1: 0a 14746i bk2: 4a 14727i bk3: 0a 14744i bk4: 0a 14744i bk5: 0a 14745i bk6: 0a 14745i bk7: 0a 14745i bk8: 0a 14745i bk9: 0a 14745i bk10: 0a 14745i bk11: 0a 14745i bk12: 0a 14745i bk13: 0a 14745i bk14: 0a 14745i bk15: 0a 14745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000543 
total_CMD = 14745 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 14722 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14740 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00284842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14745 n_nop=14740 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005426
n_activity=40 dram_eff=0.2
bk0: 0a 14745i bk1: 0a 14746i bk2: 0a 14746i bk3: 0a 14746i bk4: 4a 14727i bk5: 0a 14744i bk6: 0a 14744i bk7: 0a 14744i bk8: 0a 14744i bk9: 0a 14745i bk10: 0a 14745i bk11: 0a 14745i bk12: 0a 14745i bk13: 0a 14745i bk14: 0a 14745i bk15: 0a 14745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000543 
total_CMD = 14745 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 14722 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14745 
n_nop = 14740 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00284842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 826, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05157
	minimum = 5
	maximum = 9
Network latency average = 5.05157
	minimum = 5
	maximum = 9
Slowest packet = 9142
Flit latency average = 5.05157
	minimum = 5
	maximum = 9
Slowest flit = 9142
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0567178
	minimum = 0.0188285 (at node 5)
	maximum = 0.122385 (at node 15)
Accepted packet rate average = 0.0567178
	minimum = 0.0271967 (at node 16)
	maximum = 0.083682 (at node 1)
Injected flit rate average = 0.0567178
	minimum = 0.0188285 (at node 5)
	maximum = 0.122385 (at node 15)
Accepted flit rate average= 0.0567178
	minimum = 0.0271967 (at node 16)
	maximum = 0.083682 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.53991 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.75 (4 samples)
Network latency average = 5.53991 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.75 (4 samples)
Flit latency average = 5.53991 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0345142 (4 samples)
	minimum = 0.0113033 (4 samples)
	maximum = 0.0855336 (4 samples)
Accepted packet rate average = 0.0345142 (4 samples)
	minimum = 0.0150198 (4 samples)
	maximum = 0.0543227 (4 samples)
Injected flit rate average = 0.0345142 (4 samples)
	minimum = 0.0113033 (4 samples)
	maximum = 0.0855336 (4 samples)
Accepted flit rate average = 0.0345142 (4 samples)
	minimum = 0.0150198 (4 samples)
	maximum = 0.0543227 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 131125 (inst/sec)
gpgpu_simulation_rate = 443 (cycle/sec)
gpgpu_silicon_slowdown = 2257336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 90194314336
gpu_sim_cycle = 9770
gpu_sim_insn = 1252440
gpu_ipc =     128.1924
gpu_tot_sim_cycle = 25731
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     232.1303
gpu_tot_issued_cta = 640
gpu_occupancy = 17.6554% 
gpu_tot_occupancy = 40.9281% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1683
partiton_level_parallism_total  =       0.1640
partiton_level_parallism_util =       1.1433
partiton_level_parallism_util_total  =       1.2270
L2_BW  =      15.2303 GB/Sec
L2_BW_total  =      17.3077 GB/Sec
gpu_total_sim_rate=99549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 888, Miss = 283, Miss_rate = 0.319, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[1]: Access = 931, Miss = 285, Miss_rate = 0.306, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[2]: Access = 846, Miss = 257, Miss_rate = 0.304, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[3]: Access = 862, Miss = 262, Miss_rate = 0.304, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[4]: Access = 856, Miss = 257, Miss_rate = 0.300, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[5]: Access = 926, Miss = 275, Miss_rate = 0.297, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1045, Miss = 335, Miss_rate = 0.321, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[7]: Access = 880, Miss = 266, Miss_rate = 0.302, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[8]: Access = 931, Miss = 300, Miss_rate = 0.322, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[9]: Access = 841, Miss = 255, Miss_rate = 0.303, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[10]: Access = 902, Miss = 257, Miss_rate = 0.285, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[11]: Access = 801, Miss = 228, Miss_rate = 0.285, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[12]: Access = 854, Miss = 277, Miss_rate = 0.324, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[13]: Access = 845, Miss = 250, Miss_rate = 0.296, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[14]: Access = 796, Miss = 222, Miss_rate = 0.279, Pending_hits = 528, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4009
	L1D_total_cache_miss_rate = 0.3036
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3719
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26434

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
435, 248, 248, 259, 488, 259, 248, 248, 248, 248, 248, 248, 248, 248, 259, 248, 450, 461, 450, 450, 450, 450, 450, 450, 585, 461, 543, 461, 450, 450, 450, 450, 90, 90, 90, 90, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 90, 101, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 4780
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3137
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39992	W0_Idle:103079	W0_Scoreboard:187090	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25096 {8:3137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501920 {40:12548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 386 
max_icnt2mem_latency = 45 
maxmrqlatency = 32 
max_icnt2sh_latency = 44 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:118 	17 	25 	74 	195 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13163 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	4116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12652 	634 	242 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1742         0      2702         0      3262         0         0      1069         0         0         0      1103      1626         0         0         0 
dram[1]:      1334         0      3533      2988      5380         0      1510      2020      2004         0         0         0         0      2423         0         0 
dram[2]:       305         0      1898      4042      2007      2129         0      2830      1063         0         0         0         0         0      1554      2607 
dram[3]:         0         0      1354         0      4963      2432         0      5384      1063      1607         0         0      1649      2497      1387      1429 
dram[4]:      3350         0      2345         0         0      3151         0         0         0         0         0         0      3636      3726         0         0 
dram[5]:         0      3101      3755      3529      1524      1546         0         0         0         0         0         0      1747         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       172       283       172       283       173       270       282       175       172       172       270       270       176       175       269
dram[1]:        172       270       270       283       283       270       270       270       271       172       172       272       271       284       172       172
dram[2]:        172       270       269       283       270       271       173       285       283       172       174       181       172       172       284       270
dram[3]:        172       172       270       172       269       270       172       269       284       270       172       270       283       284       283       283
dram[4]:        270       282       269       172       172       283       175       174       178       270       172       172       270       283       270       172
dram[5]:        172       283       283       283       285       271       271       172       172       276       270       173       270       174       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23668 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006562
n_activity=843 dram_eff=0.1851
bk0: 18a 23641i bk1: 0a 23770i bk2: 12a 23689i bk3: 0a 23768i bk4: 16a 23681i bk5: 0a 23768i bk6: 4a 23750i bk7: 8a 23721i bk8: 0a 23768i bk9: 0a 23770i bk10: 0a 23772i bk11: 4a 23756i bk12: 8a 23751i bk13: 0a 23777i bk14: 0a 23777i bk15: 8a 23753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003984
Bank_Level_Parallism_Col = 1.002645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006562 
total_CMD = 23772 
util_bw = 156 
Wasted_Col = 258 
Wasted_Row = 108 
Idle = 23250 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23668 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.003281 
Either_Row_CoL_Bus_Util = 0.004375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0403836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23672 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006731
n_activity=698 dram_eff=0.2292
bk0: 8a 23746i bk1: 4a 23753i bk2: 4a 23756i bk3: 8a 23725i bk4: 8a 23722i bk5: 12a 23741i bk6: 4a 23752i bk7: 4a 23752i bk8: 8a 23748i bk9: 0a 23772i bk10: 0a 23773i bk11: 4a 23756i bk12: 4a 23755i bk13: 12a 23679i bk14: 0a 23768i bk15: 0a 23769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061033
Bank_Level_Parallism_Col = 1.068871
Bank_Level_Parallism_Ready = 1.049383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041322 

BW Util details:
bwutil = 0.006731 
total_CMD = 23772 
util_bw = 160 
Wasted_Col = 235 
Wasted_Row = 48 
Idle = 23329 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23672 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000841 
CoL_Bus_Util = 0.003365 
Either_Row_CoL_Bus_Util = 0.004207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0361349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23664 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007067
n_activity=794 dram_eff=0.2116
bk0: 8a 23747i bk1: 4a 23753i bk2: 4a 23752i bk3: 12a 23716i bk4: 4a 23752i bk5: 8a 23744i bk6: 0a 23769i bk7: 16a 23662i bk8: 8a 23720i bk9: 0a 23767i bk10: 0a 23770i bk11: 0a 23771i bk12: 0a 23776i bk13: 0a 23778i bk14: 16a 23692i bk15: 4a 23755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044025
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007067 
total_CMD = 23772 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 72 
Idle = 23275 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23664 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.003534 
Either_Row_CoL_Bus_Util = 0.004543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0408043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23673 n_act=17 n_pre=6 n_ref_event=4567177155082382276 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006394
n_activity=742 dram_eff=0.2049
bk0: 0a 23764i bk1: 0a 23768i bk2: 4a 23750i bk3: 0a 23769i bk4: 4a 23755i bk5: 4a 23756i bk6: 0a 23775i bk7: 4a 23759i bk8: 8a 23726i bk9: 4a 23755i bk10: 0a 23773i bk11: 8a 23750i bk12: 12a 23696i bk13: 12a 23715i bk14: 8a 23719i bk15: 8a 23716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051802
Bank_Level_Parallism_Col = 46.705357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.547619 

BW Util details:
bwutil = 0.006394 
total_CMD = 23772 
util_bw = 152 
Wasted_Col = 250 
Wasted_Row = 60 
Idle = 23310 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23673 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 4567177155082382276 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000968 
CoL_Bus_Util = 0.003197 
Either_Row_CoL_Bus_Util = 0.004165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0395844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23710 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004038
n_activity=481 dram_eff=0.1996
bk0: 4a 23751i bk1: 8a 23743i bk2: 4a 23752i bk3: 0a 23770i bk4: 0a 23770i bk5: 8a 23723i bk6: 0a 23769i bk7: 0a 23770i bk8: 0a 23771i bk9: 4a 23754i bk10: 0a 23775i bk11: 0a 23776i bk12: 4a 23758i bk13: 12a 23696i bk14: 4a 23753i bk15: 0a 23770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004038 
total_CMD = 23772 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23710 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000589 
CoL_Bus_Util = 0.002019 
Either_Row_CoL_Bus_Util = 0.002608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0267962
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23772 n_nop=23687 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005721
n_activity=586 dram_eff=0.2321
bk0: 0a 23776i bk1: 8a 23728i bk2: 16a 23713i bk3: 8a 23721i bk4: 8a 23717i bk5: 8a 23742i bk6: 8a 23744i bk7: 0a 23769i bk8: 0a 23772i bk9: 4a 23750i bk10: 4a 23753i bk11: 0a 23770i bk12: 4a 23754i bk13: 0a 23772i bk14: 0a 23773i bk15: 0a 23775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097701
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005721 
total_CMD = 23772 
util_bw = 136 
Wasted_Col = 179 
Wasted_Row = 48 
Idle = 23409 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23772 
n_nop = 23687 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.003576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0302877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1382, Miss = 58, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1264, Miss = 36, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 1150, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1131, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1145, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13917
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13917
icnt_total_pkts_simt_to_mem=4221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03877
	minimum = 5
	maximum = 9
Network latency average = 5.03877
	minimum = 5
	maximum = 9
Slowest packet = 17744
Flit latency average = 5.03877
	minimum = 5
	maximum = 9
Slowest flit = 17744
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238599
	minimum = 0.00777892 (at node 14)
	maximum = 0.0448311 (at node 17)
Accepted packet rate average = 0.0238599
	minimum = 0.0119754 (at node 25)
	maximum = 0.052303 (at node 6)
Injected flit rate average = 0.0238599
	minimum = 0.00777892 (at node 14)
	maximum = 0.0448311 (at node 17)
Accepted flit rate average= 0.0238599
	minimum = 0.0119754 (at node 25)
	maximum = 0.052303 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.43968 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.6 (5 samples)
Network latency average = 5.43968 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.6 (5 samples)
Flit latency average = 5.43968 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0323833 (5 samples)
	minimum = 0.0105984 (5 samples)
	maximum = 0.0773931 (5 samples)
Accepted packet rate average = 0.0323833 (5 samples)
	minimum = 0.014411 (5 samples)
	maximum = 0.0539188 (5 samples)
Injected flit rate average = 0.0323833 (5 samples)
	minimum = 0.0105984 (5 samples)
	maximum = 0.0773931 (5 samples)
Accepted flit rate average = 0.0323833 (5 samples)
	minimum = 0.014411 (5 samples)
	maximum = 0.0539188 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 99549 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)
gpgpu_silicon_slowdown = 2336448x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 2151
gpu_sim_insn = 1117092
gpu_ipc =     519.3361
gpu_tot_sim_cycle = 27882
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     254.2872
gpu_tot_issued_cta = 768
gpu_occupancy = 64.5965% 
gpu_tot_occupancy = 43.3159% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7364
partiton_level_parallism_total  =       0.2082
partiton_level_parallism_util =       1.5202
partiton_level_parallism_util_total  =       1.2952
L2_BW  =      46.4156 GB/Sec
L2_BW_total  =      19.5533 GB/Sec
gpu_total_sim_rate=101286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 1084, Miss = 359, Miss_rate = 0.331, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1107, Miss = 346, Miss_rate = 0.313, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1042, Miss = 344, Miss_rate = 0.330, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1074, Miss = 353, Miss_rate = 0.329, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1068, Miss = 353, Miss_rate = 0.331, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1118, Miss = 359, Miss_rate = 0.321, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1281, Miss = 445, Miss_rate = 0.347, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1088, Miss = 352, Miss_rate = 0.324, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1139, Miss = 386, Miss_rate = 0.339, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1049, Miss = 351, Miss_rate = 0.335, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1086, Miss = 334, Miss_rate = 0.308, Pending_hits = 672, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 326, Miss_rate = 0.319, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1094, Miss = 399, Miss_rate = 0.365, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1053, Miss = 336, Miss_rate = 0.319, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1020, Miss = 333, Miss_rate = 0.326, Pending_hits = 624, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5376
	L1D_total_cache_miss_rate = 0.3293
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21820

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
500, 313, 302, 313, 542, 313, 302, 302, 313, 313, 302, 302, 313, 302, 313, 302, 515, 515, 504, 504, 504, 515, 504, 504, 639, 515, 597, 515, 515, 504, 515, 504, 155, 144, 144, 144, 155, 144, 144, 155, 144, 155, 155, 144, 144, 144, 144, 155, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 4780
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3649
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44491	W0_Idle:108141	W0_Scoreboard:197907	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29192 {8:3649,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583840 {40:14596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 386 
max_icnt2mem_latency = 48 
maxmrqlatency = 32 
max_icnt2sh_latency = 44 
averagemflatency = 140 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:118 	17 	25 	74 	195 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16283 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	5700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15536 	870 	242 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1742         0      2702         0      3262         0         0      1069         0         0         0      1103      1626         0         0         0 
dram[1]:      1334         0      3533      2988      5380         0      1510      2020      2004         0         0         0         0      2423         0         0 
dram[2]:       305         0      1898      4042      2007      2129         0      2830      1063         0         0         0         0         0      1554      2607 
dram[3]:         0         0      1354         0      4963      2432         0      5384      1063      1607         0         0      1649      2497      1387      1429 
dram[4]:      3350         0      2345         0         0      3151         0         0         0         0         0         0      3636      3726         0         0 
dram[5]:         0      3101      3755      3529      1524      1546         0         0         0         0         0         0      1747         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       172       283       172       283       173       270       282       181       174       180       270       270       176       175       269
dram[1]:        172       270       270       283       283       270       270       270       271       175       176       272       271       284       172       172
dram[2]:        172       270       269       283       270       271       173       285       283       173       174       181       173       173       284       270
dram[3]:        172       172       270       172       269       270       175       269       284       270       175       270       283       284       283       283
dram[4]:        270       282       269       172       172       283       177       174       178       270       178       172       270       283       270       172
dram[5]:        172       283       283       283       285       271       271       172       174       276       270       176       270       174       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25655 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006056
n_activity=843 dram_eff=0.1851
bk0: 18a 25628i bk1: 0a 25757i bk2: 12a 25676i bk3: 0a 25755i bk4: 16a 25668i bk5: 0a 25755i bk6: 4a 25737i bk7: 8a 25708i bk8: 0a 25755i bk9: 0a 25757i bk10: 0a 25759i bk11: 4a 25743i bk12: 8a 25738i bk13: 0a 25764i bk14: 0a 25764i bk15: 8a 25740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003984
Bank_Level_Parallism_Col = 1.002645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006056 
total_CMD = 25759 
util_bw = 156 
Wasted_Col = 258 
Wasted_Row = 108 
Idle = 25237 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25655 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.001009 
CoL_Bus_Util = 0.003028 
Either_Row_CoL_Bus_Util = 0.004037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0372685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25659 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006211
n_activity=698 dram_eff=0.2292
bk0: 8a 25733i bk1: 4a 25740i bk2: 4a 25743i bk3: 8a 25712i bk4: 8a 25709i bk5: 12a 25728i bk6: 4a 25739i bk7: 4a 25739i bk8: 8a 25735i bk9: 0a 25759i bk10: 0a 25760i bk11: 4a 25743i bk12: 4a 25742i bk13: 12a 25666i bk14: 0a 25755i bk15: 0a 25756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061033
Bank_Level_Parallism_Col = 1.068871
Bank_Level_Parallism_Ready = 1.049383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041322 

BW Util details:
bwutil = 0.006211 
total_CMD = 25759 
util_bw = 160 
Wasted_Col = 235 
Wasted_Row = 48 
Idle = 25316 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25659 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000776 
CoL_Bus_Util = 0.003106 
Either_Row_CoL_Bus_Util = 0.003882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0333476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25651 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006522
n_activity=794 dram_eff=0.2116
bk0: 8a 25734i bk1: 4a 25740i bk2: 4a 25739i bk3: 12a 25703i bk4: 4a 25739i bk5: 8a 25731i bk6: 0a 25756i bk7: 16a 25649i bk8: 8a 25707i bk9: 0a 25754i bk10: 0a 25757i bk11: 0a 25758i bk12: 0a 25763i bk13: 0a 25765i bk14: 16a 25679i bk15: 4a 25742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044025
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006522 
total_CMD = 25759 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 72 
Idle = 25262 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25651 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000932 
CoL_Bus_Util = 0.003261 
Either_Row_CoL_Bus_Util = 0.004193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0376567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25660 n_act=17 n_pre=6 n_ref_event=4567177155082382276 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005901
n_activity=742 dram_eff=0.2049
bk0: 0a 25751i bk1: 0a 25755i bk2: 4a 25737i bk3: 0a 25756i bk4: 4a 25742i bk5: 4a 25743i bk6: 0a 25762i bk7: 4a 25746i bk8: 8a 25713i bk9: 4a 25742i bk10: 0a 25760i bk11: 8a 25737i bk12: 12a 25683i bk13: 12a 25702i bk14: 8a 25706i bk15: 8a 25703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051802
Bank_Level_Parallism_Col = 46.705357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.547619 

BW Util details:
bwutil = 0.005901 
total_CMD = 25759 
util_bw = 152 
Wasted_Col = 250 
Wasted_Row = 60 
Idle = 25297 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25660 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 4567177155082382276 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000893 
CoL_Bus_Util = 0.002950 
Either_Row_CoL_Bus_Util = 0.003843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0365309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25697 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003727
n_activity=481 dram_eff=0.1996
bk0: 4a 25738i bk1: 8a 25730i bk2: 4a 25739i bk3: 0a 25757i bk4: 0a 25757i bk5: 8a 25710i bk6: 0a 25756i bk7: 0a 25757i bk8: 0a 25758i bk9: 4a 25741i bk10: 0a 25762i bk11: 0a 25763i bk12: 4a 25745i bk13: 12a 25683i bk14: 4a 25740i bk15: 0a 25757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003727 
total_CMD = 25759 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 25458 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25697 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000543 
CoL_Bus_Util = 0.001863 
Either_Row_CoL_Bus_Util = 0.002407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0247292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25759 n_nop=25674 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00528
n_activity=586 dram_eff=0.2321
bk0: 0a 25763i bk1: 8a 25715i bk2: 16a 25700i bk3: 8a 25708i bk4: 8a 25704i bk5: 8a 25729i bk6: 8a 25731i bk7: 0a 25756i bk8: 0a 25759i bk9: 4a 25737i bk10: 4a 25740i bk11: 0a 25757i bk12: 4a 25741i bk13: 0a 25759i bk14: 0a 25760i bk15: 0a 25762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097701
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005280 
total_CMD = 25759 
util_bw = 136 
Wasted_Col = 179 
Wasted_Row = 48 
Idle = 25396 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25759 
n_nop = 25674 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000660 
CoL_Bus_Util = 0.002640 
Either_Row_CoL_Bus_Util = 0.003300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0279514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1902, Miss = 58, Miss_rate = 0.030, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1497, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 1394, Miss = 44, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1368, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1389, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17037
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17037
icnt_total_pkts_simt_to_mem=5805
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11161
	minimum = 5
	maximum = 10
Network latency average = 5.11161
	minimum = 5
	maximum = 10
Slowest packet = 22061
Flit latency average = 5.11161
	minimum = 5
	maximum = 10
Slowest flit = 22061
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0809959
	minimum = 0.0316132 (at node 1)
	maximum = 0.241748 (at node 15)
Accepted packet rate average = 0.0809959
	minimum = 0.0460251 (at node 22)
	maximum = 0.180381 (at node 15)
Injected flit rate average = 0.0809959
	minimum = 0.0316132 (at node 1)
	maximum = 0.241748 (at node 15)
Accepted flit rate average= 0.0809959
	minimum = 0.0460251 (at node 22)
	maximum = 0.180381 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.385 (6 samples)
	minimum = 5 (6 samples)
	maximum = 16.3333 (6 samples)
Network latency average = 5.385 (6 samples)
	minimum = 5 (6 samples)
	maximum = 16.3333 (6 samples)
Flit latency average = 5.385 (6 samples)
	minimum = 5 (6 samples)
	maximum = 16.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0404854 (6 samples)
	minimum = 0.0141009 (6 samples)
	maximum = 0.104786 (6 samples)
Accepted packet rate average = 0.0404854 (6 samples)
	minimum = 0.01968 (6 samples)
	maximum = 0.0749959 (6 samples)
Injected flit rate average = 0.0404854 (6 samples)
	minimum = 0.0141009 (6 samples)
	maximum = 0.104786 (6 samples)
Accepted flit rate average = 0.0404854 (6 samples)
	minimum = 0.01968 (6 samples)
	maximum = 0.0749959 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 101286 (inst/sec)
gpgpu_simulation_rate = 398 (cycle/sec)
gpgpu_silicon_slowdown = 2512562x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 1821
gpu_sim_cycle = 20011
gpu_sim_insn = 1290400
gpu_ipc =      64.4845
gpu_tot_sim_cycle = 47893
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     174.9825
gpu_tot_issued_cta = 896
gpu_occupancy = 13.0818% 
gpu_tot_occupancy = 28.8781% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3637
partiton_level_parallism_total  =       0.2732
partiton_level_parallism_util =       1.2023
partiton_level_parallism_util_total  =       1.2418
L2_BW  =      27.4953 GB/Sec
L2_BW_total  =      22.8717 GB/Sec
gpu_total_sim_rate=62077

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0129
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 1938, Miss = 727, Miss_rate = 0.375, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2614, Miss = 1004, Miss_rate = 0.384, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1999, Miss = 755, Miss_rate = 0.378, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1880, Miss = 692, Miss_rate = 0.368, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2246, Miss = 871, Miss_rate = 0.388, Pending_hits = 702, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2026, Miss = 748, Miss_rate = 0.369, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2292, Miss = 891, Miss_rate = 0.389, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2314, Miss = 908, Miss_rate = 0.392, Pending_hits = 735, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2244, Miss = 853, Miss_rate = 0.380, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2123, Miss = 814, Miss_rate = 0.383, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2293, Miss = 877, Miss_rate = 0.382, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2295, Miss = 880, Miss_rate = 0.383, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2057, Miss = 820, Miss_rate = 0.399, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2155, Miss = 811, Miss_rate = 0.376, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2066, Miss = 776, Miss_rate = 0.376, Pending_hits = 732, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12427
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 10761
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1545
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45627
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12244
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45627

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
735, 632, 567, 413, 933, 413, 537, 516, 413, 413, 402, 402, 413, 402, 413, 402, 575, 815, 564, 762, 564, 575, 564, 564, 876, 1055, 657, 575, 575, 564, 710, 678, 155, 144, 144, 144, 155, 144, 144, 155, 144, 155, 155, 144, 144, 144, 144, 155, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 5459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6954
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51997	W0_Idle:157876	W0_Scoreboard:600305	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55632 {8:6954,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1112640 {40:27816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 386 
max_icnt2mem_latency = 48 
maxmrqlatency = 71 
max_icnt2sh_latency = 44 
averagemflatency = 149 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:742 	233 	293 	168 	1009 	195 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31835 	2036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	12979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31138 	2461 	243 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16         8         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5210      6090      5623     11722     13788         0      4244      4350      7582      5442     12866      3633      4329      5381      4344      9307 
dram[1]:      5329     11871     10024     12599      5711     15068      2848      4356      4446      4274         0      7721      3902      4571      5716      5463 
dram[2]:      9885      4841     10417     14113     13015     10331      3252      4412      6018      7349      3552      4410      4276         0      4508      8942 
dram[3]:     10589      5827     11565      6384      5631      8963     11497      5384      7266      4039      3666      3514      4477      2647      4925      8942 
dram[4]:      5380      4893     14018      9777      5737      4621      4315      4110     11158      7418      7802      3282      7455      7520      8218      9791 
dram[5]:      4891      9238      6758      5122     13521      8125         0      2908      8747      7328      6674      5164      6830      4168      5752      4455 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  4.625000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  6.400000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/356 = 7.435393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       284       292       283       285       270       287       323       286       283       292       283       287       285       284       283
dram[1]:        312       283       293       328       305       282       286       287       286       294       272       284       290       286       288       283
dram[2]:        286       283       283       295       283       289       284       285       283       283       284       283       284       272       295       325
dram[3]:        285       283       283       287       287       295       271       285       294       283       285       283       283       292       284       283
dram[4]:        291       295       307       319       291       297       290       293       283       303       288       283       299       305       291       284
dram[5]:        290       284       284       286       285       284       271       285       284       284       288       289       284       283       285       284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43708 n_act=70 n_pre=54 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01894
n_activity=3448 dram_eff=0.243
bk0: 50a 43967i bk1: 24a 44125i bk2: 36a 44028i bk3: 16a 44174i bk4: 32a 44034i bk5: 4a 44225i bk6: 36a 44071i bk7: 36a 43929i bk8: 28a 44097i bk9: 20a 44118i bk10: 8a 44188i bk11: 20a 44138i bk12: 32a 44083i bk13: 28a 44149i bk14: 28a 44152i bk15: 20a 44191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852029
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.156182
Bank_Level_Parallism_Col = 1.125661
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.014093
GrpLevelPara = 1.112742 

BW Util details:
bwutil = 0.018938 
total_CMD = 44249 
util_bw = 838 
Wasted_Col = 1005 
Wasted_Row = 541 
Idle = 41865 

BW Util Bottlenecks: 
RCDc_limit = 758 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 44249 
n_nop = 43708 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 419 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.009469 
Either_Row_CoL_Bus_Util = 0.012226 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003697 
queue_avg = 0.128477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.128477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43703 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01989
n_activity=3227 dram_eff=0.2727
bk0: 44a 44037i bk1: 40a 44104i bk2: 32a 44065i bk3: 40a 44056i bk4: 56a 43979i bk5: 16a 44178i bk6: 12a 44161i bk7: 24a 44093i bk8: 32a 44082i bk9: 20a 44151i bk10: 16a 44210i bk11: 20a 44166i bk12: 24a 44104i bk13: 32a 44054i bk14: 16a 44183i bk15: 16a 44186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213403
Bank_Level_Parallism_Col = 1.191294
Bank_Level_Parallism_Ready = 1.102041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163703 

BW Util details:
bwutil = 0.019887 
total_CMD = 44249 
util_bw = 880 
Wasted_Col = 882 
Wasted_Row = 422 
Idle = 42065 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44249 
n_nop = 43703 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.002396 
CoL_Bus_Util = 0.009944 
Either_Row_CoL_Bus_Util = 0.012339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.126466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43667 n_act=67 n_pre=51 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02097
n_activity=3706 dram_eff=0.2504
bk0: 36a 44104i bk1: 32a 44083i bk2: 36a 44098i bk3: 28a 44112i bk4: 20a 44179i bk5: 28a 44090i bk6: 24a 44149i bk7: 56a 43956i bk8: 24a 44147i bk9: 24a 44170i bk10: 28a 44112i bk11: 20a 44155i bk12: 32a 44069i bk13: 8a 44228i bk14: 44a 44029i bk15: 24a 44096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864224
Row_Buffer_Locality_read = 0.864224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087880
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.006438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020972 
total_CMD = 44249 
util_bw = 928 
Wasted_Col = 1038 
Wasted_Row = 533 
Idle = 41750 

BW Util Bottlenecks: 
RCDc_limit = 728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44249 
n_nop = 43667 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 464 
Row_Bus_Util =  0.002667 
CoL_Bus_Util = 0.010486 
Either_Row_CoL_Bus_Util = 0.013153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.124952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.124952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43645 n_act=70 n_pre=54 n_ref_event=4567177155082382276 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0217
n_activity=3749 dram_eff=0.2561
bk0: 20a 44137i bk1: 44a 44078i bk2: 8a 44199i bk3: 28a 44121i bk4: 44a 44042i bk5: 36a 44054i bk6: 4a 44228i bk7: 32a 44089i bk8: 40a 44050i bk9: 20a 44175i bk10: 44a 44098i bk11: 48a 44069i bk12: 40a 44032i bk13: 32a 44056i bk14: 24a 44093i bk15: 16a 44124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864583
Row_Buffer_Locality_read = 0.864583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106452
Bank_Level_Parallism_Col = 15.053783
Bank_Level_Parallism_Ready = 1.004158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.913856 

BW Util details:
bwutil = 0.021695 
total_CMD = 44249 
util_bw = 960 
Wasted_Col = 1083 
Wasted_Row = 527 
Idle = 41679 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44249 
n_nop = 43645 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 4567177155082382276 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 480 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.010848 
Either_Row_CoL_Bus_Util = 0.013650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.132658
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43681 n_act=65 n_pre=49 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02061
n_activity=3066 dram_eff=0.2975
bk0: 36a 44100i bk1: 40a 44080i bk2: 24a 44150i bk3: 36a 44052i bk4: 12a 44158i bk5: 44a 43965i bk6: 40a 44061i bk7: 52a 43971i bk8: 12a 44169i bk9: 28a 44086i bk10: 8a 44182i bk11: 8a 44194i bk12: 28a 44106i bk13: 48a 43983i bk14: 24a 44131i bk15: 16a 44161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322717
Bank_Level_Parallism_Col = 1.303473
Bank_Level_Parallism_Ready = 1.137555
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266301 

BW Util details:
bwutil = 0.020611 
total_CMD = 44249 
util_bw = 912 
Wasted_Col = 847 
Wasted_Row = 442 
Idle = 42048 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44249 
n_nop = 43681 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.010305 
Either_Row_CoL_Bus_Util = 0.012836 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003521 
queue_avg = 0.144975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.144975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44249 n_nop=43757 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01754
n_activity=3027 dram_eff=0.2564
bk0: 32a 44087i bk1: 36a 44035i bk2: 44a 44065i bk3: 44a 44012i bk4: 20a 44143i bk5: 24a 44113i bk6: 20a 44196i bk7: 12a 44154i bk8: 16a 44160i bk9: 20a 44128i bk10: 20a 44128i bk11: 20a 44140i bk12: 12a 44197i bk13: 32a 44118i bk14: 16a 44193i bk15: 20a 44166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148465
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.017995
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017537 
total_CMD = 44249 
util_bw = 776 
Wasted_Col = 853 
Wasted_Row = 436 
Idle = 42184 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44249 
n_nop = 43757 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.002350 
CoL_Bus_Util = 0.008769 
Either_Row_CoL_Bus_Util = 0.011119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.101087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3342, Miss = 250, Miss_rate = 0.075, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 2853, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3025, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 2711, Miss = 208, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2963, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 2829, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2789, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2817, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2741, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2769, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2639, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2753, Miss = 209, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34231
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0774
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34231
icnt_total_pkts_simt_to_mem=13084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.13072
	minimum = 5
	maximum = 14
Network latency average = 5.13072
	minimum = 5
	maximum = 14
Slowest packet = 44235
Flit latency average = 5.13072
	minimum = 5
	maximum = 14
Slowest flit = 44235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0452955
	minimum = 0.0175404 (at node 3)
	maximum = 0.076358 (at node 17)
Accepted packet rate average = 0.0452955
	minimum = 0.0289841 (at node 18)
	maximum = 0.0775074 (at node 1)
Injected flit rate average = 0.0452955
	minimum = 0.0175404 (at node 3)
	maximum = 0.076358 (at node 17)
Accepted flit rate average= 0.0452955
	minimum = 0.0289841 (at node 18)
	maximum = 0.0775074 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.34867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 16 (7 samples)
Network latency average = 5.34867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 16 (7 samples)
Flit latency average = 5.34867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 16 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0411726 (7 samples)
	minimum = 0.0145922 (7 samples)
	maximum = 0.100724 (7 samples)
Accepted packet rate average = 0.0411726 (7 samples)
	minimum = 0.0210091 (7 samples)
	maximum = 0.0753546 (7 samples)
Injected flit rate average = 0.0411726 (7 samples)
	minimum = 0.0145922 (7 samples)
	maximum = 0.100724 (7 samples)
Accepted flit rate average = 0.0411726 (7 samples)
	minimum = 0.0210091 (7 samples)
	maximum = 0.0753546 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 62077 (inst/sec)
gpgpu_simulation_rate = 354 (cycle/sec)
gpgpu_silicon_slowdown = 2824858x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 1834
gpu_sim_cycle = 2514
gpu_sim_insn = 1132352
gpu_ipc =     450.4185
gpu_tot_sim_cycle = 50407
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     188.7196
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.9201% 
gpu_tot_occupancy = 31.2901% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1034
partiton_level_parallism_total  =       0.3645
partiton_level_parallism_util =       2.7599
partiton_level_parallism_util_total  =       1.4754
L2_BW  =      86.8608 GB/Sec
L2_BW_total  =      26.0630 GB/Sec
gpu_total_sim_rate=63418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 2398, Miss = 1046, Miss_rate = 0.436, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3014, Miss = 1277, Miss_rate = 0.424, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2467, Miss = 1080, Miss_rate = 0.438, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2304, Miss = 989, Miss_rate = 0.429, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2698, Miss = 1181, Miss_rate = 0.438, Pending_hits = 810, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2462, Miss = 1057, Miss_rate = 0.429, Pending_hits = 828, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2772, Miss = 1243, Miss_rate = 0.448, Pending_hits = 827, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2798, Miss = 1248, Miss_rate = 0.446, Pending_hits = 843, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2692, Miss = 1158, Miss_rate = 0.430, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2623, Miss = 1170, Miss_rate = 0.446, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2725, Miss = 1181, Miss_rate = 0.433, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2711, Miss = 1168, Miss_rate = 0.431, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2541, Miss = 1163, Miss_rate = 0.458, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2651, Miss = 1163, Miss_rate = 0.439, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2510, Miss = 1094, Miss_rate = 0.436, Pending_hits = 828, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17218
	L1D_total_cache_miss_rate = 0.4374
	L1D_total_cache_pending_hits = 12296
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1535
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26450

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
811, 697, 654, 478, 1009, 489, 602, 570, 489, 489, 489, 478, 489, 489, 478, 478, 629, 880, 629, 816, 640, 640, 651, 640, 963, 1120, 744, 640, 640, 629, 786, 765, 231, 220, 220, 231, 220, 209, 220, 231, 198, 220, 220, 220, 220, 220, 198, 231, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 5459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7466
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57039	W0_Idle:163554	W0_Scoreboard:610881	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59728 {8:7466,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1194560 {40:29864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 409 
max_icnt2mem_latency = 263 
maxmrqlatency = 71 
max_icnt2sh_latency = 44 
averagemflatency = 154 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:742 	233 	293 	168 	1009 	195 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37995 	2700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	16670 	957 	629 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35585 	4421 	601 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16         8         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5210      6090      5623     11722     13788         0      4244      4350      7582      5442     12866      3633      4329      5381      4344      9307 
dram[1]:      5329     11871     10024     12599      5711     15068      2848      4356      4446      4274         0      7721      3902      4571      5716      5463 
dram[2]:      9885      4841     10417     14113     13015     10331      3252      4412      6018      7349      3552      4410      4276         0      4508      8942 
dram[3]:     10589      5827     11565      6384      5631      8963     11497      5384      7266      4039      3666      3514      4477      2647      4925      8942 
dram[4]:      5380      4893     14018      9777      5737      4621      4315      4110     11158      7418      7802      3282      7455      7520      8218      9791 
dram[5]:      4891      9238      6758      5122     13521      8125         0      2908      8747      7328      6674      5164      6830      4168      5752      4455 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  4.625000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  6.400000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/356 = 7.435393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       284       292       283       363       270       343       379       409       353       391       378       287       285       284       283
dram[1]:        312       283       293       328       358       289       286       287       341       341       366       330       290       286       288       283
dram[2]:        286       283       283       295       338       312       295       346       383       391       377       343       284       272       295       325
dram[3]:        285       283       283       287       348       295       271       285       354       384       298       367       283       292       284       283
dram[4]:        291       295       307       319       321       386       359       314       357       382       341       338       299       305       291       284
dram[5]:        290       284       284       286       376       339       271       285       385       318       295       348       284       283       285       284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=46031 n_act=70 n_pre=54 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01799
n_activity=3448 dram_eff=0.243
bk0: 50a 46290i bk1: 24a 46448i bk2: 36a 46351i bk3: 16a 46497i bk4: 32a 46357i bk5: 4a 46548i bk6: 36a 46394i bk7: 36a 46252i bk8: 28a 46420i bk9: 20a 46441i bk10: 8a 46511i bk11: 20a 46461i bk12: 32a 46406i bk13: 28a 46472i bk14: 28a 46475i bk15: 20a 46514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852029
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.156182
Bank_Level_Parallism_Col = 1.125661
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.014093
GrpLevelPara = 1.112742 

BW Util details:
bwutil = 0.017994 
total_CMD = 46572 
util_bw = 838 
Wasted_Col = 1005 
Wasted_Row = 541 
Idle = 44188 

BW Util Bottlenecks: 
RCDc_limit = 758 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 46572 
n_nop = 46031 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 419 
Row_Bus_Util =  0.002663 
CoL_Bus_Util = 0.008997 
Either_Row_CoL_Bus_Util = 0.011616 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.003697 
queue_avg = 0.122069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.122069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=46026 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0189
n_activity=3227 dram_eff=0.2727
bk0: 44a 46360i bk1: 40a 46427i bk2: 32a 46388i bk3: 40a 46379i bk4: 56a 46302i bk5: 16a 46501i bk6: 12a 46484i bk7: 24a 46416i bk8: 32a 46405i bk9: 20a 46474i bk10: 16a 46533i bk11: 20a 46489i bk12: 24a 46427i bk13: 32a 46377i bk14: 16a 46506i bk15: 16a 46509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213403
Bank_Level_Parallism_Col = 1.191294
Bank_Level_Parallism_Ready = 1.102041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163703 

BW Util details:
bwutil = 0.018895 
total_CMD = 46572 
util_bw = 880 
Wasted_Col = 882 
Wasted_Row = 422 
Idle = 44388 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46572 
n_nop = 46026 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.002276 
CoL_Bus_Util = 0.009448 
Either_Row_CoL_Bus_Util = 0.011724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.120158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=45990 n_act=67 n_pre=51 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01993
n_activity=3706 dram_eff=0.2504
bk0: 36a 46427i bk1: 32a 46406i bk2: 36a 46421i bk3: 28a 46435i bk4: 20a 46502i bk5: 28a 46413i bk6: 24a 46472i bk7: 56a 46279i bk8: 24a 46470i bk9: 24a 46493i bk10: 28a 46435i bk11: 20a 46478i bk12: 32a 46392i bk13: 8a 46551i bk14: 44a 46352i bk15: 24a 46419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864224
Row_Buffer_Locality_read = 0.864224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087880
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.006438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019926 
total_CMD = 46572 
util_bw = 928 
Wasted_Col = 1038 
Wasted_Row = 533 
Idle = 44073 

BW Util Bottlenecks: 
RCDc_limit = 728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46572 
n_nop = 45990 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 464 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.009963 
Either_Row_CoL_Bus_Util = 0.012497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.118719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=45968 n_act=70 n_pre=54 n_ref_event=4567177155082382276 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02061
n_activity=3749 dram_eff=0.2561
bk0: 20a 46460i bk1: 44a 46401i bk2: 8a 46522i bk3: 28a 46444i bk4: 44a 46365i bk5: 36a 46377i bk6: 4a 46551i bk7: 32a 46412i bk8: 40a 46373i bk9: 20a 46498i bk10: 44a 46421i bk11: 48a 46392i bk12: 40a 46355i bk13: 32a 46379i bk14: 24a 46416i bk15: 16a 46447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864583
Row_Buffer_Locality_read = 0.864583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106452
Bank_Level_Parallism_Col = 15.053783
Bank_Level_Parallism_Ready = 1.004158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.913856 

BW Util details:
bwutil = 0.020613 
total_CMD = 46572 
util_bw = 960 
Wasted_Col = 1083 
Wasted_Row = 527 
Idle = 44002 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46572 
n_nop = 45968 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 4567177155082382276 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 480 
Row_Bus_Util =  0.002663 
CoL_Bus_Util = 0.010307 
Either_Row_CoL_Bus_Util = 0.012969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.126041
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=46004 n_act=65 n_pre=49 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01958
n_activity=3066 dram_eff=0.2975
bk0: 36a 46423i bk1: 40a 46403i bk2: 24a 46473i bk3: 36a 46375i bk4: 12a 46481i bk5: 44a 46288i bk6: 40a 46384i bk7: 52a 46294i bk8: 12a 46492i bk9: 28a 46409i bk10: 8a 46505i bk11: 8a 46517i bk12: 28a 46429i bk13: 48a 46306i bk14: 24a 46454i bk15: 16a 46484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322717
Bank_Level_Parallism_Col = 1.303473
Bank_Level_Parallism_Ready = 1.137555
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266301 

BW Util details:
bwutil = 0.019583 
total_CMD = 46572 
util_bw = 912 
Wasted_Col = 847 
Wasted_Row = 442 
Idle = 44371 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46572 
n_nop = 46004 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002448 
CoL_Bus_Util = 0.009791 
Either_Row_CoL_Bus_Util = 0.012196 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.003521 
queue_avg = 0.137744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46572 n_nop=46080 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01666
n_activity=3027 dram_eff=0.2564
bk0: 32a 46410i bk1: 36a 46358i bk2: 44a 46388i bk3: 44a 46335i bk4: 20a 46466i bk5: 24a 46436i bk6: 20a 46519i bk7: 12a 46477i bk8: 16a 46483i bk9: 20a 46451i bk10: 20a 46451i bk11: 20a 46463i bk12: 12a 46520i bk13: 32a 46441i bk14: 16a 46516i bk15: 20a 46489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148465
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.017995
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016662 
total_CMD = 46572 
util_bw = 776 
Wasted_Col = 853 
Wasted_Row = 436 
Idle = 44507 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46572 
n_nop = 46080 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.002233 
CoL_Bus_Util = 0.008331 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0960448

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4997, Miss = 250, Miss_rate = 0.050, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 3339, Miss = 168, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3502, Miss = 232, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 3169, Miss = 208, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3457, Miss = 244, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 3282, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3255, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3286, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3194, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3255, Miss = 272, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3108, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3211, Miss = 209, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41055
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=41055
icnt_total_pkts_simt_to_mem=18372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5642
	minimum = 5
	maximum = 225
Network latency average = 17.5642
	minimum = 5
	maximum = 225
Slowest packet = 49535
Flit latency average = 17.5642
	minimum = 5
	maximum = 225
Slowest flit = 49535
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.178438
	minimum = 0.120923 (at node 1)
	maximum = 0.658313 (at node 15)
Accepted packet rate average = 0.178438
	minimum = 0.130072 (at node 20)
	maximum = 0.605807 (at node 15)
Injected flit rate average = 0.178438
	minimum = 0.120923 (at node 1)
	maximum = 0.658313 (at node 15)
Accepted flit rate average= 0.178438
	minimum = 0.130072 (at node 20)
	maximum = 0.605807 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.87562 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.125 (8 samples)
Network latency average = 6.87562 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.125 (8 samples)
Flit latency average = 6.87562 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0583307 (8 samples)
	minimum = 0.0278835 (8 samples)
	maximum = 0.170423 (8 samples)
Accepted packet rate average = 0.0583307 (8 samples)
	minimum = 0.0346419 (8 samples)
	maximum = 0.141661 (8 samples)
Injected flit rate average = 0.0583307 (8 samples)
	minimum = 0.0278835 (8 samples)
	maximum = 0.170423 (8 samples)
Accepted flit rate average = 0.0583307 (8 samples)
	minimum = 0.0346419 (8 samples)
	maximum = 0.141661 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 63418 (inst/sec)
gpgpu_simulation_rate = 336 (cycle/sec)
gpgpu_silicon_slowdown = 2976190x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 85899345935
gpu_sim_cycle = 33093
gpu_sim_insn = 1510919
gpu_ipc =      45.6568
gpu_tot_sim_cycle = 83500
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     132.0204
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.5244% 
gpu_tot_occupancy = 30.1202% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2902
partiton_level_parallism_total  =       0.7314
partiton_level_parallism_util =       1.8916
partiton_level_parallism_util_total  =       1.7436
L2_BW  =      99.8940 GB/Sec
L2_BW_total  =      55.3240 GB/Sec
gpu_total_sim_rate=36868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 7714, Miss = 3894, Miss_rate = 0.505, Pending_hits = 991, Reservation_fails = 9
	L1D_cache_core[1]: Access = 8922, Miss = 4417, Miss_rate = 0.495, Pending_hits = 1052, Reservation_fails = 33
	L1D_cache_core[2]: Access = 7374, Miss = 3620, Miss_rate = 0.491, Pending_hits = 976, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7743, Miss = 3813, Miss_rate = 0.492, Pending_hits = 974, Reservation_fails = 49
	L1D_cache_core[4]: Access = 8494, Miss = 4360, Miss_rate = 0.513, Pending_hits = 1051, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7716, Miss = 3867, Miss_rate = 0.501, Pending_hits = 1006, Reservation_fails = 6
	L1D_cache_core[6]: Access = 7849, Miss = 4089, Miss_rate = 0.521, Pending_hits = 1044, Reservation_fails = 162
	L1D_cache_core[7]: Access = 8746, Miss = 4414, Miss_rate = 0.505, Pending_hits = 1048, Reservation_fails = 4
	L1D_cache_core[8]: Access = 6885, Miss = 3384, Miss_rate = 0.492, Pending_hits = 962, Reservation_fails = 151
	L1D_cache_core[9]: Access = 8490, Miss = 4332, Miss_rate = 0.510, Pending_hits = 1098, Reservation_fails = 153
	L1D_cache_core[10]: Access = 7782, Miss = 3894, Miss_rate = 0.500, Pending_hits = 1025, Reservation_fails = 91
	L1D_cache_core[11]: Access = 7499, Miss = 3717, Miss_rate = 0.496, Pending_hits = 1006, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7126, Miss = 3677, Miss_rate = 0.516, Pending_hits = 958, Reservation_fails = 138
	L1D_cache_core[13]: Access = 7609, Miss = 3829, Miss_rate = 0.503, Pending_hits = 1046, Reservation_fails = 33
	L1D_cache_core[14]: Access = 7951, Miss = 4026, Miss_rate = 0.506, Pending_hits = 1065, Reservation_fails = 26
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59333
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 15302
	L1D_total_cache_reservation_fails = 855
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3002
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 128960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56040
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 128960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 855
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1069, 891, 1423, 1110, 1662, 1404, 1424, 1243, 1005, 870, 1060, 807, 683, 1171, 672, 1087, 1218, 990, 1240, 1197, 1428, 1063, 1053, 1169, 1356, 1825, 1115, 1073, 1324, 1157, 1354, 1366, 231, 220, 220, 231, 220, 209, 220, 231, 198, 220, 220, 220, 220, 220, 198, 231, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 19471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27669
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67348	W0_Idle:198902	W0_Scoreboard:1208198	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 221352 {8:27669,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4427040 {40:110676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 785 
max_icnt2mem_latency = 263 
maxmrqlatency = 529 
max_icnt2sh_latency = 69 
averagemflatency = 162 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 10 
mrq_lat_table:4167 	1638 	2288 	1344 	3600 	2107 	1088 	571 	68 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130162 	13734 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	59289 	1030 	634 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78439 	45817 	16559 	3166 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	166 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        36        24        28        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        37        40        44        20 
dram[2]:        44        40        48        36        36        24        20        20        20        40        40        40        32        48        28        32 
dram[3]:        36        44        44        68        40        27        28        24        52        24        32        32        32        64        36        32 
dram[4]:        60        40        52        44        28        20        28        16        44        44        32        68        48        36        29        32 
dram[5]:        36        45        52        36        28        20        24        20        28        64        40        32        28        40        36        24 
maximum service time to same row:
dram[0]:      7252      7391     11672     11722     13788      4773      6239      6413      7582      6424     12866      7148      7060      6843      7014      9307 
dram[1]:      7386     11871     10024     12599      5711     15068      5297      5676      6623      6610      7035      7721      6958      6746      6828      6169 
dram[2]:      9885      5075     10417     14113     13015     10331      5116      4412      6966      7349      7228      6996      6842      6919      7011      8942 
dram[3]:     10589      7389     11565      8026      5631      8963     11497      5384      7266      9867      7120      6994      6717      5989      6893      8942 
dram[4]:      7450      7431     14018      9777      5737      6209      5489      5388     11158      7418      7802      6927      7455      7520      8218      9791 
dram[5]:      6203      9238      6758      5122     13521      8125      5502      4396      8747      7328      6984      7003      6834      6929      6500      6970 
average row accesses per activate:
dram[0]: 15.333333 20.000000  9.933333 12.000000  8.529411 12.105263 10.000000  6.393939 13.818182 14.181818 22.666666 18.500000 12.333333 13.200000  8.642858 14.666667 
dram[1]: 14.230769 14.923077 13.421053 12.421053  8.000000  7.200000  5.257143  6.800000 13.818182 15.111111 28.799999 21.714285 11.153846 12.071428 12.454545  8.125000 
dram[2]: 16.090910 14.428572 11.777778 11.750000  9.333333  8.740741  8.458333  6.500000 10.500000 23.333334 15.555555 19.500000 11.461538 23.500000 10.470589  9.470589 
dram[3]: 14.090909 20.100000 13.928572 19.333334  7.320000 10.695652  7.310345  6.500000 13.454545 13.333333 17.777779 15.555555 11.214286 12.600000  8.333333  8.928572 
dram[4]: 16.714285 18.666666 17.000000 17.909090 10.333333  5.625000  7.147059  5.463415 21.142857 18.500000 17.714285 21.714285 12.076923 12.857142  8.736842  8.937500 
dram[5]: 13.533334 14.533334 10.565217 12.705882 12.066667  6.307693  9.217391  6.928571 15.200000 21.500000 21.000000 17.500000 13.714286 12.818182 10.000000 10.307693 
average row locality = 16874/1512 = 11.160053
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        10        19         0         0         0         0         0         0         1         2 
dram[1]:         0         2         3         2         7        13        17        17         0         0         0         0         1         0         4         6 
dram[2]:         1         2         2         1         6         9        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         1         2         3         6         7        15        21         0         0         0         0         1         1         4         1 
dram[4]:         2         0         1         1         6        12        22        17         0         0         0         0         1         0         4         3 
dram[5]:         1         1         4         3         7        10        18        13         0         0         0         0         0         0         3         0 
total dram writes = 373
min_bank_accesses = 0!
chip skew: 72/53 = 1.36
average mf latency per bank:
dram[0]:     none      none      113852     24775     34536     18157     23379     12889    none      none      none      none      none      none       99478     71509
dram[1]:     none       65388     52859     84121     22645     13963     14055     13349    none      none      none      none      416057    none       26813     17531
dram[2]:     119703     69333     71778    155177     27305     21400     17299     16872    none      none      none      none      417880    none       57036     38095
dram[3]:      58320    130923     65560     53214     23941     27669     15440     10922    none      none      none      none      394645    380065     28093     96899
dram[4]:      71232    none      149638    132823     26564     15699     11386     14389    none      none      none      none      392106    none       28454     36901
dram[5]:     139802    144570     36336     44956     23443     16399     13599     17298    none      none      none      none      none      none       41272    none  
maximum mf latency per bank:
dram[0]:        421       406       387       446       439       474       347       379       409       353       391       378       383       404       315       785
dram[1]:        376       407       410       488       358       502       383       409       341       341       366       330       369       348       333       346
dram[2]:        389       419       452       554       582       560       379       444       509       408       439       601       367       456       412       670
dram[3]:        510       441       499       559       481       476       336       361       354       384       333       367       354       341       369       433
dram[4]:        387       401       435       461       442       535       359       340       382       382       341       401       350       372       384       334
dram[5]:        472       448       520       454       475       523       439       350       385       382       440       432       354       387       405       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73935 n_act=238 n_pre=222 n_ref_event=0 n_req=2736 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0716
n_activity=13693 dram_eff=0.4034
bk0: 230a 76260i bk1: 180a 76394i bk2: 148a 76376i bk3: 244a 75693i bk4: 140a 76182i bk5: 220a 75719i bk6: 164a 76072i bk7: 192a 75498i bk8: 152a 76403i bk9: 156a 76419i bk10: 136a 76598i bk11: 148a 76548i bk12: 148a 76456i bk13: 132a 76526i bk14: 120a 76603i bk15: 172a 75560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915936
Row_Buffer_Locality_read = 0.926175
Row_Buffer_Locality_write = 0.407407
Bank_Level_Parallism = 1.704612
Bank_Level_Parallism_Col = 1.670622
Bank_Level_Parallism_Ready = 1.313627
write_to_read_ratio_blp_rw_average = 0.115875
GrpLevelPara = 1.426294 

BW Util details:
bwutil = 0.071601 
total_CMD = 77150 
util_bw = 5524 
Wasted_Col = 3569 
Wasted_Row = 1485 
Idle = 66572 

BW Util Bottlenecks: 
RCDc_limit = 1884 
RCDWRc_limit = 152 
WTRc_limit = 173 
RTWc_limit = 581 
CCDLc_limit = 1635 
rwq = 0 
CCDLc_limit_alone = 1537 
WTRc_limit_alone = 168 
RTWc_limit_alone = 488 

Commands details: 
total_CMD = 77150 
n_nop = 73935 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 2736 
total_req = 2762 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 2762 
Row_Bus_Util =  0.005962 
CoL_Bus_Util = 0.035800 
Either_Row_CoL_Bus_Util = 0.041672 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002177 
queue_avg = 0.783953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.783953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73794 n_act=272 n_pre=256 n_ref_event=0 n_req=2807 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.07362
n_activity=13879 dram_eff=0.4093
bk0: 184a 76344i bk1: 192a 76306i bk2: 252a 75949i bk3: 232a 75893i bk4: 160a 75880i bk5: 204a 75466i bk6: 168a 75506i bk7: 188a 75556i bk8: 152a 76413i bk9: 136a 76550i bk10: 144a 76603i bk11: 152a 76561i bk12: 144a 76407i bk13: 168a 76312i bk14: 132a 76568i bk15: 124a 76393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905237
Row_Buffer_Locality_read = 0.922401
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.693832
Bank_Level_Parallism_Col = 1.604625
Bank_Level_Parallism_Ready = 1.256132
write_to_read_ratio_blp_rw_average = 0.136515
GrpLevelPara = 1.431013 

BW Util details:
bwutil = 0.073623 
total_CMD = 77150 
util_bw = 5680 
Wasted_Col = 3775 
Wasted_Row = 1511 
Idle = 66184 

BW Util Bottlenecks: 
RCDc_limit = 1933 
RCDWRc_limit = 222 
WTRc_limit = 189 
RTWc_limit = 851 
CCDLc_limit = 1679 
rwq = 0 
CCDLc_limit_alone = 1522 
WTRc_limit_alone = 178 
RTWc_limit_alone = 705 

Commands details: 
total_CMD = 77150 
n_nop = 73794 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 272 
n_pre = 256 
n_ref = 0 
n_req = 2807 
total_req = 2840 

Dual Bus Interface Util: 
issued_total_row = 528 
issued_total_col = 2840 
Row_Bus_Util =  0.006844 
CoL_Bus_Util = 0.036811 
Either_Row_CoL_Bus_Util = 0.043500 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003576 
queue_avg = 0.722437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.722437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73830 n_act=255 n_pre=239 n_ref_event=0 n_req=2818 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.07362
n_activity=14419 dram_eff=0.3939
bk0: 176a 76470i bk1: 200a 76239i bk2: 208a 75972i bk3: 232a 75650i bk4: 188a 75963i bk5: 224a 75502i bk6: 188a 75259i bk7: 192a 75201i bk8: 84a 76509i bk9: 140a 76404i bk10: 140a 76388i bk11: 156a 76257i bk12: 148a 76450i bk13: 140a 76475i bk14: 176a 76232i bk15: 156a 76000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910930
Row_Buffer_Locality_read = 0.926492
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 1.859823
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.467533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073623 
total_CMD = 77150 
util_bw = 5680 
Wasted_Col = 3689 
Wasted_Row = 1646 
Idle = 66135 

BW Util Bottlenecks: 
RCDc_limit = 1863 
RCDWRc_limit = 218 
WTRc_limit = 173 
RTWc_limit = 763 
CCDLc_limit = 1642 
rwq = 0 
CCDLc_limit_alone = 1499 
WTRc_limit_alone = 163 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 77150 
n_nop = 73830 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 255 
n_pre = 239 
n_ref = 0 
n_req = 2818 
total_req = 2840 

Dual Bus Interface Util: 
issued_total_row = 494 
issued_total_col = 2840 
Row_Bus_Util =  0.006403 
CoL_Bus_Util = 0.036811 
Either_Row_CoL_Bus_Util = 0.043033 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.004217 
queue_avg = 1.045859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73755 n_act=265 n_pre=249 n_ref_event=4567177155082382276 n_req=2859 n_rd=2788 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07497
n_activity=14265 dram_eff=0.4055
bk0: 152a 76275i bk1: 200a 76270i bk2: 192a 75985i bk3: 228a 75907i bk4: 176a 75619i bk5: 236a 75650i bk6: 196a 75750i bk7: 204a 75107i bk8: 148a 76497i bk9: 120a 76603i bk10: 160a 76523i bk11: 140a 76628i bk12: 156a 76398i bk13: 188a 76292i bk14: 168a 76111i bk15: 124a 76395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909059
Row_Buffer_Locality_read = 0.923242
Row_Buffer_Locality_write = 0.352113
Bank_Level_Parallism = 1.753823
Bank_Level_Parallism_Col = 4.905988
Bank_Level_Parallism_Ready = 1.346378
write_to_read_ratio_blp_rw_average = 0.127693
GrpLevelPara = 1.407737 

BW Util details:
bwutil = 0.074971 
total_CMD = 77150 
util_bw = 5784 
Wasted_Col = 3854 
Wasted_Row = 1437 
Idle = 66075 

BW Util Bottlenecks: 
RCDc_limit = 1943 
RCDWRc_limit = 186 
WTRc_limit = 222 
RTWc_limit = 912 
CCDLc_limit = 1773 
rwq = 0 
CCDLc_limit_alone = 1606 
WTRc_limit_alone = 218 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 77150 
n_nop = 73755 
Read = 2788 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 265 
n_pre = 249 
n_ref = 4567177155082382276 
n_req = 2859 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 2892 
Row_Bus_Util =  0.006662 
CoL_Bus_Util = 0.037485 
Either_Row_CoL_Bus_Util = 0.044005 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.003240 
queue_avg = 0.811056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73771 n_act=266 n_pre=250 n_ref_event=0 n_req=2840 n_rd=2768 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.07448
n_activity=13840 dram_eff=0.4152
bk0: 232a 76076i bk1: 168a 76374i bk2: 216a 76013i bk3: 196a 76162i bk4: 148a 76106i bk5: 168a 75414i bk6: 224a 75130i bk7: 208a 75057i bk8: 148a 76481i bk9: 148a 76420i bk10: 124a 76569i bk11: 152a 76476i bk12: 156a 76505i bk13: 180a 76184i bk14: 160a 76160i bk15: 140a 76301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908451
Row_Buffer_Locality_read = 0.922327
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.823612
Bank_Level_Parallism_Col = 1.777290
Bank_Level_Parallism_Ready = 1.361188
write_to_read_ratio_blp_rw_average = 0.138858
GrpLevelPara = 1.556156 

BW Util details:
bwutil = 0.074478 
total_CMD = 77150 
util_bw = 5746 
Wasted_Col = 3597 
Wasted_Row = 1595 
Idle = 66212 

BW Util Bottlenecks: 
RCDc_limit = 1868 
RCDWRc_limit = 217 
WTRc_limit = 193 
RTWc_limit = 890 
CCDLc_limit = 1636 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 190 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 77150 
n_nop = 73771 
Read = 2768 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 266 
n_pre = 250 
n_ref = 0 
n_req = 2840 
total_req = 2873 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 2873 
Row_Bus_Util =  0.006688 
CoL_Bus_Util = 0.037239 
Either_Row_CoL_Bus_Util = 0.043798 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.002959 
queue_avg = 0.746468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746468
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77150 n_nop=73830 n_act=253 n_pre=237 n_ref_event=0 n_req=2814 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07373
n_activity=13665 dram_eff=0.4162
bk0: 200a 75917i bk1: 216a 76180i bk2: 236a 75562i bk3: 212a 76033i bk4: 176a 76051i bk5: 152a 75717i bk6: 192a 75553i bk7: 180a 75457i bk8: 152a 76379i bk9: 172a 76367i bk10: 168a 76264i bk11: 140a 76389i bk12: 96a 76691i bk13: 140a 76395i bk14: 176a 76106i bk15: 132a 76419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912935
Row_Buffer_Locality_read = 0.928832
Row_Buffer_Locality_write = 0.324324
Bank_Level_Parallism = 1.873276
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.448517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073727 
total_CMD = 77150 
util_bw = 5688 
Wasted_Col = 3576 
Wasted_Row = 1393 
Idle = 66493 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 198 
WTRc_limit = 157 
RTWc_limit = 918 
CCDLc_limit = 1652 
rwq = 0 
CCDLc_limit_alone = 1481 
WTRc_limit_alone = 151 
RTWc_limit_alone = 753 

Commands details: 
total_CMD = 77150 
n_nop = 73830 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 253 
n_pre = 237 
n_ref = 0 
n_req = 2814 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 490 
issued_total_col = 2844 
Row_Bus_Util =  0.006351 
CoL_Bus_Util = 0.036863 
Either_Row_CoL_Bus_Util = 0.043033 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.004217 
queue_avg = 0.896280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13432, Miss = 1266, Miss_rate = 0.094, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 12295, Miss = 1490, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12168, Miss = 1358, Miss_rate = 0.112, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 12068, Miss = 1440, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11798, Miss = 1341, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 12067, Miss = 1489, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 11412, Miss = 1412, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11713, Miss = 1492, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12165, Miss = 1451, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11901, Miss = 1398, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11671, Miss = 1437, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11671, Miss = 1383, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144361
L2_total_cache_misses = 16957
L2_total_cache_miss_rate = 0.1175
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=144361
icnt_total_pkts_simt_to_mem=61069
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22634
	minimum = 5
	maximum = 67
Network latency average = 8.22634
	minimum = 5
	maximum = 67
Slowest packet = 107630
Flit latency average = 8.22634
	minimum = 5
	maximum = 67
Slowest flit = 107630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.163404
	minimum = 0.068232 (at node 8)
	maximum = 0.271085 (at node 23)
Accepted packet rate average = 0.163404
	minimum = 0.104614 (at node 21)
	maximum = 0.236727 (at node 9)
Injected flit rate average = 0.163404
	minimum = 0.068232 (at node 8)
	maximum = 0.271085 (at node 23)
Accepted flit rate average= 0.163404
	minimum = 0.104614 (at node 21)
	maximum = 0.236727 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.0257 (9 samples)
	minimum = 5 (9 samples)
	maximum = 44.8889 (9 samples)
Network latency average = 7.0257 (9 samples)
	minimum = 5 (9 samples)
	maximum = 44.8889 (9 samples)
Flit latency average = 7.0257 (9 samples)
	minimum = 5 (9 samples)
	maximum = 44.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0700055 (9 samples)
	minimum = 0.0323667 (9 samples)
	maximum = 0.181608 (9 samples)
Accepted packet rate average = 0.0700055 (9 samples)
	minimum = 0.0424167 (9 samples)
	maximum = 0.152224 (9 samples)
Injected flit rate average = 0.0700055 (9 samples)
	minimum = 0.0323667 (9 samples)
	maximum = 0.181608 (9 samples)
Accepted flit rate average = 0.0700055 (9 samples)
	minimum = 0.0424167 (9 samples)
	maximum = 0.152224 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 59 sec (299 sec)
gpgpu_simulation_rate = 36868 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 3584229x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 51539607576
gpu_sim_cycle = 3535
gpu_sim_insn = 1211812
gpu_ipc =     342.8040
gpu_tot_sim_cycle = 87035
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     140.5816
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.6115% 
gpu_tot_occupancy = 32.4592% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4419
partiton_level_parallism_total  =       0.8008
partiton_level_parallism_util =       2.9531
partiton_level_parallism_util_total  =       1.8368
L2_BW  =      92.0441 GB/Sec
L2_BW_total  =      56.8154 GB/Sec
gpu_total_sim_rate=37998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 8430, Miss = 4466, Miss_rate = 0.530, Pending_hits = 1097, Reservation_fails = 14
	L1D_cache_core[1]: Access = 9558, Miss = 4925, Miss_rate = 0.515, Pending_hits = 1146, Reservation_fails = 194
	L1D_cache_core[2]: Access = 8002, Miss = 4120, Miss_rate = 0.515, Pending_hits = 1070, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8375, Miss = 4317, Miss_rate = 0.515, Pending_hits = 1068, Reservation_fails = 87
	L1D_cache_core[4]: Access = 9134, Miss = 4872, Miss_rate = 0.533, Pending_hits = 1145, Reservation_fails = 158
	L1D_cache_core[5]: Access = 8432, Miss = 4439, Miss_rate = 0.526, Pending_hits = 1113, Reservation_fails = 6
	L1D_cache_core[6]: Access = 8489, Miss = 4601, Miss_rate = 0.542, Pending_hits = 1138, Reservation_fails = 255
	L1D_cache_core[7]: Access = 9462, Miss = 4986, Miss_rate = 0.527, Pending_hits = 1154, Reservation_fails = 4
	L1D_cache_core[8]: Access = 7601, Miss = 3956, Miss_rate = 0.520, Pending_hits = 1068, Reservation_fails = 341
	L1D_cache_core[9]: Access = 9202, Miss = 4900, Miss_rate = 0.532, Pending_hits = 1203, Reservation_fails = 153
	L1D_cache_core[10]: Access = 8418, Miss = 4402, Miss_rate = 0.523, Pending_hits = 1120, Reservation_fails = 236
	L1D_cache_core[11]: Access = 8131, Miss = 4221, Miss_rate = 0.519, Pending_hits = 1102, Reservation_fails = 16
	L1D_cache_core[12]: Access = 7838, Miss = 4245, Miss_rate = 0.542, Pending_hits = 1064, Reservation_fails = 175
	L1D_cache_core[13]: Access = 8325, Miss = 4401, Miss_rate = 0.529, Pending_hits = 1151, Reservation_fails = 33
	L1D_cache_core[14]: Access = 8671, Miss = 4602, Miss_rate = 0.531, Pending_hits = 1170, Reservation_fails = 93
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67453
	L1D_total_cache_miss_rate = 0.5267
	L1D_total_cache_pending_hits = 16809
	L1D_total_cache_reservation_fails = 1765
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1507
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 312
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 598
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1156, 978, 1510, 1197, 1749, 1491, 1511, 1330, 1092, 957, 1147, 894, 770, 1258, 759, 1174, 1305, 1077, 1327, 1284, 1515, 1150, 1140, 1256, 1443, 1912, 1202, 1160, 1411, 1244, 1441, 1453, 318, 307, 307, 318, 296, 296, 307, 318, 285, 307, 307, 307, 307, 307, 285, 318, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 19471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28181
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72782	W0_Idle:207758	W0_Scoreboard:1234748	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 225448 {8:28181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4508960 {40:112724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 785 
max_icnt2mem_latency = 479 
maxmrqlatency = 529 
max_icnt2sh_latency = 69 
averagemflatency = 169 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 10 
mrq_lat_table:4177 	1639 	2288 	1344 	3600 	2107 	1088 	571 	68 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136013 	17573 	583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	61967 	2566 	2988 	2075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85227 	47720 	17410 	3792 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	170 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        36        24        28        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        37        40        44        20 
dram[2]:        44        40        48        36        36        24        20        20        20        40        40        40        32        48        28        32 
dram[3]:        36        44        44        68        40        27        28        24        52        24        32        32        32        64        36        32 
dram[4]:        60        40        52        44        28        20        28        16        44        44        32        68        48        36        29        32 
dram[5]:        36        45        52        36        28        20        24        20        28        64        40        32        28        40        36        24 
maximum service time to same row:
dram[0]:      7252      7391     11672     11722     13788      4773      6239      6413      7582      6424     12866      7148      7060      6843      7014      9307 
dram[1]:      7386     11871     10024     12599      5711     15068      5297      5676      6623      6610      7035      7721      6958      6746      6828      6169 
dram[2]:      9885      5075     10417     14113     13015     10331      5116      4412      6966      7349      7228      6996      6842      6919      7011      8942 
dram[3]:     10589      7389     11565      8026      5631      8963     11497      5384      7266      9867      7120      6994      6717      5989      6893      8942 
dram[4]:      7450      7431     14018      9777      5737      6209      5489      5388     11158      7418      7802      6927      7455      7520      8218      9791 
dram[5]:      6203      9238      6758      5122     13521      8125      5502      4396      8747      7328      6984      7003      6834      6929      6500      6970 
average row accesses per activate:
dram[0]: 14.500000 20.000000  9.933333 12.000000  8.529411 12.105263 10.000000  6.393939 13.818182 14.181818 22.666666 18.500000 12.333333 12.090909  8.642858 14.666667 
dram[1]: 14.230769 14.923077 12.800000 11.850000  8.000000  7.200000  5.257143  6.800000 13.818182 15.111111 28.799999 21.714285 10.428572 12.071428 12.454545  8.125000 
dram[2]: 16.090910 14.428572 11.210526 11.750000  9.333333  8.740741  8.458333  6.500000 10.500000 23.333334 15.555555 19.500000 11.461538 23.500000 10.470589  9.470589 
dram[3]: 14.090909 20.100000 13.928572 19.333334  7.320000 10.695652  7.310345  6.500000 13.454545 13.333333 17.777779 15.555555 10.533334 12.600000  8.333333  8.928572 
dram[4]: 16.714285 17.000000 17.000000 17.909090 10.333333  5.625000  6.971428  5.463415 21.142857 18.500000 17.714285 21.714285 12.076923 12.857142  8.736842  8.937500 
dram[5]: 13.533334 14.533334 10.565217 12.705882 12.066667  6.307693  9.217391  6.928571 15.200000 21.500000 21.000000 17.500000 13.714286 12.818182 10.000000 10.307693 
average row locality = 16885/1521 = 11.101249
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         1         0         1         6         4        10        10        19         0         0         0         0         0         0         1         2 
dram[1]:         0         2         4         3         7        13        17        17         0         0         0         0         2         0         4         6 
dram[2]:         1         2         2         1         6         9        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         1         2         3         6         7        15        21         0         0         0         0         3         1         4         1 
dram[4]:         2         2         1         1         6        12        24        17         0         0         0         0         1         0         4         3 
dram[5]:         1         1         4         3         7        10        18        13         0         0         0         0         0         0         3         0 
total dram writes = 383
min_bank_accesses = 0!
chip skew: 75/54 = 1.39
average mf latency per bank:
dram[0]:     147982    none      113852     24775     37089     19294     26761     14306    none      none      none      none      none      none       99478     71509
dram[1]:     none       65388     39644     56080     24701     15000     16023     15016    none      none      none      none      220521    none       26813     17531
dram[2]:     119703     69333     71778    155177     29534     22771     19525     19172    none      none      none      none      434671    none       57036     38095
dram[3]:      58320    130923     65560     53214     26595     29951     17411     12454    none      none      none      none      137891    403802     28093     96899
dram[4]:      71232     57624    149638    132823     28404     16767     11699     16045    none      none      none      none      413551    none       28454     36901
dram[5]:     139802    144570     36336     44956     25724     17808     15566     19507    none      none      none      none      none      none       41272    none  
maximum mf latency per bank:
dram[0]:        421       406       387       446       458       474       580       562       654       573       558       577       526       404       315       785
dram[1]:        376       407       410       488       523       502       431       409       568       618       556       487       483       398       333       346
dram[2]:        389       419       452       554       582       615       563       631       606       561       548       601       367       456       412       670
dram[3]:        510       441       499       559       538       542       349       448       512       568       505       523       354       436       369       433
dram[4]:        387       401       435       461       442       575       527       567       558       559       613       568       440       412       384       334
dram[5]:        472       448       520       454       541       523       484       408       552       538       559       566       456       415       405       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77194 n_act=240 n_pre=224 n_ref_event=0 n_req=2739 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=83 bw_util=0.06877
n_activity=13797 dram_eff=0.4008
bk0: 230a 79506i bk1: 180a 79658i bk2: 148a 79641i bk3: 244a 78958i bk4: 140a 79447i bk5: 220a 78985i bk6: 164a 79338i bk7: 192a 78764i bk8: 152a 79669i bk9: 156a 79685i bk10: 136a 79865i bk11: 148a 79815i bk12: 148a 79723i bk13: 132a 79774i bk14: 120a 79869i bk15: 172a 78826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915298
Row_Buffer_Locality_read = 0.926175
Row_Buffer_Locality_write = 0.403509
Bank_Level_Parallism = 1.701812
Bank_Level_Parallism_Col = 1.669454
Bank_Level_Parallism_Ready = 1.313288
write_to_read_ratio_blp_rw_average = 0.117416
GrpLevelPara = 1.425552 

BW Util details:
bwutil = 0.068767 
total_CMD = 80416 
util_bw = 5530 
Wasted_Col = 3583 
Wasted_Row = 1509 
Idle = 69794 

BW Util Bottlenecks: 
RCDc_limit = 1884 
RCDWRc_limit = 166 
WTRc_limit = 173 
RTWc_limit = 581 
CCDLc_limit = 1635 
rwq = 0 
CCDLc_limit_alone = 1537 
WTRc_limit_alone = 168 
RTWc_limit_alone = 488 

Commands details: 
total_CMD = 80416 
n_nop = 77194 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 83 
n_act = 240 
n_pre = 224 
n_ref = 0 
n_req = 2739 
total_req = 2765 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 2765 
Row_Bus_Util =  0.005770 
CoL_Bus_Util = 0.034384 
Either_Row_CoL_Bus_Util = 0.040067 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002173 
queue_avg = 0.752114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.752114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77048 n_act=275 n_pre=259 n_ref_event=0 n_req=2810 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.07078
n_activity=14016 dram_eff=0.4061
bk0: 184a 79610i bk1: 192a 79572i bk2: 252a 79192i bk3: 232a 79136i bk4: 160a 79145i bk5: 204a 78731i bk6: 168a 78771i bk7: 188a 78822i bk8: 152a 79680i bk9: 136a 79817i bk10: 144a 79870i bk11: 152a 79828i bk12: 144a 79651i bk13: 168a 79577i bk14: 132a 79834i bk15: 124a 79659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904270
Row_Buffer_Locality_read = 0.922401
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.689386
Bank_Level_Parallism_Col = 1.602605
Bank_Level_Parallism_Ready = 1.255594
write_to_read_ratio_blp_rw_average = 0.139400
GrpLevelPara = 1.429574 

BW Util details:
bwutil = 0.070782 
total_CMD = 80416 
util_bw = 5692 
Wasted_Col = 3799 
Wasted_Row = 1547 
Idle = 69378 

BW Util Bottlenecks: 
RCDc_limit = 1933 
RCDWRc_limit = 243 
WTRc_limit = 189 
RTWc_limit = 851 
CCDLc_limit = 1682 
rwq = 0 
CCDLc_limit_alone = 1525 
WTRc_limit_alone = 178 
RTWc_limit_alone = 705 

Commands details: 
total_CMD = 80416 
n_nop = 77048 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 275 
n_pre = 259 
n_ref = 0 
n_req = 2810 
total_req = 2846 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 2846 
Row_Bus_Util =  0.006640 
CoL_Bus_Util = 0.035391 
Either_Row_CoL_Bus_Util = 0.041882 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003563 
queue_avg = 0.693096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.693096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77093 n_act=256 n_pre=240 n_ref_event=0 n_req=2819 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.07066
n_activity=14471 dram_eff=0.3926
bk0: 176a 79737i bk1: 200a 79506i bk2: 208a 79219i bk3: 232a 78915i bk4: 188a 79228i bk5: 224a 78767i bk6: 188a 78525i bk7: 192a 78467i bk8: 84a 79775i bk9: 140a 79670i bk10: 140a 79654i bk11: 156a 79523i bk12: 148a 79716i bk13: 140a 79741i bk14: 176a 79498i bk15: 156a 79266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910607
Row_Buffer_Locality_read = 0.926492
Row_Buffer_Locality_write = 0.295775
Bank_Level_Parallism = 1.858221
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.467368
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070658 
total_CMD = 80416 
util_bw = 5682 
Wasted_Col = 3696 
Wasted_Row = 1658 
Idle = 69380 

BW Util Bottlenecks: 
RCDc_limit = 1863 
RCDWRc_limit = 225 
WTRc_limit = 173 
RTWc_limit = 763 
CCDLc_limit = 1642 
rwq = 0 
CCDLc_limit_alone = 1499 
WTRc_limit_alone = 163 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 80416 
n_nop = 77093 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 256 
n_pre = 240 
n_ref = 0 
n_req = 2819 
total_req = 2841 

Dual Bus Interface Util: 
issued_total_row = 496 
issued_total_col = 2841 
Row_Bus_Util =  0.006168 
CoL_Bus_Util = 0.035329 
Either_Row_CoL_Bus_Util = 0.041323 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.004213 
queue_avg = 1.003382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77017 n_act=266 n_pre=250 n_ref_event=4567177155082382276 n_req=2860 n_rd=2788 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.07198
n_activity=14317 dram_eff=0.4043
bk0: 152a 79540i bk1: 200a 79535i bk2: 192a 79250i bk3: 228a 79173i bk4: 176a 78885i bk5: 236a 78916i bk6: 196a 79016i bk7: 204a 78374i bk8: 148a 79764i bk9: 120a 79870i bk10: 160a 79790i bk11: 140a 79895i bk12: 156a 79642i bk13: 188a 79557i bk14: 168a 79376i bk15: 124a 79660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908741
Row_Buffer_Locality_read = 0.923242
Row_Buffer_Locality_write = 0.347222
Bank_Level_Parallism = 1.752220
Bank_Level_Parallism_Col = 4.901853
Bank_Level_Parallism_Ready = 1.346141
write_to_read_ratio_blp_rw_average = 0.128616
GrpLevelPara = 1.407305 

BW Util details:
bwutil = 0.071976 
total_CMD = 80416 
util_bw = 5788 
Wasted_Col = 3862 
Wasted_Row = 1449 
Idle = 69317 

BW Util Bottlenecks: 
RCDc_limit = 1943 
RCDWRc_limit = 193 
WTRc_limit = 222 
RTWc_limit = 912 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1607 
WTRc_limit_alone = 218 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 80416 
n_nop = 77017 
Read = 2788 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 266 
n_pre = 250 
n_ref = 4567177155082382276 
n_req = 2860 
total_req = 2894 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 2894 
Row_Bus_Util =  0.006417 
CoL_Bus_Util = 0.035988 
Either_Row_CoL_Bus_Util = 0.042268 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.003236 
queue_avg = 0.778116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77029 n_act=268 n_pre=252 n_ref_event=0 n_req=2843 n_rd=2768 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.07155
n_activity=13955 dram_eff=0.4123
bk0: 232a 79343i bk1: 168a 79621i bk2: 216a 79278i bk3: 196a 79427i bk4: 148a 79372i bk5: 168a 78680i bk6: 224a 78373i bk7: 208a 78322i bk8: 148a 79746i bk9: 148a 79685i bk10: 124a 79835i bk11: 152a 79742i bk12: 156a 79771i bk13: 180a 79451i bk14: 160a 79427i bk15: 140a 79568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907844
Row_Buffer_Locality_read = 0.922327
Row_Buffer_Locality_write = 0.373333
Bank_Level_Parallism = 1.820233
Bank_Level_Parallism_Col = 1.775717
Bank_Level_Parallism_Ready = 1.360690
write_to_read_ratio_blp_rw_average = 0.140601
GrpLevelPara = 1.555031 

BW Util details:
bwutil = 0.071553 
total_CMD = 80416 
util_bw = 5754 
Wasted_Col = 3612 
Wasted_Row = 1619 
Idle = 69431 

BW Util Bottlenecks: 
RCDc_limit = 1868 
RCDWRc_limit = 231 
WTRc_limit = 193 
RTWc_limit = 890 
CCDLc_limit = 1637 
rwq = 0 
CCDLc_limit_alone = 1457 
WTRc_limit_alone = 190 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 80416 
n_nop = 77029 
Read = 2768 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 2843 
total_req = 2877 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2877 
Row_Bus_Util =  0.006466 
CoL_Bus_Util = 0.035776 
Either_Row_CoL_Bus_Util = 0.042118 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.002952 
queue_avg = 0.716151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.716151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80416 n_nop=77096 n_act=253 n_pre=237 n_ref_event=0 n_req=2814 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07073
n_activity=13665 dram_eff=0.4162
bk0: 200a 79183i bk1: 216a 79446i bk2: 236a 78828i bk3: 212a 79299i bk4: 176a 79317i bk5: 152a 78983i bk6: 192a 78819i bk7: 180a 78723i bk8: 152a 79645i bk9: 172a 79633i bk10: 168a 79530i bk11: 140a 79655i bk12: 96a 79957i bk13: 140a 79661i bk14: 176a 79372i bk15: 132a 79685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912935
Row_Buffer_Locality_read = 0.928832
Row_Buffer_Locality_write = 0.324324
Bank_Level_Parallism = 1.873276
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.448517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070732 
total_CMD = 80416 
util_bw = 5688 
Wasted_Col = 3576 
Wasted_Row = 1393 
Idle = 69759 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 198 
WTRc_limit = 157 
RTWc_limit = 918 
CCDLc_limit = 1652 
rwq = 0 
CCDLc_limit_alone = 1481 
WTRc_limit_alone = 151 
RTWc_limit_alone = 753 

Commands details: 
total_CMD = 80416 
n_nop = 77096 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 253 
n_pre = 237 
n_ref = 0 
n_req = 2814 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 490 
issued_total_col = 2844 
Row_Bus_Util =  0.006093 
CoL_Bus_Util = 0.035366 
Either_Row_CoL_Bus_Util = 0.041285 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.004217 
queue_avg = 0.859879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.859879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16146, Miss = 1295, Miss_rate = 0.080, Pending_hits = 33, Reservation_fails = 500
L2_cache_bank[1]: Access = 12970, Miss = 1541, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12851, Miss = 1414, Miss_rate = 0.110, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 12744, Miss = 1479, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12481, Miss = 1389, Miss_rate = 0.111, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[5]: Access = 12743, Miss = 1537, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 12096, Miss = 1448, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12388, Miss = 1539, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12841, Miss = 1495, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12576, Miss = 1453, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12346, Miss = 1489, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12347, Miss = 1423, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 154529
L2_total_cache_misses = 17502
L2_total_cache_miss_rate = 0.1133
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.131
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=154529
icnt_total_pkts_simt_to_mem=69701
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.9142
	minimum = 5
	maximum = 408
Network latency average = 58.3941
	minimum = 5
	maximum = 381
Slowest packet = 207857
Flit latency average = 58.3941
	minimum = 5
	maximum = 381
Slowest flit = 208141
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.196972
	minimum = 0.150495 (at node 2)
	maximum = 0.767751 (at node 15)
Accepted packet rate average = 0.196972
	minimum = 0.155304 (at node 16)
	maximum = 0.73041 (at node 15)
Injected flit rate average = 0.196972
	minimum = 0.150495 (at node 2)
	maximum = 0.767751 (at node 15)
Accepted flit rate average= 0.196972
	minimum = 0.155304 (at node 16)
	maximum = 0.73041 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3146 (10 samples)
	minimum = 5 (10 samples)
	maximum = 81.2 (10 samples)
Network latency average = 12.1625 (10 samples)
	minimum = 5 (10 samples)
	maximum = 78.5 (10 samples)
Flit latency average = 12.1625 (10 samples)
	minimum = 5 (10 samples)
	maximum = 78.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0827022 (10 samples)
	minimum = 0.0441795 (10 samples)
	maximum = 0.240222 (10 samples)
Accepted packet rate average = 0.0827022 (10 samples)
	minimum = 0.0537054 (10 samples)
	maximum = 0.210043 (10 samples)
Injected flit rate average = 0.0827022 (10 samples)
	minimum = 0.0441795 (10 samples)
	maximum = 0.240222 (10 samples)
Accepted flit rate average = 0.0827022 (10 samples)
	minimum = 0.0537054 (10 samples)
	maximum = 0.210043 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 22 sec (322 sec)
gpgpu_simulation_rate = 37998 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 3703703x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 85899345935
gpu_sim_cycle = 117694
gpu_sim_insn = 2569542
gpu_ipc =      21.8324
gpu_tot_sim_cycle = 204729
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      72.3154
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.4328% 
gpu_tot_occupancy = 46.3060% 
max_total_param_size = 0
gpu_stall_dramfull = 209421
gpu_stall_icnt2sh    = 303037
partiton_level_parallism =       2.0898
partiton_level_parallism_total  =       1.5418
partiton_level_parallism_util =       2.4353
partiton_level_parallism_util_total  =       2.2718
L2_BW  =     187.9200 GB/Sec
L2_BW_total  =     132.1844 GB/Sec
gpu_total_sim_rate=15373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 27997, Miss = 20549, Miss_rate = 0.734, Pending_hits = 2943, Reservation_fails = 49243
	L1D_cache_core[1]: Access = 28543, Miss = 20533, Miss_rate = 0.719, Pending_hits = 2883, Reservation_fails = 47641
	L1D_cache_core[2]: Access = 27039, Miss = 19767, Miss_rate = 0.731, Pending_hits = 2747, Reservation_fails = 47027
	L1D_cache_core[3]: Access = 29184, Miss = 20974, Miss_rate = 0.719, Pending_hits = 2816, Reservation_fails = 42485
	L1D_cache_core[4]: Access = 29698, Miss = 21314, Miss_rate = 0.718, Pending_hits = 2923, Reservation_fails = 39022
	L1D_cache_core[5]: Access = 28490, Miss = 21115, Miss_rate = 0.741, Pending_hits = 2921, Reservation_fails = 53633
	L1D_cache_core[6]: Access = 29335, Miss = 21429, Miss_rate = 0.730, Pending_hits = 2889, Reservation_fails = 42834
	L1D_cache_core[7]: Access = 28421, Miss = 20440, Miss_rate = 0.719, Pending_hits = 2860, Reservation_fails = 48240
	L1D_cache_core[8]: Access = 28980, Miss = 21286, Miss_rate = 0.735, Pending_hits = 2911, Reservation_fails = 42710
	L1D_cache_core[9]: Access = 30611, Miss = 22231, Miss_rate = 0.726, Pending_hits = 3106, Reservation_fails = 47791
	L1D_cache_core[10]: Access = 28467, Miss = 20524, Miss_rate = 0.721, Pending_hits = 2854, Reservation_fails = 42313
	L1D_cache_core[11]: Access = 26321, Miss = 19110, Miss_rate = 0.726, Pending_hits = 2742, Reservation_fails = 43557
	L1D_cache_core[12]: Access = 27077, Miss = 20000, Miss_rate = 0.739, Pending_hits = 2805, Reservation_fails = 45480
	L1D_cache_core[13]: Access = 27790, Miss = 20388, Miss_rate = 0.734, Pending_hits = 2911, Reservation_fails = 49761
	L1D_cache_core[14]: Access = 30948, Miss = 22895, Miss_rate = 0.740, Pending_hits = 3231, Reservation_fails = 40384
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 312555
	L1D_total_cache_miss_rate = 0.7287
	L1D_total_cache_pending_hits = 43542
	L1D_total_cache_reservation_fails = 682121
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 681132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29616
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 378171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 259299
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120068
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378171

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 603782
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 94
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 77256
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2258, 1756, 2498, 2185, 2809, 2541, 2424, 2466, 2121, 1933, 2165, 1933, 1641, 2183, 1746, 2247, 2219, 2033, 2261, 2260, 2428, 2263, 2033, 2055, 2240, 2825, 2190, 2034, 2198, 2286, 2344, 2524, 318, 307, 307, 318, 296, 296, 307, 318, 285, 307, 307, 307, 307, 307, 285, 318, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 537030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176564
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 354828
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 354828
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:507480	W0_Idle:248993	W0_Scoreboard:3621420	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1412512 {8:176564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28250240 {40:706256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1712 
maxmrqlatency = 2078 
max_icnt2sh_latency = 314 
averagemflatency = 351 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 73 
avg_icnt2sh_latency = 83 
mrq_lat_table:15747 	5589 	7204 	6025 	13720 	11521 	8786 	7626 	4594 	1513 	197 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335751 	344502 	156937 	8035 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	186303 	33367 	50132 	39824 	5804 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112696 	82654 	54769 	62038 	331736 	201040 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	220 	185 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       104       116        97        73        52        80        72        84        96       108       124       116        96        80        65        56 
dram[1]:        88       100        86       108        52        72        64        56        80        92       112       112        80        96        56        56 
dram[2]:        96       100       112       112        76        68        60        68        88       105       112       124        96        72        68        68 
dram[3]:       112        96        59       120        64        58        40        60        88        96       112       128        84        76        49        52 
dram[4]:       120       112        96       112        52        72        68        55        88        84       124       108        84        80        68        64 
dram[5]:       100       116       104       116        72        76        60        84       100        80       108       124        84        96        56        66 
maximum service time to same row:
dram[0]:     12101     13560     16306     13950     13788     10331      7303      8426     11123     14746     26367     27052     16434     13510     16441     12496 
dram[1]:      9908     20299     23135     15003     16542     21172      9330      7243     11374     17246     27190     19704     13749     12524     18759     16841 
dram[2]:     11012     12219     16340     14944     13015     14316     10135      7342     25868     19414     27465     18978     11282     21232     14877     10749 
dram[3]:     11060     11806     19154     10575     21482     12246     14597      9489     18851     16127     26698     27259     20321     14401     18735     14457 
dram[4]:     14422     17684     14552     14057     15292     12813     12546     17187     18984     14272     19755     23586     14741     23060     11007     23390 
dram[5]:     15921     17545     13044     19978     13521     14661      6071     17975     13927     22653     25887     27008     25134     21575     10647     17393 
average row accesses per activate:
dram[0]: 12.345238 10.810526 12.724638 10.851064  9.490000 10.705882  8.782609  8.226277 14.957447 20.794117 24.642857 38.000000 12.948276 12.098361  8.103093 11.485714 
dram[1]: 11.146068 15.145162 13.000000 10.936171  9.523364  9.097345  6.937063  7.872180 14.480000 19.633333 35.277779 26.230770 11.208955 13.388889 10.179105 10.000000 
dram[2]: 12.250000 10.545455 12.783784 11.438202  8.913794 10.018518  8.699187  7.736111 17.222221 18.578947 21.709677 24.310345 11.841269 16.727272 11.191781  9.670455 
dram[3]: 11.341772 11.461538 14.048388 14.071428  9.697917 10.200000  7.712121  7.408759 16.634146 17.500000 29.666666 26.920000  9.942857 10.985294  9.068182  8.123712 
dram[4]: 11.909091 12.708333 13.233767 16.527273 10.195652  9.018182  7.931507  7.279412 21.593750 17.837837 22.833334 37.437500 12.763637 12.890909  8.108109  9.571428 
dram[5]: 13.319445 14.231884 10.656250 13.619719 10.662921  8.702703  8.134328  9.250000 17.750000 14.388889 36.117645 21.838709 14.086957 11.966666 10.261905 10.225352 
average row locality = 82529/7211 = 11.444876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        88        84        71        83        98       108       212       226        21        11        10         4        29        23        75        87 
dram[1]:        65        63        79        86        87       104       207       232        24        10         6        10        33        30        83        91 
dram[2]:        76        83        85        87       107       115       226       220        15        12        10        10        34        39        87        78 
dram[3]:        76        88        65        73        93       106       203       211        20        15         6        10        27        43        74        76 
dram[4]:        83        65        93        64        95       116       234       202        13        22        10         6        26        23        85        64 
dram[5]:        83        66        64        79       103       118       212       222        18        17         4        10        24        32        76        93 
total dram writes = 7332
bank skew: 234/4 = 58.50
chip skew: 1284/1186 = 1.08
average mf latency per bank:
dram[0]:      25334     31587     28883     30867     18440     20393      9168     11626    169272    299415    482288   1622614    166752    265394     25357     26830
dram[1]:      36432     39108     27075     28542     24009     21924     10755     10439    132295    283740    969836    599120    176212    181164     23286     24820
dram[2]:      34300     30364     27199     28494     22008     20377     11769     11510    212689    270743    593931    626789    172718    150004     24499     28032
dram[3]:      24440     25665     30037     28124     19017     19349      9342      9844    124336    192593    782341    560341    176061    115612     22975     24225
dram[4]:      30131     24913     25839     25340     20955     13663     10255      8213    244167     94335    607358    663560    215768    156197     24826     19674
dram[5]:      31371     32599     35602     27979     20665     18194     11726     10055    183128    177146   1459732    579300    238919    166565     28757     21223
maximum mf latency per bank:
dram[0]:       1942      1424      1677      1911      1595      1735      1814      2218      1564      1440      1493      1467      1471      1341      1515      1966
dram[1]:       1568      1527      1439      1678      1777      1588      1788      2093      1355      1486      1389      1606      1547      1607      1608      1544
dram[2]:       1636      1865      1528      1835      1617      1864      2957      1715      1368      1606      1471      1700      1500      1717      1265      1955
dram[3]:       1521      2063      1585      1314      1541      1739      2841      1658      1315      1561      1355      1654      1392      1699      1682      1446
dram[4]:       1902      1823      1750      1399      1420      1324      2174      2051      1393      1258      1441      1372      1895      1435      1494      1541
dram[5]:       2226      1435      1706      1979      1681      1746      2002      2333      1373      1352      1414      1376      1454      1497      1672      1465
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172226 n_act=1216 n_pre=1200 n_ref_event=0 n_req=13965 n_rd=13070 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.1545
n_activity=61054 dram_eff=0.4786
bk0: 970a 177256i bk1: 964a 178578i bk2: 828a 179424i bk3: 952a 176740i bk4: 876a 177582i bk5: 1008a 177093i bk6: 872a 176979i bk7: 976a 173991i bk8: 692a 184079i bk9: 700a 184015i bk10: 684a 184749i bk11: 644a 184926i bk12: 728a 181662i bk13: 720a 182982i bk14: 720a 178100i bk15: 736a 178179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913498
Row_Buffer_Locality_read = 0.939786
Row_Buffer_Locality_write = 0.529609
Bank_Level_Parallism = 3.348720
Bank_Level_Parallism_Col = 3.474597
Bank_Level_Parallism_Ready = 1.912275
write_to_read_ratio_blp_rw_average = 0.310634
GrpLevelPara = 2.107128 

BW Util details:
bwutil = 0.154468 
total_CMD = 189165 
util_bw = 29220 
Wasted_Col = 14070 
Wasted_Row = 6320 
Idle = 139555 

BW Util Bottlenecks: 
RCDc_limit = 6251 
RCDWRc_limit = 1741 
WTRc_limit = 1920 
RTWc_limit = 8107 
CCDLc_limit = 6724 
rwq = 0 
CCDLc_limit_alone = 5404 
WTRc_limit_alone = 1827 
RTWc_limit_alone = 6880 

Commands details: 
total_CMD = 189165 
n_nop = 172226 
Read = 13070 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 1216 
n_pre = 1200 
n_ref = 0 
n_req = 13965 
total_req = 14610 

Dual Bus Interface Util: 
issued_total_row = 2416 
issued_total_col = 14610 
Row_Bus_Util =  0.012772 
CoL_Bus_Util = 0.077234 
Either_Row_CoL_Bus_Util = 0.089546 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.005136 
queue_avg = 5.028044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172630 n_act=1213 n_pre=1197 n_ref_event=0 n_req=13596 n_rd=12724 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.1504
n_activity=59301 dram_eff=0.4799
bk0: 932a 178546i bk1: 892a 179149i bk2: 912a 178219i bk3: 956a 177984i bk4: 940a 178039i bk5: 948a 176995i bk6: 864a 175686i bk7: 904a 173801i bk8: 712a 183857i bk9: 584a 184930i bk10: 632a 184997i bk11: 676a 184926i bk12: 728a 181642i bk13: 700a 182769i bk14: 624a 181255i bk15: 720a 178520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911224
Row_Buffer_Locality_read = 0.940428
Row_Buffer_Locality_write = 0.485092
Bank_Level_Parallism = 3.313370
Bank_Level_Parallism_Col = 3.401245
Bank_Level_Parallism_Ready = 1.804927
write_to_read_ratio_blp_rw_average = 0.321294
GrpLevelPara = 2.054754 

BW Util details:
bwutil = 0.150430 
total_CMD = 189165 
util_bw = 28456 
Wasted_Col = 13925 
Wasted_Row = 6103 
Idle = 140681 

BW Util Bottlenecks: 
RCDc_limit = 5870 
RCDWRc_limit = 1746 
WTRc_limit = 1894 
RTWc_limit = 8261 
CCDLc_limit = 6617 
rwq = 0 
CCDLc_limit_alone = 5259 
WTRc_limit_alone = 1801 
RTWc_limit_alone = 6996 

Commands details: 
total_CMD = 189165 
n_nop = 172630 
Read = 12724 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 13596 
total_req = 14228 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 14228 
Row_Bus_Util =  0.012740 
CoL_Bus_Util = 0.075215 
Either_Row_CoL_Bus_Util = 0.087410 
Issued_on_Two_Bus_Simul_Util = 0.000544 
issued_two_Eff = 0.006229 
queue_avg = 4.636598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172016 n_act=1239 n_pre=1223 n_ref_event=0 n_req=14142 n_rd=13204 n_rd_L2_A=0 n_write=0 n_wr_bk=1602 bw_util=0.1565
n_activity=61248 dram_eff=0.4835
bk0: 916a 177630i bk1: 972a 176652i bk2: 880a 177885i bk3: 948a 176238i bk4: 952a 176375i bk5: 988a 177115i bk6: 928a 174416i bk7: 968a 173771i bk8: 612a 184618i bk9: 700a 183624i bk10: 668a 183996i bk11: 700a 184669i bk12: 724a 181766i bk13: 708a 180959i bk14: 756a 179275i bk15: 784a 177989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912671
Row_Buffer_Locality_read = 0.940397
Row_Buffer_Locality_write = 0.522388
Bank_Level_Parallism = 3.498205
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.936841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156541 
total_CMD = 189165 
util_bw = 29612 
Wasted_Col = 14249 
Wasted_Row = 6329 
Idle = 138975 

BW Util Bottlenecks: 
RCDc_limit = 6074 
RCDWRc_limit = 1747 
WTRc_limit = 2124 
RTWc_limit = 8944 
CCDLc_limit = 7035 
rwq = 0 
CCDLc_limit_alone = 5451 
WTRc_limit_alone = 1980 
RTWc_limit_alone = 7504 

Commands details: 
total_CMD = 189165 
n_nop = 172016 
Read = 13204 
Write = 0 
L2_Alloc = 0 
L2_WB = 1602 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 14142 
total_req = 14806 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 14806 
Row_Bus_Util =  0.013015 
CoL_Bus_Util = 0.078270 
Either_Row_CoL_Bus_Util = 0.090656 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.006939 
queue_avg = 5.165015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.16501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172674 n_act=1227 n_pre=1211 n_ref_event=4567177155082382276 n_req=13537 n_rd=12692 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.1497
n_activity=59185 dram_eff=0.4785
bk0: 840a 178905i bk1: 972a 176305i bk2: 828a 179085i bk3: 928a 179009i bk4: 860a 178145i bk5: 988a 177817i bk6: 892a 176616i bk7: 880a 173650i bk8: 672a 184213i bk9: 692a 184207i bk10: 620a 185322i bk11: 668a 185117i bk12: 676a 182065i bk13: 716a 182177i bk14: 736a 179648i bk15: 724a 179173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909729
Row_Buffer_Locality_read = 0.938229
Row_Buffer_Locality_write = 0.481657
Bank_Level_Parallism = 3.314041
Bank_Level_Parallism_Col = 4.145604
Bank_Level_Parallism_Ready = 1.826922
write_to_read_ratio_blp_rw_average = 0.314958
GrpLevelPara = 2.056520 

BW Util details:
bwutil = 0.149700 
total_CMD = 189165 
util_bw = 28318 
Wasted_Col = 13852 
Wasted_Row = 6220 
Idle = 140775 

BW Util Bottlenecks: 
RCDc_limit = 6042 
RCDWRc_limit = 1645 
WTRc_limit = 1838 
RTWc_limit = 8048 
CCDLc_limit = 6736 
rwq = 0 
CCDLc_limit_alone = 5256 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 6661 

Commands details: 
total_CMD = 189165 
n_nop = 172674 
Read = 12692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 1227 
n_pre = 1211 
n_ref = 4567177155082382276 
n_req = 13537 
total_req = 14159 

Dual Bus Interface Util: 
issued_total_row = 2438 
issued_total_col = 14159 
Row_Bus_Util =  0.012888 
CoL_Bus_Util = 0.074850 
Either_Row_CoL_Bus_Util = 0.087178 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.006428 
queue_avg = 4.656083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172695 n_act=1188 n_pre=1172 n_ref_event=0 n_req=13585 n_rd=12732 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.1502
n_activity=57517 dram_eff=0.494
bk0: 984a 177552i bk1: 864a 180531i bk2: 944a 177390i bk3: 860a 178496i bk4: 868a 178222i bk5: 912a 177391i bk6: 1000a 173771i bk7: 860a 175116i bk8: 684a 184091i bk9: 648a 184144i bk10: 680a 184641i bk11: 596a 185125i bk12: 684a 182352i bk13: 696a 182539i bk14: 828a 178077i bk15: 624a 180273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912992
Row_Buffer_Locality_read = 0.940544
Row_Buffer_Locality_write = 0.501759
Bank_Level_Parallism = 3.396648
Bank_Level_Parallism_Col = 3.472494
Bank_Level_Parallism_Ready = 1.880148
write_to_read_ratio_blp_rw_average = 0.319944
GrpLevelPara = 2.128451 

BW Util details:
bwutil = 0.150218 
total_CMD = 189165 
util_bw = 28416 
Wasted_Col = 13565 
Wasted_Row = 5729 
Idle = 141455 

BW Util Bottlenecks: 
RCDc_limit = 5738 
RCDWRc_limit = 1647 
WTRc_limit = 2167 
RTWc_limit = 8605 
CCDLc_limit = 6475 
rwq = 0 
CCDLc_limit_alone = 5112 
WTRc_limit_alone = 2053 
RTWc_limit_alone = 7356 

Commands details: 
total_CMD = 189165 
n_nop = 172695 
Read = 12732 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 1188 
n_pre = 1172 
n_ref = 0 
n_req = 13585 
total_req = 14208 

Dual Bus Interface Util: 
issued_total_row = 2360 
issued_total_col = 14208 
Row_Bus_Util =  0.012476 
CoL_Bus_Util = 0.075109 
Either_Row_CoL_Bus_Util = 0.087067 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.005950 
queue_avg = 4.839061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189165 n_nop=172620 n_act=1165 n_pre=1149 n_ref_event=0 n_req=13704 n_rd=12836 n_rd_L2_A=0 n_write=0 n_wr_bk=1497 bw_util=0.1515
n_activity=58733 dram_eff=0.4881
bk0: 904a 178342i bk1: 932a 181051i bk2: 964a 177821i bk3: 912a 178689i bk4: 876a 176423i bk5: 880a 177937i bk6: 944a 174459i bk7: 888a 174984i bk8: 700a 184486i bk9: 768a 184056i bk10: 612a 184627i bk11: 672a 183924i bk12: 632a 183928i bk13: 692a 182451i bk14: 800a 179358i bk15: 660a 179835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915572
Row_Buffer_Locality_read = 0.943051
Row_Buffer_Locality_write = 0.509217
Bank_Level_Parallism = 3.320679
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.837765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151540 
total_CMD = 189165 
util_bw = 28666 
Wasted_Col = 13803 
Wasted_Row = 5627 
Idle = 141069 

BW Util Bottlenecks: 
RCDc_limit = 5661 
RCDWRc_limit = 1684 
WTRc_limit = 2018 
RTWc_limit = 9064 
CCDLc_limit = 6787 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 1910 
RTWc_limit_alone = 7731 

Commands details: 
total_CMD = 189165 
n_nop = 172620 
Read = 12836 
Write = 0 
L2_Alloc = 0 
L2_WB = 1497 
n_act = 1165 
n_pre = 1149 
n_ref = 0 
n_req = 13704 
total_req = 14333 

Dual Bus Interface Util: 
issued_total_row = 2314 
issued_total_col = 14333 
Row_Bus_Util =  0.012233 
CoL_Bus_Util = 0.075770 
Either_Row_CoL_Bus_Util = 0.087463 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.006165 
queue_avg = 4.993059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73492, Miss = 7249, Miss_rate = 0.099, Pending_hits = 43, Reservation_fails = 502
L2_cache_bank[1]: Access = 71419, Miss = 7604, Miss_rate = 0.106, Pending_hits = 12, Reservation_fails = 4
L2_cache_bank[2]: Access = 70537, Miss = 7199, Miss_rate = 0.102, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 71099, Miss = 7308, Miss_rate = 0.103, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[4]: Access = 70583, Miss = 7336, Miss_rate = 0.104, Pending_hits = 41, Reservation_fails = 232
L2_cache_bank[5]: Access = 69950, Miss = 7741, Miss_rate = 0.111, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[6]: Access = 69354, Miss = 6934, Miss_rate = 0.100, Pending_hits = 10, Reservation_fails = 3
L2_cache_bank[7]: Access = 69443, Miss = 7511, Miss_rate = 0.108, Pending_hits = 19, Reservation_fails = 6
L2_cache_bank[8]: Access = 70930, Miss = 7606, Miss_rate = 0.107, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 68657, Miss = 6824, Miss_rate = 0.099, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[10]: Access = 70373, Miss = 7277, Miss_rate = 0.103, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[11]: Access = 69850, Miss = 7296, Miss_rate = 0.104, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 845687
L2_total_cache_misses = 87885
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 69
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 674344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
L2_cache_data_port_util = 0.310
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=845687
icnt_total_pkts_simt_to_mem=315710
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.4135
	minimum = 5
	maximum = 513
Network latency average = 71.7039
	minimum = 5
	maximum = 513
Slowest packet = 530995
Flit latency average = 71.7012
	minimum = 5
	maximum = 513
Slowest flit = 531008
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.2949
	minimum = 0.126956 (at node 11)
	maximum = 0.496618 (at node 16)
Accepted packet rate average = 0.2949
	minimum = 0.170238 (at node 24)
	maximum = 0.441297 (at node 14)
Injected flit rate average = 0.294916
	minimum = 0.126982 (at node 11)
	maximum = 0.496618 (at node 16)
Accepted flit rate average= 0.294916
	minimum = 0.170289 (at node 24)
	maximum = 0.441297 (at node 14)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3235 (11 samples)
	minimum = 5 (11 samples)
	maximum = 120.455 (11 samples)
Network latency average = 17.5754 (11 samples)
	minimum = 5 (11 samples)
	maximum = 118 (11 samples)
Flit latency average = 17.5751 (11 samples)
	minimum = 5 (11 samples)
	maximum = 118 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.101993 (11 samples)
	minimum = 0.0517047 (11 samples)
	maximum = 0.263531 (11 samples)
Accepted packet rate average = 0.101993 (11 samples)
	minimum = 0.0642993 (11 samples)
	maximum = 0.231066 (11 samples)
Injected flit rate average = 0.101994 (11 samples)
	minimum = 0.051707 (11 samples)
	maximum = 0.263531 (11 samples)
Accepted flit rate average = 0.101994 (11 samples)
	minimum = 0.0643039 (11 samples)
	maximum = 0.231066 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 3 sec (963 sec)
gpgpu_simulation_rate = 15373 (inst/sec)
gpgpu_simulation_rate = 212 (cycle/sec)
gpgpu_silicon_slowdown = 4716981x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 51539607576
gpu_sim_cycle = 3414
gpu_sim_insn = 1431682
gpu_ipc =     419.3562
gpu_tot_sim_cycle = 208143
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      78.0076
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.0304% 
gpu_tot_occupancy = 46.9002% 
max_total_param_size = 0
gpu_stall_dramfull = 209421
gpu_stall_icnt2sh    = 303130
partiton_level_parallism =       2.5495
partiton_level_parallism_total  =       1.5584
partiton_level_parallism_util =       3.1108
partiton_level_parallism_util_total  =       2.2884
L2_BW  =      95.9813 GB/Sec
L2_BW_total  =     131.5906 GB/Sec
gpu_total_sim_rate=16450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 28717, Miss = 21125, Miss_rate = 0.736, Pending_hits = 3051, Reservation_fails = 49264
	L1D_cache_core[1]: Access = 29183, Miss = 21045, Miss_rate = 0.721, Pending_hits = 2977, Reservation_fails = 47760
	L1D_cache_core[2]: Access = 27759, Miss = 20343, Miss_rate = 0.733, Pending_hits = 2855, Reservation_fails = 47234
	L1D_cache_core[3]: Access = 29824, Miss = 21486, Miss_rate = 0.720, Pending_hits = 2912, Reservation_fails = 42557
	L1D_cache_core[4]: Access = 30338, Miss = 21826, Miss_rate = 0.719, Pending_hits = 3019, Reservation_fails = 39022
	L1D_cache_core[5]: Access = 29210, Miss = 21691, Miss_rate = 0.743, Pending_hits = 3029, Reservation_fails = 53667
	L1D_cache_core[6]: Access = 30055, Miss = 22005, Miss_rate = 0.732, Pending_hits = 2997, Reservation_fails = 42834
	L1D_cache_core[7]: Access = 29061, Miss = 20952, Miss_rate = 0.721, Pending_hits = 2956, Reservation_fails = 48351
	L1D_cache_core[8]: Access = 29700, Miss = 21862, Miss_rate = 0.736, Pending_hits = 3019, Reservation_fails = 42710
	L1D_cache_core[9]: Access = 31251, Miss = 22743, Miss_rate = 0.728, Pending_hits = 3202, Reservation_fails = 47822
	L1D_cache_core[10]: Access = 29107, Miss = 21036, Miss_rate = 0.723, Pending_hits = 2948, Reservation_fails = 42533
	L1D_cache_core[11]: Access = 27041, Miss = 19686, Miss_rate = 0.728, Pending_hits = 2849, Reservation_fails = 43557
	L1D_cache_core[12]: Access = 27797, Miss = 20576, Miss_rate = 0.740, Pending_hits = 2912, Reservation_fails = 45483
	L1D_cache_core[13]: Access = 28510, Miss = 20964, Miss_rate = 0.735, Pending_hits = 3019, Reservation_fails = 49761
	L1D_cache_core[14]: Access = 31588, Miss = 23407, Miss_rate = 0.741, Pending_hits = 3327, Reservation_fails = 40384
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 320747
	L1D_total_cache_miss_rate = 0.7304
	L1D_total_cache_pending_hits = 45072
	L1D_total_cache_reservation_fails = 682939
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3037
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61350
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16312
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 61350

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 434
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1294
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2345, 1843, 2585, 2272, 2896, 2628, 2511, 2553, 2208, 2020, 2252, 2020, 1728, 2270, 1833, 2334, 2306, 2120, 2348, 2347, 2515, 2350, 2120, 2142, 2327, 2912, 2277, 2121, 2285, 2373, 2431, 2611, 405, 394, 394, 405, 383, 383, 394, 405, 372, 394, 394, 394, 394, 394, 372, 405, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 537117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177076
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 354915
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 354915
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:513064	W0_Idle:262111	W0_Scoreboard:3642748	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1416608 {8:177076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28332160 {40:708304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1712 
maxmrqlatency = 2078 
max_icnt2sh_latency = 314 
averagemflatency = 350 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 73 
avg_icnt2sh_latency = 83 
mrq_lat_table:15923 	5660 	7297 	6047 	13791 	11552 	8786 	7626 	4594 	1513 	197 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	341904 	348130 	157396 	8035 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	190236 	35712 	51335 	41047 	5804 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117959 	85093 	55139 	62456 	333486 	201040 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	225 	187 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       104       116        97        73        52        80        72        84        96       108       124       116        96        80        65        56 
dram[1]:        88       100        86       108        52        72        64        56        80        92       112       112        80        96        56        56 
dram[2]:        96       100       112       112        76        68        60        68        88       105       112       124        96        72        68        68 
dram[3]:       112        96        59       120        64        58        40        60        88        96       112       128        84        76        49        52 
dram[4]:       120       112        96       112        52        72        68        55        96        84       124       108        84        80        68        64 
dram[5]:       100       116       104       116        72        76        60        84       100        80       108       124        84        96        56        66 
maximum service time to same row:
dram[0]:     12101     13560     16306     13950     13788     10331      7303      8426     11123     14746     26367     27052     16434     13510     16441     12496 
dram[1]:      9908     20299     23135     15003     16542     21172      9330      7243     11374     17246     27190     19704     13749     12524     18759     16841 
dram[2]:     11012     12219     16340     14944     13015     14316     10135      7342     25868     19414     27465     18978     11282     21232     14877     10749 
dram[3]:     11060     11806     19154     10575     21482     12246     14597      9489     18851     16127     26698     27259     20321     14401     18735     14457 
dram[4]:     14422     17684     14552     14057     15292     12813     12546     17187     18984     14272     19755     23586     14741     23060     11007     23390 
dram[5]:     15921     17545     13044     19978     13521     14661      6071     17975     13927     22653     25887     27008     25134     21575     10647     17393 
average row accesses per activate:
dram[0]: 12.345238 10.810526 12.724638 10.851064  9.500000 10.705882  8.782609  8.226277 15.312500 20.657143 24.206896 36.111111 12.948276 11.919354  8.103093 11.514286 
dram[1]: 11.146068 15.145162 12.842105 10.831579  9.523364  9.097345  6.937063  7.872180 15.058824 19.387096 33.842106 25.555555 11.208955 13.163636 10.179105 10.000000 
dram[2]: 12.250000 10.545455 12.626667 11.438202  8.913794 10.018518  8.699187  7.689655 17.405405 18.717949 21.406250 24.448277 11.841269 16.727272 11.205480  9.670455 
dram[3]: 11.341772 11.461538 14.048388 13.887324  9.697917 10.200000  7.712121  7.408759 17.000000 17.756098 28.863636 26.346153  9.942857 10.985294  8.977528  8.134021 
dram[4]: 11.909091 12.547945 13.233767 16.527273 10.195652  9.018182  7.931507  7.279412 21.666666 18.421053 22.354839 35.470589 12.763637 12.890909  8.108109  9.585714 
dram[5]: 13.319445 14.042857 10.556701 13.444445 10.662921  8.702703  8.134328  9.250000 18.195122 14.709091 34.333332 21.531250 14.086957 11.966666 10.285714 10.225352 
average row locality = 82993/7246 = 11.453629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        88        84        71        83        98       108       212       226        21        11        10         4        29        24        75        90 
dram[1]:        65        63        81        88        87       104       207       232        24        10         6        10        33        32        83        91 
dram[2]:        76        83        86        87       107       115       226       222        15        12        10        10        34        39        89        78 
dram[3]:        76        88        65        74        93       106       203       211        20        15         6        10        27        43        76        77 
dram[4]:        83        67        93        64        95       116       234       202        13        22        10         6        26        23        85        66 
dram[5]:        83        68        65        80       103       118       212       222        18        17         4        10        24        32        79        93 
total dram writes = 7362
bank skew: 234/4 = 58.50
chip skew: 1289/1190 = 1.08
average mf latency per bank:
dram[0]:      25334     31587     28883     30867     18549     20515      9388     11748    208566    304493    488288   1632586    167862    255019     25357     25935
dram[1]:      36432     39108     26407     27894     24146     22045     10884     10544    134909    288997    976576    603186    176835    170344     23286     24820
dram[2]:      34300     30364     26883     28494     22126     20498     11889     11528    216404    275472    598055    631080    173225    150416     23949     28032
dram[3]:      24440     25665     30037     27744     19165     19526      9468      9956    127191    196491    788608    564391    176697    115979     22370     23910
dram[4]:      30131     24169     25839     25340     21061     13775     10368      8352    248745     97014    611396    670147    216443    156869     24826     19078
dram[5]:      31371     31640     35055     27629     20820     18318     11857     10175    186235    180328   1470252    583116    239590    167090     27665     21223
maximum mf latency per bank:
dram[0]:       1942      1424      1677      1911      1595      1735      1814      2218      1564      1440      1493      1467      1471      1341      1515      1966
dram[1]:       1568      1527      1439      1678      1777      1588      1788      2093      1355      1486      1389      1606      1547      1607      1608      1544
dram[2]:       1636      1865      1528      1835      1617      1864      2957      1715      1368      1606      1471      1700      1500      1717      1265      1955
dram[3]:       1521      2063      1585      1314      1541      1739      2841      1658      1315      1561      1355      1654      1392      1699      1682      1446
dram[4]:       1902      1823      1750      1399      1420      1324      2174      2051      1393      1258      1441      1372      1895      1435      1494      1541
dram[5]:       2226      1435      1706      1979      1681      1746      2002      2333      1373      1352      1414      1376      1454      1497      1672      1465
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175301 n_act=1221 n_pre=1205 n_ref_event=0 n_req=14033 n_rd=13134 n_rd_L2_A=0 n_write=0 n_wr_bk=1545 bw_util=0.1527
n_activity=61505 dram_eff=0.4773
bk0: 970a 180407i bk1: 964a 181731i bk2: 828a 182577i bk3: 952a 179893i bk4: 876a 180729i bk5: 1008a 180248i bk6: 872a 180136i bk7: 976a 177149i bk8: 724a 187140i bk9: 716a 187112i bk10: 696a 187861i bk11: 648a 188049i bk12: 728a 184814i bk13: 720a 186114i bk14: 720a 181251i bk15: 736a 181327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913561
Row_Buffer_Locality_read = 0.939775
Row_Buffer_Locality_write = 0.530590
Bank_Level_Parallism = 3.336254
Bank_Level_Parallism_Col = 3.461785
Bank_Level_Parallism_Ready = 1.908082
write_to_read_ratio_blp_rw_average = 0.309412
GrpLevelPara = 2.101754 

BW Util details:
bwutil = 0.152653 
total_CMD = 192319 
util_bw = 29358 
Wasted_Col = 14181 
Wasted_Row = 6368 
Idle = 142412 

BW Util Bottlenecks: 
RCDc_limit = 6295 
RCDWRc_limit = 1748 
WTRc_limit = 1937 
RTWc_limit = 8114 
CCDLc_limit = 6768 
rwq = 0 
CCDLc_limit_alone = 5448 
WTRc_limit_alone = 1844 
RTWc_limit_alone = 6887 

Commands details: 
total_CMD = 192319 
n_nop = 175301 
Read = 13134 
Write = 0 
L2_Alloc = 0 
L2_WB = 1545 
n_act = 1221 
n_pre = 1205 
n_ref = 0 
n_req = 14033 
total_req = 14679 

Dual Bus Interface Util: 
issued_total_row = 2426 
issued_total_col = 14679 
Row_Bus_Util =  0.012614 
CoL_Bus_Util = 0.076326 
Either_Row_CoL_Bus_Util = 0.088488 
Issued_on_Two_Bus_Simul_Util = 0.000452 
issued_two_Eff = 0.005112 
queue_avg = 4.948601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175692 n_act=1220 n_pre=1204 n_ref_event=0 n_req=13671 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=1510 bw_util=0.1488
n_activity=59892 dram_eff=0.4777
bk0: 932a 181698i bk1: 892a 182303i bk2: 912a 181351i bk3: 956a 181115i bk4: 940a 181194i bk5: 948a 180151i bk6: 864a 178843i bk7: 904a 176958i bk8: 756a 186919i bk9: 596a 188042i bk10: 640a 188113i bk11: 684a 188041i bk12: 728a 184793i bk13: 700a 185899i bk14: 624a 184406i bk15: 720a 181672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911199
Row_Buffer_Locality_read = 0.940450
Row_Buffer_Locality_write = 0.483429
Bank_Level_Parallism = 3.298067
Bank_Level_Parallism_Col = 3.387041
Bank_Level_Parallism_Ready = 1.800569
write_to_read_ratio_blp_rw_average = 0.320094
GrpLevelPara = 2.048652 

BW Util details:
bwutil = 0.148774 
total_CMD = 192319 
util_bw = 28612 
Wasted_Col = 14041 
Wasted_Row = 6176 
Idle = 143490 

BW Util Bottlenecks: 
RCDc_limit = 5910 
RCDWRc_limit = 1767 
WTRc_limit = 1894 
RTWc_limit = 8261 
CCDLc_limit = 6676 
rwq = 0 
CCDLc_limit_alone = 5318 
WTRc_limit_alone = 1801 
RTWc_limit_alone = 6996 

Commands details: 
total_CMD = 192319 
n_nop = 175692 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1510 
n_act = 1220 
n_pre = 1204 
n_ref = 0 
n_req = 13671 
total_req = 14306 

Dual Bus Interface Util: 
issued_total_row = 2424 
issued_total_col = 14306 
Row_Bus_Util =  0.012604 
CoL_Bus_Util = 0.074387 
Either_Row_CoL_Bus_Util = 0.086455 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.006195 
queue_avg = 4.563267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175090 n_act=1244 n_pre=1228 n_ref_event=0 n_req=14209 n_rd=13268 n_rd_L2_A=0 n_write=0 n_wr_bk=1608 bw_util=0.1547
n_activity=61726 dram_eff=0.482
bk0: 916a 180784i bk1: 972a 179807i bk2: 880a 181017i bk3: 948a 179392i bk4: 952a 179529i bk5: 988a 180269i bk6: 928a 177571i bk7: 968a 176904i bk8: 636a 187708i bk9: 724a 186713i bk10: 680a 187104i bk11: 704a 187814i bk12: 724a 184918i bk13: 708a 184112i bk14: 756a 182426i bk15: 784a 181143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912731
Row_Buffer_Locality_read = 0.940458
Row_Buffer_Locality_write = 0.521785
Bank_Level_Parallism = 3.484288
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.932460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154701 
total_CMD = 192319 
util_bw = 29752 
Wasted_Col = 14346 
Wasted_Row = 6388 
Idle = 141833 

BW Util Bottlenecks: 
RCDc_limit = 6110 
RCDWRc_limit = 1761 
WTRc_limit = 2124 
RTWc_limit = 8944 
CCDLc_limit = 7082 
rwq = 0 
CCDLc_limit_alone = 5498 
WTRc_limit_alone = 1980 
RTWc_limit_alone = 7504 

Commands details: 
total_CMD = 192319 
n_nop = 175090 
Read = 13268 
Write = 0 
L2_Alloc = 0 
L2_WB = 1608 
n_act = 1244 
n_pre = 1228 
n_ref = 0 
n_req = 14209 
total_req = 14876 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 14876 
Row_Bus_Util =  0.012854 
CoL_Bus_Util = 0.077351 
Either_Row_CoL_Bus_Util = 0.089586 
Issued_on_Two_Bus_Simul_Util = 0.000619 
issued_two_Eff = 0.006907 
queue_avg = 5.082972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175728 n_act=1233 n_pre=1217 n_ref_event=4567177155082382276 n_req=13624 n_rd=12776 n_rd_L2_A=0 n_write=0 n_wr_bk=1471 bw_util=0.1482
n_activity=59727 dram_eff=0.4771
bk0: 840a 182056i bk1: 972a 179458i bk2: 828a 182239i bk3: 928a 182144i bk4: 860a 181299i bk5: 988a 180973i bk6: 892a 179773i bk7: 880a 176808i bk8: 704a 187289i bk9: 720a 187289i bk10: 632a 188430i bk11: 680a 188221i bk12: 676a 185215i bk13: 716a 185329i bk14: 736a 182778i bk15: 724a 182324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909865
Row_Buffer_Locality_read = 0.938322
Row_Buffer_Locality_write = 0.481132
Bank_Level_Parallism = 3.299732
Bank_Level_Parallism_Col = 4.126907
Bank_Level_Parallism_Ready = 1.821854
write_to_read_ratio_blp_rw_average = 0.313432
GrpLevelPara = 2.050855 

BW Util details:
bwutil = 0.148160 
total_CMD = 192319 
util_bw = 28494 
Wasted_Col = 13955 
Wasted_Row = 6277 
Idle = 143593 

BW Util Bottlenecks: 
RCDc_limit = 6080 
RCDWRc_limit = 1659 
WTRc_limit = 1838 
RTWc_limit = 8049 
CCDLc_limit = 6791 
rwq = 0 
CCDLc_limit_alone = 5311 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 6662 

Commands details: 
total_CMD = 192319 
n_nop = 175728 
Read = 12776 
Write = 0 
L2_Alloc = 0 
L2_WB = 1471 
n_act = 1233 
n_pre = 1217 
n_ref = 4567177155082382276 
n_req = 13624 
total_req = 14247 

Dual Bus Interface Util: 
issued_total_row = 2450 
issued_total_col = 14247 
Row_Bus_Util =  0.012739 
CoL_Bus_Util = 0.074080 
Either_Row_CoL_Bus_Util = 0.086268 
Issued_on_Two_Bus_Simul_Util = 0.000551 
issued_two_Eff = 0.006389 
queue_avg = 4.583905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5839
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175759 n_act=1193 n_pre=1177 n_ref_event=0 n_req=13663 n_rd=12808 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.1486
n_activity=57968 dram_eff=0.493
bk0: 984a 180707i bk1: 864a 183663i bk2: 944a 180543i bk3: 860a 181649i bk4: 868a 181375i bk5: 912a 180545i bk6: 1000a 176926i bk7: 860a 178271i bk8: 708a 187182i bk9: 688a 187206i bk10: 688a 187758i bk11: 600a 188247i bk12: 684a 185504i bk13: 696a 185691i bk14: 828a 181231i bk15: 624a 183425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913123
Row_Buffer_Locality_read = 0.940584
Row_Buffer_Locality_write = 0.501754
Bank_Level_Parallism = 3.384004
Bank_Level_Parallism_Col = 3.459051
Bank_Level_Parallism_Ready = 1.875330
write_to_read_ratio_blp_rw_average = 0.318463
GrpLevelPara = 2.122676 

BW Util details:
bwutil = 0.148586 
total_CMD = 192319 
util_bw = 28576 
Wasted_Col = 13656 
Wasted_Row = 5765 
Idle = 144322 

BW Util Bottlenecks: 
RCDc_limit = 5775 
RCDWRc_limit = 1654 
WTRc_limit = 2167 
RTWc_limit = 8605 
CCDLc_limit = 6530 
rwq = 0 
CCDLc_limit_alone = 5167 
WTRc_limit_alone = 2053 
RTWc_limit_alone = 7356 

Commands details: 
total_CMD = 192319 
n_nop = 175759 
Read = 12808 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 1193 
n_pre = 1177 
n_ref = 0 
n_req = 13663 
total_req = 14288 

Dual Bus Interface Util: 
issued_total_row = 2370 
issued_total_col = 14288 
Row_Bus_Util =  0.012323 
CoL_Bus_Util = 0.074293 
Either_Row_CoL_Bus_Util = 0.086107 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.005918 
queue_avg = 4.762634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.76263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192319 n_nop=175667 n_act=1172 n_pre=1156 n_ref_event=0 n_req=13793 n_rd=12920 n_rd_L2_A=0 n_write=0 n_wr_bk=1506 bw_util=0.15
n_activity=59419 dram_eff=0.4856
bk0: 904a 181499i bk1: 932a 184185i bk2: 964a 180953i bk3: 912a 181822i bk4: 876a 179575i bk5: 880a 181089i bk6: 944a 177611i bk7: 888a 178138i bk8: 736a 187562i bk9: 800a 187135i bk10: 616a 187749i bk11: 684a 187034i bk12: 632a 187079i bk13: 692a 185605i bk14: 800a 182508i bk15: 660a 182992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915609
Row_Buffer_Locality_read = 0.943111
Row_Buffer_Locality_write = 0.508591
Bank_Level_Parallism = 3.303528
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.832347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150022 
total_CMD = 192319 
util_bw = 28852 
Wasted_Col = 13935 
Wasted_Row = 5696 
Idle = 143836 

BW Util Bottlenecks: 
RCDc_limit = 5703 
RCDWRc_limit = 1705 
WTRc_limit = 2022 
RTWc_limit = 9064 
CCDLc_limit = 6854 
rwq = 0 
CCDLc_limit_alone = 5413 
WTRc_limit_alone = 1914 
RTWc_limit_alone = 7731 

Commands details: 
total_CMD = 192319 
n_nop = 175667 
Read = 12920 
Write = 0 
L2_Alloc = 0 
L2_WB = 1506 
n_act = 1172 
n_pre = 1156 
n_ref = 0 
n_req = 13793 
total_req = 14426 

Dual Bus Interface Util: 
issued_total_row = 2328 
issued_total_col = 14426 
Row_Bus_Util =  0.012105 
CoL_Bus_Util = 0.075011 
Either_Row_CoL_Bus_Util = 0.086585 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.006125 
queue_avg = 4.913347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76228, Miss = 7450, Miss_rate = 0.098, Pending_hits = 43, Reservation_fails = 502
L2_cache_bank[1]: Access = 72099, Miss = 7784, Miss_rate = 0.108, Pending_hits = 12, Reservation_fails = 4
L2_cache_bank[2]: Access = 71225, Miss = 7411, Miss_rate = 0.104, Pending_hits = 12, Reservation_fails = 117
L2_cache_bank[3]: Access = 71779, Miss = 7488, Miss_rate = 0.104, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[4]: Access = 71271, Miss = 7528, Miss_rate = 0.106, Pending_hits = 41, Reservation_fails = 232
L2_cache_bank[5]: Access = 70630, Miss = 7929, Miss_rate = 0.112, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[6]: Access = 70042, Miss = 7134, Miss_rate = 0.102, Pending_hits = 10, Reservation_fails = 3
L2_cache_bank[7]: Access = 70123, Miss = 7707, Miss_rate = 0.110, Pending_hits = 19, Reservation_fails = 6
L2_cache_bank[8]: Access = 71610, Miss = 7794, Miss_rate = 0.109, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 69337, Miss = 7028, Miss_rate = 0.101, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[10]: Access = 71053, Miss = 7477, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[11]: Access = 70530, Miss = 7500, Miss_rate = 0.106, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 855927
L2_total_cache_misses = 90230
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 614
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.308
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=855927
icnt_total_pkts_simt_to_mem=324414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.8392
	minimum = 5
	maximum = 405
Network latency average = 45.0649
	minimum = 5
	maximum = 375
Slowest packet = 1163602
Flit latency average = 45.0649
	minimum = 5
	maximum = 375
Slowest flit = 1163654
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.205515
	minimum = 0.159344 (at node 1)
	maximum = 0.801406 (at node 15)
Accepted packet rate average = 0.205515
	minimum = 0.162273 (at node 16)
	maximum = 0.762742 (at node 15)
Injected flit rate average = 0.205515
	minimum = 0.159344 (at node 1)
	maximum = 0.801406 (at node 15)
Accepted flit rate average= 0.205515
	minimum = 0.162273 (at node 16)
	maximum = 0.762742 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6999 (12 samples)
	minimum = 5 (12 samples)
	maximum = 144.167 (12 samples)
Network latency average = 19.8662 (12 samples)
	minimum = 5 (12 samples)
	maximum = 139.417 (12 samples)
Flit latency average = 19.866 (12 samples)
	minimum = 5 (12 samples)
	maximum = 139.417 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.11062 (12 samples)
	minimum = 0.0606746 (12 samples)
	maximum = 0.308354 (12 samples)
Accepted packet rate average = 0.11062 (12 samples)
	minimum = 0.0724638 (12 samples)
	maximum = 0.275372 (12 samples)
Injected flit rate average = 0.110621 (12 samples)
	minimum = 0.0606768 (12 samples)
	maximum = 0.308354 (12 samples)
Accepted flit rate average = 0.110621 (12 samples)
	minimum = 0.072468 (12 samples)
	maximum = 0.275372 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 27 sec (987 sec)
gpgpu_simulation_rate = 16450 (inst/sec)
gpgpu_simulation_rate = 210 (cycle/sec)
gpgpu_silicon_slowdown = 4761904x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 85899345935
gpu_sim_cycle = 214389
gpu_sim_insn = 4557217
gpu_ipc =      21.2568
gpu_tot_sim_cycle = 422532
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      49.2127
gpu_tot_issued_cta = 1664
gpu_occupancy = 55.7408% 
gpu_tot_occupancy = 51.5394% 
max_total_param_size = 0
gpu_stall_dramfull = 681183
gpu_stall_icnt2sh    = 1089787
partiton_level_parallism =       2.1093
partiton_level_parallism_total  =       1.8379
partiton_level_parallism_util =       2.3851
partiton_level_parallism_util_total  =       2.3437
L2_BW  =     211.7943 GB/Sec
L2_BW_total  =     172.2853 GB/Sec
gpu_total_sim_rate=9564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 65434, Miss = 52921, Miss_rate = 0.809, Pending_hits = 5970, Reservation_fails = 195758
	L1D_cache_core[1]: Access = 66513, Miss = 53371, Miss_rate = 0.802, Pending_hits = 5957, Reservation_fails = 197987
	L1D_cache_core[2]: Access = 64533, Miss = 52165, Miss_rate = 0.808, Pending_hits = 5860, Reservation_fails = 193325
	L1D_cache_core[3]: Access = 63623, Miss = 50738, Miss_rate = 0.797, Pending_hits = 5626, Reservation_fails = 182238
	L1D_cache_core[4]: Access = 66072, Miss = 52629, Miss_rate = 0.797, Pending_hits = 5903, Reservation_fails = 182895
	L1D_cache_core[5]: Access = 62003, Miss = 49981, Miss_rate = 0.806, Pending_hits = 5686, Reservation_fails = 185506
	L1D_cache_core[6]: Access = 62832, Miss = 50182, Miss_rate = 0.799, Pending_hits = 5609, Reservation_fails = 173397
	L1D_cache_core[7]: Access = 61169, Miss = 48591, Miss_rate = 0.794, Pending_hits = 5525, Reservation_fails = 181663
	L1D_cache_core[8]: Access = 65620, Miss = 52664, Miss_rate = 0.803, Pending_hits = 5928, Reservation_fails = 181140
	L1D_cache_core[9]: Access = 67751, Miss = 54088, Miss_rate = 0.798, Pending_hits = 6180, Reservation_fails = 190816
	L1D_cache_core[10]: Access = 62796, Miss = 50041, Miss_rate = 0.797, Pending_hits = 5638, Reservation_fails = 176339
	L1D_cache_core[11]: Access = 62879, Miss = 50473, Miss_rate = 0.803, Pending_hits = 5754, Reservation_fails = 185737
	L1D_cache_core[12]: Access = 61779, Miss = 49758, Miss_rate = 0.805, Pending_hits = 5634, Reservation_fails = 181439
	L1D_cache_core[13]: Access = 65105, Miss = 52494, Miss_rate = 0.806, Pending_hits = 5948, Reservation_fails = 190610
	L1D_cache_core[14]: Access = 64710, Miss = 52139, Miss_rate = 0.806, Pending_hits = 5980, Reservation_fails = 170666
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 772235
	L1D_total_cache_miss_rate = 0.8021
	L1D_total_cache_pending_hits = 87198
	L1D_total_cache_reservation_fails = 2769516
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2767709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 71654
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 247898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 649511
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 652987
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250058
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 649511

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2349166
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 418412
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3617, 3125, 3822, 3521, 4261, 3940, 3782, 3802, 3373, 3261, 3450, 3386, 3000, 3542, 2945, 3585, 3243, 3229, 3392, 3378, 3527, 3370, 3067, 3142, 3316, 3849, 3331, 3071, 3359, 3256, 3409, 3740, 405, 394, 394, 405, 383, 383, 394, 405, 372, 394, 394, 394, 394, 394, 372, 405, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2706085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499297
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2145950
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2145950
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3840238	W0_Idle:272279	W0_Scoreboard:6020638	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3994376 {8:499297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79887520 {40:1997188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1734 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 391 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 101 
mrq_lat_table:39922 	13855 	18212 	15988 	33324 	30070 	18836 	13712 	8321 	2140 	197 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	616304 	1131862 	506078 	20126 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	311571 	92327 	174734 	169578 	27506 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	139840 	114915 	96403 	141978 	1069779 	710779 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	592 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       102        84        96        72        84       128       128       144       128       148       148        65        56 
dram[1]:       128       124       113       108        88        88        64        72       128       128       128       132       132       112        56        56 
dram[2]:       128       128       128       128        92        88       108        76       124       144       128       136       128        73        68        68 
dram[3]:       128       128       114       128       124        80        64        60       124       128       128       132        84        76        49        52 
dram[4]:       120       128        96       125        99        88        68        68       124       124       128       144       128       140        68        64 
dram[5]:       128       128       128       128        92        92        60        96       140       124       132       156       136        96        56        66 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635      8984     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10203     10078     17016     47022     41068     25838     27645     16299     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     10738     25868     43630     27465     18978     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     12072     18851     35481     28311     42946     20769     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     12877     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     11141     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]:  9.507812  9.280576 10.884422  8.875000  9.027344  9.261992  8.066421  7.888514 15.305555 17.379999 29.224489 32.886364 13.395522 13.195652  8.000000  8.690988 
dram[1]:  8.944853  9.979079  9.884955  9.540322  9.576132  8.871698  7.081967  7.654237 14.478261 15.000000 34.174999 29.000000 11.783784 13.371212  9.025000  8.176471 
dram[2]: 10.451327  9.032727  9.475206  9.219697  9.230469  8.816850  8.168459  7.557693 15.739583 18.500000 23.645161 25.426229 13.153846 13.715384  9.090476  9.017858 
dram[3]:  9.471774  9.849421  9.825892 11.009852  9.018939  9.041199  7.238994  7.025316 15.941176 16.049505 29.530613 32.681820 10.292397 11.863636  8.585470  9.165854 
dram[4]:  9.932540  9.335849 10.089744 11.567708  9.318897  8.529824  7.384375  7.646643 18.696629 15.628572 25.016949 41.787880 12.978572 11.437500  7.971774  8.717822 
dram[5]:  9.147601  9.540741  9.585366 10.912621  9.849786  8.268042  7.706666  8.758755 15.935780 14.721312 27.113207 27.036364 14.057851 11.537974  9.204651  9.326733 
average row locality = 194584/18781 = 10.360683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       237       241       223       230       277       275       503       521        80        66        21        14        67        71       228       234 
dram[1]:       216       216       225       225       260       281       491       525        80        67        22        20        92        76       239       238 
dram[2]:       209       237       244       239       264       287       518       505        67        59        28        28        79        94       238       220 
dram[3]:       225       233       221       218       275       273       487       493        70        70        22        20        78        95       230       206 
dram[4]:       235       229       256       217       267       314       516       476        53        78        30        14        67        74       234       211 
dram[5]:       246       229       223       223       287       302       499       518        79        67        23        22        68        90       215       244 
total dram writes = 19699
bank skew: 525/14 = 37.50
chip skew: 3335/3216 = 1.04
average mf latency per bank:
dram[0]:      23305     26999     23934     28490     16799     21786      9762     11765    104006    120978    795181   1595207    251325    304999     21017     25109
dram[1]:      26736     29587     24554     27297     19562     20996     10764     11524     93105    116485    830081   1080446    204440    272369     20584     24128
dram[2]:      25864     24536     22094     24766     19413     19814     10440     11428    103208    130053    605361    718197    214053    193460     19026     23849
dram[3]:      23189     24155     23309     25056     18490     19854     10505     11060     95352    104801    775303    987883    221420    182743     19503     23527
dram[4]:      28493     22676     25820     23305     22836     16337     12133     10778    156036     86310    766059   1324146    331933    224969     24846     21086
dram[5]:      27459     25328     28478     25573     21822     18489     12855     10788    109061    115635    958222    934105    320005    207272     25870     20846
maximum mf latency per bank:
dram[0]:       1942      1696      2136      1911      1955      1801      1814      2218      1564      1499      1604      1551      2150      1742      2287      1966
dram[1]:       1784      1849      1920      1678      1899      1861      1887      2093      1555      1536      1546      1934      1702      1607      1800      1590
dram[2]:       1636      1865      1875      1835      1995      2131      2957      1715      1561      1606      1603      1700      1669      1717      1380      1955
dram[3]:       1709      2063      1836      1906      1688      1739      2841      1833      1529      1561      1535      1654      1685      1752      1682      1446
dram[4]:       1902      1823      1873      1897      1436      1560      2174      2051      1530      1628      1736      1747      2052      1619      1619      1617
dram[5]:       2226      1838      1733      1979      1713      1746      2002      2333      1520      1605      1493      1590      1832      1676      1672      1753
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=349870 n_act=3154 n_pre=3138 n_ref_event=0 n_req=32775 n_rd=30138 n_rd_L2_A=0 n_write=0 n_wr_bk=4324 bw_util=0.1765
n_activity=154111 dram_eff=0.4472
bk0: 2238a 364845i bk1: 2356a 364790i bk2: 1988a 367850i bk3: 2196a 362915i bk4: 2072a 364456i bk5: 2264a 362584i bk6: 1836a 364154i bk7: 1964a 360257i bk8: 1612a 379167i bk9: 1700a 378620i bk10: 1420a 381982i bk11: 1440a 382050i bk12: 1740a 376151i bk13: 1764a 376423i bk14: 1732a 368724i bk15: 1816a 366393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904012
Row_Buffer_Locality_read = 0.936359
Row_Buffer_Locality_write = 0.534319
Bank_Level_Parallism = 2.859980
Bank_Level_Parallism_Col = 2.915967
Bank_Level_Parallism_Ready = 1.659907
write_to_read_ratio_blp_rw_average = 0.330602
GrpLevelPara = 1.845953 

BW Util details:
bwutil = 0.176541 
total_CMD = 390414 
util_bw = 68924 
Wasted_Col = 40415 
Wasted_Row = 17028 
Idle = 264047 

BW Util Bottlenecks: 
RCDc_limit = 16012 
RCDWRc_limit = 5230 
WTRc_limit = 5471 
RTWc_limit = 22647 
CCDLc_limit = 19781 
rwq = 0 
CCDLc_limit_alone = 15498 
WTRc_limit_alone = 5165 
RTWc_limit_alone = 18670 

Commands details: 
total_CMD = 390414 
n_nop = 349870 
Read = 30138 
Write = 0 
L2_Alloc = 0 
L2_WB = 4324 
n_act = 3154 
n_pre = 3138 
n_ref = 0 
n_req = 32775 
total_req = 34462 

Dual Bus Interface Util: 
issued_total_row = 6292 
issued_total_col = 34462 
Row_Bus_Util =  0.016116 
CoL_Bus_Util = 0.088270 
Either_Row_CoL_Bus_Util = 0.103849 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.005180 
queue_avg = 4.399814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=350906 n_act=3126 n_pre=3110 n_ref_event=0 n_req=31830 n_rd=29252 n_rd_L2_A=0 n_write=0 n_wr_bk=4257 bw_util=0.1717
n_activity=150152 dram_eff=0.4463
bk0: 2228a 364875i bk1: 2196a 366018i bk2: 2044a 365974i bk3: 2160a 366149i bk4: 2096a 365768i bk5: 2100a 364644i bk6: 1824a 361980i bk7: 1900a 359713i bk8: 1624a 378951i bk9: 1508a 378959i bk10: 1356a 381849i bk11: 1468a 382102i bk12: 1672a 375166i bk13: 1700a 376346i bk14: 1620a 370878i bk15: 1756a 368775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901979
Row_Buffer_Locality_read = 0.936209
Row_Buffer_Locality_write = 0.513576
Bank_Level_Parallism = 2.875364
Bank_Level_Parallism_Col = 2.920817
Bank_Level_Parallism_Ready = 1.648263
write_to_read_ratio_blp_rw_average = 0.337860
GrpLevelPara = 1.843736 

BW Util details:
bwutil = 0.171659 
total_CMD = 390414 
util_bw = 67018 
Wasted_Col = 39421 
Wasted_Row = 16545 
Idle = 267430 

BW Util Bottlenecks: 
RCDc_limit = 15628 
RCDWRc_limit = 5246 
WTRc_limit = 5251 
RTWc_limit = 22821 
CCDLc_limit = 18840 
rwq = 0 
CCDLc_limit_alone = 14628 
WTRc_limit_alone = 4948 
RTWc_limit_alone = 18912 

Commands details: 
total_CMD = 390414 
n_nop = 350906 
Read = 29252 
Write = 0 
L2_Alloc = 0 
L2_WB = 4257 
n_act = 3126 
n_pre = 3110 
n_ref = 0 
n_req = 31830 
total_req = 33509 

Dual Bus Interface Util: 
issued_total_row = 6236 
issued_total_col = 33509 
Row_Bus_Util =  0.015973 
CoL_Bus_Util = 0.085829 
Either_Row_CoL_Bus_Util = 0.101195 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.005999 
queue_avg = 4.208374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=350234 n_act=3130 n_pre=3114 n_ref_event=0 n_req=32521 n_rd=29884 n_rd_L2_A=0 n_write=0 n_wr_bk=4304 bw_util=0.1751
n_activity=152521 dram_eff=0.4483
bk0: 2184a 366605i bk1: 2268a 363913i bk2: 2096a 365364i bk3: 2228a 363175i bk4: 2120a 363899i bk5: 2160a 363525i bk6: 1920a 361564i bk7: 1976a 360559i bk8: 1476a 379070i bk9: 1560a 379136i bk10: 1452a 380460i bk11: 1536a 381222i bk12: 1652a 377066i bk13: 1708a 373960i bk14: 1720a 369875i bk15: 1828a 369237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903877
Row_Buffer_Locality_read = 0.936990
Row_Buffer_Locality_write = 0.528631
Bank_Level_Parallism = 2.904650
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.666154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175137 
total_CMD = 390414 
util_bw = 68376 
Wasted_Col = 40065 
Wasted_Row = 16750 
Idle = 265223 

BW Util Bottlenecks: 
RCDc_limit = 15639 
RCDWRc_limit = 5110 
WTRc_limit = 5954 
RTWc_limit = 23602 
CCDLc_limit = 19929 
rwq = 0 
CCDLc_limit_alone = 15159 
WTRc_limit_alone = 5572 
RTWc_limit_alone = 19214 

Commands details: 
total_CMD = 390414 
n_nop = 350234 
Read = 29884 
Write = 0 
L2_Alloc = 0 
L2_WB = 4304 
n_act = 3130 
n_pre = 3114 
n_ref = 0 
n_req = 32521 
total_req = 34188 

Dual Bus Interface Util: 
issued_total_row = 6244 
issued_total_col = 34188 
Row_Bus_Util =  0.015993 
CoL_Bus_Util = 0.087569 
Either_Row_CoL_Bus_Util = 0.102916 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.006272 
queue_avg = 4.516221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=350416 n_act=3164 n_pre=3148 n_ref_event=4567177155082382276 n_req=32260 n_rd=29688 n_rd_L2_A=0 n_write=0 n_wr_bk=4219 bw_util=0.1737
n_activity=151788 dram_eff=0.4468
bk0: 2152a 367218i bk1: 2332a 363979i bk2: 2012a 366163i bk3: 2056a 368276i bk4: 2140a 364005i bk5: 2184a 365351i bk6: 1948a 362532i bk7: 1868a 359384i bk8: 1588a 379177i bk9: 1584a 378629i bk10: 1436a 381377i bk11: 1428a 382041i bk12: 1688a 375384i bk13: 1752a 375502i bk14: 1812a 368465i bk15: 1708a 371133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902077
Row_Buffer_Locality_read = 0.935294
Row_Buffer_Locality_write = 0.518663
Bank_Level_Parallism = 2.835809
Bank_Level_Parallism_Col = 3.167380
Bank_Level_Parallism_Ready = 1.637215
write_to_read_ratio_blp_rw_average = 0.335360
GrpLevelPara = 1.819458 

BW Util details:
bwutil = 0.173698 
total_CMD = 390414 
util_bw = 67814 
Wasted_Col = 39985 
Wasted_Row = 16792 
Idle = 265823 

BW Util Bottlenecks: 
RCDc_limit = 15841 
RCDWRc_limit = 5159 
WTRc_limit = 5432 
RTWc_limit = 22231 
CCDLc_limit = 19879 
rwq = 0 
CCDLc_limit_alone = 15139 
WTRc_limit_alone = 5095 
RTWc_limit_alone = 17828 

Commands details: 
total_CMD = 390414 
n_nop = 350416 
Read = 29688 
Write = 0 
L2_Alloc = 0 
L2_WB = 4219 
n_act = 3164 
n_pre = 3148 
n_ref = 4567177155082382276 
n_req = 32260 
total_req = 33907 

Dual Bus Interface Util: 
issued_total_row = 6312 
issued_total_col = 33907 
Row_Bus_Util =  0.016167 
CoL_Bus_Util = 0.086849 
Either_Row_CoL_Bus_Util = 0.102450 
Issued_on_Two_Bus_Simul_Util = 0.000566 
issued_two_Eff = 0.005525 
queue_avg = 4.256866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=350282 n_act=3127 n_pre=3111 n_ref_event=0 n_req=32429 n_rd=29864 n_rd_L2_A=0 n_write=0 n_wr_bk=4256 bw_util=0.1748
n_activity=151382 dram_eff=0.4508
bk0: 2304a 366217i bk1: 2268a 367851i bk2: 2152a 364767i bk3: 2040a 366348i bk4: 2136a 365882i bk5: 2172a 362819i bk6: 1996a 359964i bk7: 1832a 362508i bk8: 1636a 379413i bk9: 1600a 378994i bk10: 1460a 381379i bk11: 1372a 382226i bk12: 1756a 376091i bk13: 1768a 377061i bk14: 1780a 368036i bk15: 1592a 370065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903759
Row_Buffer_Locality_read = 0.936613
Row_Buffer_Locality_write = 0.521248
Bank_Level_Parallism = 2.823734
Bank_Level_Parallism_Col = 2.856128
Bank_Level_Parallism_Ready = 1.639575
write_to_read_ratio_blp_rw_average = 0.333017
GrpLevelPara = 1.843294 

BW Util details:
bwutil = 0.174789 
total_CMD = 390414 
util_bw = 68240 
Wasted_Col = 40054 
Wasted_Row = 16512 
Idle = 265608 

BW Util Bottlenecks: 
RCDc_limit = 15594 
RCDWRc_limit = 5188 
WTRc_limit = 5833 
RTWc_limit = 23290 
CCDLc_limit = 19582 
rwq = 0 
CCDLc_limit_alone = 15220 
WTRc_limit_alone = 5480 
RTWc_limit_alone = 19281 

Commands details: 
total_CMD = 390414 
n_nop = 350282 
Read = 29864 
Write = 0 
L2_Alloc = 0 
L2_WB = 4256 
n_act = 3127 
n_pre = 3111 
n_ref = 0 
n_req = 32429 
total_req = 34120 

Dual Bus Interface Util: 
issued_total_row = 6238 
issued_total_col = 34120 
Row_Bus_Util =  0.015978 
CoL_Bus_Util = 0.087394 
Either_Row_CoL_Bus_Util = 0.102793 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.005631 
queue_avg = 4.421412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390414 n_nop=349942 n_act=3117 n_pre=3101 n_ref_event=0 n_req=32769 n_rd=30155 n_rd_L2_A=0 n_write=0 n_wr_bk=4319 bw_util=0.1766
n_activity=152632 dram_eff=0.4517
bk0: 2275a 364226i bk1: 2376a 367479i bk2: 2160a 365573i bk3: 2068a 367968i bk4: 2056a 363235i bk5: 2152a 364228i bk6: 1952a 359373i bk7: 1892a 362118i bk8: 1696a 378811i bk9: 1760a 378922i bk10: 1424a 381437i bk11: 1476a 380886i bk12: 1644a 377383i bk13: 1744a 375190i bk14: 1800a 370609i bk15: 1680a 368640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905124
Row_Buffer_Locality_read = 0.937622
Row_Buffer_Locality_write = 0.530222
Bank_Level_Parallism = 2.840195
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.624309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176602 
total_CMD = 390414 
util_bw = 68948 
Wasted_Col = 40328 
Wasted_Row = 16230 
Idle = 264908 

BW Util Bottlenecks: 
RCDc_limit = 15612 
RCDWRc_limit = 5121 
WTRc_limit = 5669 
RTWc_limit = 23675 
CCDLc_limit = 20244 
rwq = 0 
CCDLc_limit_alone = 15672 
WTRc_limit_alone = 5339 
RTWc_limit_alone = 19433 

Commands details: 
total_CMD = 390414 
n_nop = 349942 
Read = 30155 
Write = 0 
L2_Alloc = 0 
L2_WB = 4319 
n_act = 3117 
n_pre = 3101 
n_ref = 0 
n_req = 32769 
total_req = 34474 

Dual Bus Interface Util: 
issued_total_row = 6218 
issued_total_col = 34474 
Row_Bus_Util =  0.015927 
CoL_Bus_Util = 0.088301 
Either_Row_CoL_Bus_Util = 0.103664 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.005436 
queue_avg = 4.421045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193799, Miss = 17411, Miss_rate = 0.090, Pending_hits = 50, Reservation_fails = 508
L2_cache_bank[1]: Access = 192173, Miss = 18334, Miss_rate = 0.095, Pending_hits = 20, Reservation_fails = 11
L2_cache_bank[2]: Access = 187637, Miss = 17200, Miss_rate = 0.092, Pending_hits = 12, Reservation_fails = 122
L2_cache_bank[3]: Access = 192175, Miss = 17603, Miss_rate = 0.092, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[4]: Access = 188581, Miss = 17373, Miss_rate = 0.092, Pending_hits = 58, Reservation_fails = 238
L2_cache_bank[5]: Access = 188353, Miss = 18156, Miss_rate = 0.096, Pending_hits = 25, Reservation_fails = 5
L2_cache_bank[6]: Access = 187660, Miss = 17526, Miss_rate = 0.093, Pending_hits = 11, Reservation_fails = 6
L2_cache_bank[7]: Access = 186939, Miss = 17704, Miss_rate = 0.095, Pending_hits = 20, Reservation_fails = 11
L2_cache_bank[8]: Access = 191573, Miss = 17994, Miss_rate = 0.094, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 186875, Miss = 17306, Miss_rate = 0.093, Pending_hits = 20, Reservation_fails = 5
L2_cache_bank[10]: Access = 190812, Miss = 17803, Miss_rate = 0.093, Pending_hits = 14, Reservation_fails = 5
L2_cache_bank[11]: Access = 188299, Miss = 17940, Miss_rate = 0.095, Pending_hits = 19, Reservation_fails = 9
L2_total_cache_accesses = 2274876
L2_total_cache_misses = 212350
L2_total_cache_miss_rate = 0.0933
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 927
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1787244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 93
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 219137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1963228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250185
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 84
L2_cache_data_port_util = 0.409
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2274876
icnt_total_pkts_simt_to_mem=776700
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.3684
	minimum = 5
	maximum = 610
Network latency average = 80.8014
	minimum = 5
	maximum = 610
Slowest packet = 1193729
Flit latency average = 80.7996
	minimum = 5
	maximum = 610
Slowest flit = 1193781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.323255
	minimum = 0.129111 (at node 7)
	maximum = 0.561577 (at node 18)
Accepted packet rate average = 0.323255
	minimum = 0.173353 (at node 22)
	maximum = 0.473882 (at node 1)
Injected flit rate average = 0.323268
	minimum = 0.129144 (at node 7)
	maximum = 0.561577 (at node 18)
Accepted flit rate average= 0.323268
	minimum = 0.173372 (at node 22)
	maximum = 0.473882 (at node 1)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.982 (13 samples)
	minimum = 5 (13 samples)
	maximum = 180 (13 samples)
Network latency average = 24.5535 (13 samples)
	minimum = 5 (13 samples)
	maximum = 175.615 (13 samples)
Flit latency average = 24.5532 (13 samples)
	minimum = 5 (13 samples)
	maximum = 175.615 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.126976 (13 samples)
	minimum = 0.065939 (13 samples)
	maximum = 0.327832 (13 samples)
Accepted packet rate average = 0.126976 (13 samples)
	minimum = 0.0802245 (13 samples)
	maximum = 0.290642 (13 samples)
Injected flit rate average = 0.126979 (13 samples)
	minimum = 0.0659434 (13 samples)
	maximum = 0.327832 (13 samples)
Accepted flit rate average = 0.126979 (13 samples)
	minimum = 0.0802298 (13 samples)
	maximum = 0.290642 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 14 sec (2174 sec)
gpgpu_simulation_rate = 9564 (inst/sec)
gpgpu_simulation_rate = 194 (cycle/sec)
gpgpu_silicon_slowdown = 5154639x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 51539607576
gpu_sim_cycle = 3474
gpu_sim_insn = 1323702
gpu_ipc =     381.0311
gpu_tot_sim_cycle = 426006
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      51.9187
gpu_tot_issued_cta = 1792
gpu_occupancy = 79.9645% 
gpu_tot_occupancy = 51.7796% 
max_total_param_size = 0
gpu_stall_dramfull = 681183
gpu_stall_icnt2sh    = 1089817
partiton_level_parallism =       2.5055
partiton_level_parallism_total  =       1.8433
partiton_level_parallism_util =       3.0487
partiton_level_parallism_util_total  =       2.3497
L2_BW  =      94.3235 GB/Sec
L2_BW_total  =     171.6495 GB/Sec
gpu_total_sim_rate=10062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 66154, Miss = 53497, Miss_rate = 0.809, Pending_hits = 6078, Reservation_fails = 195864
	L1D_cache_core[1]: Access = 67233, Miss = 53947, Miss_rate = 0.802, Pending_hits = 6065, Reservation_fails = 197987
	L1D_cache_core[2]: Access = 65173, Miss = 52677, Miss_rate = 0.808, Pending_hits = 5956, Reservation_fails = 193553
	L1D_cache_core[3]: Access = 64263, Miss = 51250, Miss_rate = 0.798, Pending_hits = 5722, Reservation_fails = 182238
	L1D_cache_core[4]: Access = 66792, Miss = 53205, Miss_rate = 0.797, Pending_hits = 6011, Reservation_fails = 183061
	L1D_cache_core[5]: Access = 62723, Miss = 50557, Miss_rate = 0.806, Pending_hits = 5794, Reservation_fails = 185506
	L1D_cache_core[6]: Access = 63552, Miss = 50758, Miss_rate = 0.799, Pending_hits = 5717, Reservation_fails = 173483
	L1D_cache_core[7]: Access = 61809, Miss = 49103, Miss_rate = 0.794, Pending_hits = 5621, Reservation_fails = 181711
	L1D_cache_core[8]: Access = 66260, Miss = 53176, Miss_rate = 0.803, Pending_hits = 6024, Reservation_fails = 181304
	L1D_cache_core[9]: Access = 68471, Miss = 54664, Miss_rate = 0.798, Pending_hits = 6287, Reservation_fails = 190847
	L1D_cache_core[10]: Access = 63516, Miss = 50617, Miss_rate = 0.797, Pending_hits = 5746, Reservation_fails = 176339
	L1D_cache_core[11]: Access = 63519, Miss = 50985, Miss_rate = 0.803, Pending_hits = 5850, Reservation_fails = 185782
	L1D_cache_core[12]: Access = 62419, Miss = 50270, Miss_rate = 0.805, Pending_hits = 5730, Reservation_fails = 181749
	L1D_cache_core[13]: Access = 65745, Miss = 53006, Miss_rate = 0.806, Pending_hits = 6044, Reservation_fails = 190610
	L1D_cache_core[14]: Access = 65430, Miss = 52715, Miss_rate = 0.806, Pending_hits = 6088, Reservation_fails = 170666
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 780427
	L1D_total_cache_miss_rate = 0.8020
	L1D_total_cache_pending_hits = 88733
	L1D_total_cache_reservation_fails = 2770700
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4572
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 92070

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 504
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2408
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3704, 3212, 3909, 3608, 4348, 4027, 3869, 3889, 3460, 3348, 3537, 3473, 3087, 3629, 3032, 3672, 3330, 3316, 3479, 3465, 3614, 3457, 3154, 3229, 3403, 3936, 3418, 3158, 3446, 3343, 3496, 3827, 492, 481, 481, 492, 470, 470, 481, 492, 459, 481, 481, 481, 481, 481, 459, 492, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2706145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499809
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2146010
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2146010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3846075	W0_Idle:282956	W0_Scoreboard:6045896	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3998472 {8:499809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79969440 {40:1999236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1734 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 390 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 101 
mrq_lat_table:40343 	14027 	18508 	16115 	33440 	30123 	18836 	13712 	8321 	2140 	197 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	621702 	1136056 	506726 	20126 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	314672 	94600 	176550 	171092 	27506 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	145011 	117438 	97142 	142992 	1070572 	710779 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	243 	595 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       102        84        96        72        84       128       128       160       160       148       148        65        56 
dram[1]:       128       124       113       108        88        88        64        72       128       128       140       148       132       112        56        56 
dram[2]:       128       128       128       128        92        88       108        76       124       144       128       168       128        73        68        68 
dram[3]:       128       128       114       128       124        80        64        60       124       128       152       168        84        76        49        52 
dram[4]:       120       128        96       125        99        88        68        68       124       124       160       172       128       140        68        64 
dram[5]:       128       128       128       128        92        92        60        96       140       124       176       164       136        96        56        66 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635      8984     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10203     10078     17016     47022     41068     25838     27645     16299     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     10738     25868     43630     27465     18978     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     12072     18851     35481     28311     42946     20769     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     12877     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     11141     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]:  9.507812  9.284173 10.835000  8.853479  9.027344  9.261992  8.066421  7.888514 15.788991 17.881187 28.959999 32.333332 13.395522 13.195652  8.012448  8.662394 
dram[1]:  8.944853  9.979079  9.845815  9.514056  9.540983  8.842105  7.081967  7.654237 15.146552 15.854369 33.926830 28.750000 11.783784 13.371212  9.040000  8.189075 
dram[2]: 10.451327  9.032727  9.444445  9.219697  9.230469  8.816850  8.168459  7.557693 16.443298 19.337210 23.777779 25.338709 13.153846 13.715384  9.095238  9.017858 
dram[3]:  9.475806  9.849421  9.825892 10.965686  9.018939  9.041199  7.238994  7.025316 16.485437 16.881187 29.500000 32.222221 10.292397 11.863636  8.594017  9.175610 
dram[4]:  9.936508  9.335849 10.051064 11.572917  9.318897  8.529824  7.384375  7.646643 19.370787 16.273584 25.000000 40.911766 12.978572 11.437500  7.971774  8.722773 
dram[5]:  9.147601  9.509225  9.585366 10.922330  9.811966  8.268042  7.706666  8.758755 16.481817 15.245902 26.907408 26.910715 14.057851 11.537974  9.171296  9.341584 
average row locality = 195769/18813 = 10.406049
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       237       242       224       231       277       275       503       521        80        66        21        14        67        71       232       237 
dram[1]:       216       216       227       227       262       282       491       525        80        67        22        20        92        76       242       240 
dram[2]:       209       237       245       239       264       287       518       505        67        59        28        28        79        94       239       220 
dram[3]:       227       233       221       220       275       273       487       493        70        70        22        20        78        95       233       207 
dram[4]:       236       229       257       217       267       314       516       476        53        78        30        14        67        74       234       212 
dram[5]:       246       230       223       225       289       302       499       518        79        67        23        22        68        90       216       246 
total dram writes = 19742
bank skew: 525/14 = 37.50
chip skew: 3343/3224 = 1.04
average mf latency per bank:
dram[0]:      23305     26887     23827     28366     16835     21830      9846     11822    113883    121953    797834   1598160    251771    305276     20655     24791
dram[1]:      26736     29587     24338     27057     19462     20963     10831     11580     94006    117520    832089   1082664    204672    272609     20328     23927
dram[2]:      25864     24536     22004     24766     19454     19858     10497     11483    104235    131251    606965    719834    214280    193642     18946     23849
dram[3]:      22984     24155     23309     24828     18537     19912     10570     11116     96310    105792    777272    990162    221653    182926     19252     23413
dram[4]:      28372     22676     25720     23305     22875     16382     12195     10845    157263     87173    767465   1327065    332185    225195     24846     20987
dram[5]:      27459     25218     28478     25345     21717     18542     12920     10845    109939    116579    960117    936121    320272    207460     25751     20676
maximum mf latency per bank:
dram[0]:       1942      1696      2136      1911      1955      1801      1814      2218      1564      1499      1604      1551      2150      1742      2287      1966
dram[1]:       1784      1849      1920      1678      1899      1861      1887      2093      1555      1536      1546      1934      1702      1607      1800      1590
dram[2]:       1636      1865      1875      1835      1995      2131      2957      1715      1561      1606      1603      1700      1669      1717      1380      1955
dram[3]:       1709      2063      1836      1906      1688      1739      2841      1833      1529      1561      1535      1654      1685      1752      1682      1446
dram[4]:       1902      1823      1873      1897      1436      1560      2174      2051      1530      1628      1736      1747      2052      1619      1619      1617
dram[5]:       2226      1838      1733      1979      1713      1746      2002      2333      1520      1605      1493      1590      1832      1676      1672      1753
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=352890 n_act=3161 n_pre=3145 n_ref_event=0 n_req=32945 n_rd=30298 n_rd_L2_A=0 n_write=0 n_wr_bk=4340 bw_util=0.176
n_activity=155075 dram_eff=0.4467
bk0: 2238a 368054i bk1: 2356a 367998i bk2: 1988a 371027i bk3: 2196a 366102i bk4: 2072a 367665i bk5: 2264a 365793i bk6: 1836a 367363i bk7: 1964a 363469i bk8: 1680a 382231i bk9: 1768a 381680i bk10: 1436a 385142i bk11: 1448a 385222i bk12: 1740a 379360i bk13: 1764a 379632i bk14: 1732a 371922i bk15: 1816a 369578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904295
Row_Buffer_Locality_read = 0.936563
Row_Buffer_Locality_write = 0.534945
Bank_Level_Parallism = 2.852386
Bank_Level_Parallism_Col = 2.907949
Bank_Level_Parallism_Ready = 1.656606
write_to_read_ratio_blp_rw_average = 0.329676
GrpLevelPara = 1.842812 

BW Util details:
bwutil = 0.175995 
total_CMD = 393624 
util_bw = 69276 
Wasted_Col = 40587 
Wasted_Row = 17100 
Idle = 266661 

BW Util Bottlenecks: 
RCDc_limit = 16056 
RCDWRc_limit = 5247 
WTRc_limit = 5471 
RTWc_limit = 22665 
CCDLc_limit = 19887 
rwq = 0 
CCDLc_limit_alone = 15604 
WTRc_limit_alone = 5165 
RTWc_limit_alone = 18688 

Commands details: 
total_CMD = 393624 
n_nop = 352890 
Read = 30298 
Write = 0 
L2_Alloc = 0 
L2_WB = 4340 
n_act = 3161 
n_pre = 3145 
n_ref = 0 
n_req = 32945 
total_req = 34638 

Dual Bus Interface Util: 
issued_total_row = 6306 
issued_total_col = 34638 
Row_Bus_Util =  0.016020 
CoL_Bus_Util = 0.087998 
Either_Row_CoL_Bus_Util = 0.103485 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.005155 
queue_avg = 4.366314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.36631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=353864 n_act=3133 n_pre=3117 n_ref_event=0 n_req=32062 n_rd=29472 n_rd_L2_A=0 n_write=0 n_wr_bk=4275 bw_util=0.1715
n_activity=151315 dram_eff=0.446
bk0: 2228a 368087i bk1: 2196a 369230i bk2: 2044a 369165i bk3: 2160a 369340i bk4: 2096a 368944i bk5: 2100a 367831i bk6: 1824a 365189i bk7: 1900a 362924i bk8: 1716a 381945i bk9: 1596a 381993i bk10: 1380a 384995i bk11: 1484a 385261i bk12: 1672a 378372i bk13: 1700a 379552i bk14: 1620a 374066i bk15: 1756a 371981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902470
Row_Buffer_Locality_read = 0.936584
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 2.865174
Bank_Level_Parallism_Col = 2.909726
Bank_Level_Parallism_Ready = 1.643754
write_to_read_ratio_blp_rw_average = 0.336450
GrpLevelPara = 1.839410 

BW Util details:
bwutil = 0.171468 
total_CMD = 393624 
util_bw = 67494 
Wasted_Col = 39645 
Wasted_Row = 16615 
Idle = 269870 

BW Util Bottlenecks: 
RCDc_limit = 15659 
RCDWRc_limit = 5267 
WTRc_limit = 5278 
RTWc_limit = 22846 
CCDLc_limit = 18973 
rwq = 0 
CCDLc_limit_alone = 14757 
WTRc_limit_alone = 4975 
RTWc_limit_alone = 18933 

Commands details: 
total_CMD = 393624 
n_nop = 353864 
Read = 29472 
Write = 0 
L2_Alloc = 0 
L2_WB = 4275 
n_act = 3133 
n_pre = 3117 
n_ref = 0 
n_req = 32062 
total_req = 33747 

Dual Bus Interface Util: 
issued_total_row = 6250 
issued_total_col = 33747 
Row_Bus_Util =  0.015878 
CoL_Bus_Util = 0.085734 
Either_Row_CoL_Bus_Util = 0.101010 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.005961 
queue_avg = 4.176862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=353224 n_act=3134 n_pre=3118 n_ref_event=0 n_req=32732 n_rd=30092 n_rd_L2_A=0 n_write=0 n_wr_bk=4308 bw_util=0.1748
n_activity=153380 dram_eff=0.4486
bk0: 2184a 369815i bk1: 2268a 367124i bk2: 2096a 368555i bk3: 2228a 366384i bk4: 2120a 367109i bk5: 2160a 366736i bk6: 1920a 364776i bk7: 1976a 363771i bk8: 1560a 382085i bk9: 1632a 382200i bk10: 1484a 383594i bk11: 1556a 384371i bk12: 1652a 380273i bk13: 1708a 377168i bk14: 1720a 373072i bk15: 1828a 372446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904375
Row_Buffer_Locality_read = 0.937326
Row_Buffer_Locality_write = 0.528788
Bank_Level_Parallism = 2.897011
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.662106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.174786 
total_CMD = 393624 
util_bw = 68800 
Wasted_Col = 40219 
Wasted_Row = 16775 
Idle = 267830 

BW Util Bottlenecks: 
RCDc_limit = 15663 
RCDWRc_limit = 5117 
WTRc_limit = 5963 
RTWc_limit = 23611 
CCDLc_limit = 20046 
rwq = 0 
CCDLc_limit_alone = 15276 
WTRc_limit_alone = 5581 
RTWc_limit_alone = 19223 

Commands details: 
total_CMD = 393624 
n_nop = 353224 
Read = 30092 
Write = 0 
L2_Alloc = 0 
L2_WB = 4308 
n_act = 3134 
n_pre = 3118 
n_ref = 0 
n_req = 32732 
total_req = 34400 

Dual Bus Interface Util: 
issued_total_row = 6252 
issued_total_col = 34400 
Row_Bus_Util =  0.015883 
CoL_Bus_Util = 0.087393 
Either_Row_CoL_Bus_Util = 0.102636 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.006238 
queue_avg = 4.482994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 426017 -   mf: uid=6266305, sid4294967295:w4294967295, part=3, addr=0xc0257d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (425917), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=353410 n_act=3168 n_pre=3152 n_ref_event=4567177155082382276 n_req=32463 n_rd=29884 n_rd_L2_A=0 n_write=0 n_wr_bk=4231 bw_util=0.1733
n_activity=152781 dram_eff=0.4466
bk0: 2152a 370426i bk1: 2332a 367191i bk2: 2012a 369375i bk3: 2056a 371443i bk4: 2140a 367213i bk5: 2184a 368559i bk6: 1948a 365740i bk7: 1868a 362593i bk8: 1660a 382233i bk9: 1668a 381682i bk10: 1464a 384521i bk11: 1440a 385208i bk12: 1688a 378592i bk13: 1752a 378710i bk14: 1812a 371669i bk15: 1708a 374336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902566
Row_Buffer_Locality_read = 0.935618
Row_Buffer_Locality_write = 0.519581
Bank_Level_Parallism = 2.827608
Bank_Level_Parallism_Col = 3.156484
Bank_Level_Parallism_Ready = 1.633398
write_to_read_ratio_blp_rw_average = 0.334048
GrpLevelPara = 1.815787 

BW Util details:
bwutil = 0.173338 
total_CMD = 393624 
util_bw = 68230 
Wasted_Col = 40170 
Wasted_Row = 16828 
Idle = 268396 

BW Util Bottlenecks: 
RCDc_limit = 15877 
RCDWRc_limit = 5164 
WTRc_limit = 5432 
RTWc_limit = 22257 
CCDLc_limit = 20003 
rwq = 0 
CCDLc_limit_alone = 15263 
WTRc_limit_alone = 5095 
RTWc_limit_alone = 17854 

Commands details: 
total_CMD = 393624 
n_nop = 353410 
Read = 29884 
Write = 0 
L2_Alloc = 0 
L2_WB = 4231 
n_act = 3168 
n_pre = 3152 
n_ref = 4567177155082382276 
n_req = 32463 
total_req = 34115 

Dual Bus Interface Util: 
issued_total_row = 6320 
issued_total_col = 34115 
Row_Bus_Util =  0.016056 
CoL_Bus_Util = 0.086669 
Either_Row_CoL_Bus_Util = 0.102163 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.005496 
queue_avg = 4.224651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=353298 n_act=3131 n_pre=3115 n_ref_event=0 n_req=32613 n_rd=30044 n_rd_L2_A=0 n_write=0 n_wr_bk=4262 bw_util=0.1743
n_activity=152190 dram_eff=0.4508
bk0: 2304a 369423i bk1: 2268a 371061i bk2: 2152a 367954i bk3: 2040a 369557i bk4: 2136a 369091i bk5: 2172a 366030i bk6: 1996a 363176i bk7: 1832a 365721i bk8: 1696a 382518i bk9: 1684a 382028i bk10: 1484a 384518i bk11: 1384a 385386i bk12: 1756a 379298i bk13: 1768a 380268i bk14: 1780a 371244i bk15: 1592a 373274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904179
Row_Buffer_Locality_read = 0.936893
Row_Buffer_Locality_write = 0.521604
Bank_Level_Parallism = 2.816305
Bank_Level_Parallism_Col = 2.847868
Bank_Level_Parallism_Ready = 1.636164
write_to_read_ratio_blp_rw_average = 0.331580
GrpLevelPara = 1.839870 

BW Util details:
bwutil = 0.174308 
total_CMD = 393624 
util_bw = 68612 
Wasted_Col = 40213 
Wasted_Row = 16550 
Idle = 268249 

BW Util Bottlenecks: 
RCDc_limit = 15624 
RCDWRc_limit = 5195 
WTRc_limit = 5833 
RTWc_limit = 23290 
CCDLc_limit = 19706 
rwq = 0 
CCDLc_limit_alone = 15344 
WTRc_limit_alone = 5480 
RTWc_limit_alone = 19281 

Commands details: 
total_CMD = 393624 
n_nop = 353298 
Read = 30044 
Write = 0 
L2_Alloc = 0 
L2_WB = 4262 
n_act = 3131 
n_pre = 3115 
n_ref = 0 
n_req = 32613 
total_req = 34306 

Dual Bus Interface Util: 
issued_total_row = 6246 
issued_total_col = 34306 
Row_Bus_Util =  0.015868 
CoL_Bus_Util = 0.087154 
Either_Row_CoL_Bus_Util = 0.102448 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.005604 
queue_avg = 4.388663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38866
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393624 n_nop=352950 n_act=3123 n_pre=3107 n_ref_event=0 n_req=32954 n_rd=30331 n_rd_L2_A=0 n_write=0 n_wr_bk=4333 bw_util=0.1761
n_activity=153635 dram_eff=0.4513
bk0: 2275a 367434i bk1: 2376a 370664i bk2: 2160a 368780i bk3: 2068a 371170i bk4: 2056a 366424i bk5: 2152a 367439i bk6: 1952a 362586i bk7: 1892a 365331i bk8: 1772a 381855i bk9: 1824a 382022i bk10: 1440a 384600i bk11: 1496a 384039i bk12: 1644a 380592i bk13: 1744a 378399i bk14: 1800a 373725i bk15: 1680a 371837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905474
Row_Buffer_Locality_read = 0.937885
Row_Buffer_Locality_write = 0.530690
Bank_Level_Parallism = 2.831819
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.620970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176127 
total_CMD = 393624 
util_bw = 69328 
Wasted_Col = 40534 
Wasted_Row = 16302 
Idle = 267460 

BW Util Bottlenecks: 
RCDc_limit = 15648 
RCDWRc_limit = 5138 
WTRc_limit = 5669 
RTWc_limit = 23712 
CCDLc_limit = 20366 
rwq = 0 
CCDLc_limit_alone = 15794 
WTRc_limit_alone = 5339 
RTWc_limit_alone = 19470 

Commands details: 
total_CMD = 393624 
n_nop = 352950 
Read = 30331 
Write = 0 
L2_Alloc = 0 
L2_WB = 4333 
n_act = 3123 
n_pre = 3107 
n_ref = 0 
n_req = 32954 
total_req = 34664 

Dual Bus Interface Util: 
issued_total_row = 6230 
issued_total_col = 34664 
Row_Bus_Util =  0.015827 
CoL_Bus_Util = 0.088064 
Either_Row_CoL_Bus_Util = 0.103332 
Issued_on_Two_Bus_Simul_Util = 0.000559 
issued_two_Eff = 0.005409 
queue_avg = 4.387786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196535, Miss = 17660, Miss_rate = 0.090, Pending_hits = 50, Reservation_fails = 508
L2_cache_bank[1]: Access = 192853, Miss = 18574, Miss_rate = 0.096, Pending_hits = 20, Reservation_fails = 11
L2_cache_bank[2]: Access = 188325, Miss = 17484, Miss_rate = 0.093, Pending_hits = 12, Reservation_fails = 122
L2_cache_bank[3]: Access = 192855, Miss = 17867, Miss_rate = 0.093, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[4]: Access = 189269, Miss = 17653, Miss_rate = 0.093, Pending_hits = 58, Reservation_fails = 238
L2_cache_bank[5]: Access = 189033, Miss = 18412, Miss_rate = 0.097, Pending_hits = 25, Reservation_fails = 5
L2_cache_bank[6]: Access = 188348, Miss = 17794, Miss_rate = 0.094, Pending_hits = 11, Reservation_fails = 6
L2_cache_bank[7]: Access = 187619, Miss = 17972, Miss_rate = 0.096, Pending_hits = 20, Reservation_fails = 11
L2_cache_bank[8]: Access = 192253, Miss = 18242, Miss_rate = 0.095, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 187555, Miss = 17574, Miss_rate = 0.094, Pending_hits = 20, Reservation_fails = 5
L2_cache_bank[10]: Access = 191492, Miss = 18059, Miss_rate = 0.094, Pending_hits = 14, Reservation_fails = 5
L2_cache_bank[11]: Access = 188979, Miss = 18196, Miss_rate = 0.096, Pending_hits = 19, Reservation_fails = 9
L2_total_cache_accesses = 2285116
L2_total_cache_misses = 215487
L2_total_cache_miss_rate = 0.0943
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 927
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24504
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.407
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2285116
icnt_total_pkts_simt_to_mem=785404
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.9349
	minimum = 5
	maximum = 416
Network latency average = 52.2327
	minimum = 5
	maximum = 401
Slowest packet = 3054731
Flit latency average = 52.2327
	minimum = 5
	maximum = 401
Slowest flit = 3054858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.201966
	minimum = 0.156592 (at node 2)
	maximum = 0.787565 (at node 15)
Accepted packet rate average = 0.201966
	minimum = 0.15947 (at node 16)
	maximum = 0.749568 (at node 15)
Injected flit rate average = 0.201966
	minimum = 0.156592 (at node 2)
	maximum = 0.787565 (at node 15)
Accepted flit rate average= 0.201966
	minimum = 0.15947 (at node 16)
	maximum = 0.749568 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9787 (14 samples)
	minimum = 5 (14 samples)
	maximum = 196.857 (14 samples)
Network latency average = 26.5306 (14 samples)
	minimum = 5 (14 samples)
	maximum = 191.714 (14 samples)
Flit latency average = 26.5303 (14 samples)
	minimum = 5 (14 samples)
	maximum = 191.714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.132333 (14 samples)
	minimum = 0.0724142 (14 samples)
	maximum = 0.36067 (14 samples)
Accepted packet rate average = 0.132333 (14 samples)
	minimum = 0.0858849 (14 samples)
	maximum = 0.323423 (14 samples)
Injected flit rate average = 0.132335 (14 samples)
	minimum = 0.0724183 (14 samples)
	maximum = 0.36067 (14 samples)
Accepted flit rate average = 0.132335 (14 samples)
	minimum = 0.0858899 (14 samples)
	maximum = 0.323423 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 38 sec (2198 sec)
gpgpu_simulation_rate = 10062 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 5181347x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 85899345935
gpu_sim_cycle = 101199
gpu_sim_insn = 2766132
gpu_ipc =      27.3336
gpu_tot_sim_cycle = 527205
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.1995
gpu_tot_issued_cta = 1920
gpu_occupancy = 55.7186% 
gpu_tot_occupancy = 52.5568% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       1.6122
partiton_level_parallism_total  =       1.7990
partiton_level_parallism_util =       2.0200
partiton_level_parallism_util_total  =       2.2855
L2_BW  =     200.3277 GB/Sec
L2_BW_total  =     177.1544 GB/Sec
gpu_total_sim_rate=9068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 79619, Miss = 64769, Miss_rate = 0.813, Pending_hits = 6759, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 80803, Miss = 65229, Miss_rate = 0.807, Pending_hits = 6745, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 77072, Miss = 62685, Miss_rate = 0.813, Pending_hits = 6564, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 78180, Miss = 62802, Miss_rate = 0.803, Pending_hits = 6444, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 78884, Miss = 63450, Miss_rate = 0.804, Pending_hits = 6623, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 76603, Miss = 62186, Miss_rate = 0.812, Pending_hits = 6514, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 76661, Miss = 61607, Miss_rate = 0.804, Pending_hits = 6411, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 73913, Miss = 59256, Miss_rate = 0.802, Pending_hits = 6270, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 78833, Miss = 63879, Miss_rate = 0.810, Pending_hits = 6659, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 82011, Miss = 65936, Miss_rate = 0.804, Pending_hits = 6981, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 75986, Miss = 61085, Miss_rate = 0.804, Pending_hits = 6403, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 76776, Miss = 62045, Miss_rate = 0.808, Pending_hits = 6554, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 76110, Miss = 61698, Miss_rate = 0.811, Pending_hits = 6440, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 78067, Miss = 63475, Miss_rate = 0.813, Pending_hits = 6671, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 77711, Miss = 63026, Miss_rate = 0.811, Pending_hits = 6728, Reservation_fails = 236420
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 943128
	L1D_total_cache_miss_rate = 0.8080
	L1D_total_cache_pending_hits = 98766
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 647600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3733669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 81686
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 253806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 818777
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 840799
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256416
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 818777

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3134384
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 599154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4349, 3864, 4684, 4240, 5010, 4710, 4503, 4498, 4199, 3968, 4236, 4118, 3825, 4367, 3675, 4479, 3976, 3950, 4038, 4005, 4272, 4091, 3692, 3830, 3942, 4517, 3955, 3698, 4027, 3914, 4075, 4526, 492, 481, 481, 492, 470, 470, 481, 492, 459, 481, 481, 481, 481, 481, 459, 492, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3614306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656602
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5094585	W0_Idle:293601	W0_Scoreboard:7437319	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5252816 {8:656602,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105056320 {40:2626408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 389 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 102 
mrq_lat_table:52389 	18909 	25734 	23777 	43706 	40710 	26041 	19485 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790158 	1482171 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	351764 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161634 	136051 	123230 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	257 	774 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       128       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        88        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116        76        64        60 
dram[4]:       128       128        96       125       104        92        80        68       124       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       124       176       164       136        96        68        96 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.834984 10.608025 11.924901 10.000000 10.135922 10.514107  8.526463  8.521164 15.326797 16.731035 28.676056 29.536232 14.080925 14.566265  9.010204  9.474227 
dram[1]: 10.577922 11.306338 11.205129 10.616667 10.568562 10.031348  7.779487  8.130769 15.736842 15.804195 34.050846 27.879999 13.088398 13.767442  9.742308  9.281691 
dram[2]: 11.871795 10.267080 10.625851 10.391585 10.683501  9.935780  8.842254  8.232911 16.251799 17.473282 24.987951 24.850574 13.899408 14.563637  9.739777  9.670213 
dram[3]: 11.083624 11.394558 10.787986 12.042969 10.296179  9.963190  7.719807  7.622549 16.404255 15.483443 26.948051 34.474575 11.954774 13.382514  9.674911  9.749063 
dram[4]: 11.136666 10.230530 11.491039 12.681818 10.748322  9.393586  8.157500  8.294278 17.582090 15.785234 25.337349 38.333332 14.341176 12.280000  9.030508  9.792829 
dram[5]: 10.447619 10.812102 10.721477 11.734848 11.525926  9.610620  8.272727  9.453172 16.390411 14.841176 29.542856 27.815790 16.197184 12.890053 10.182509 10.520162 
average row locality = 266951/23362 = 11.426719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       281       268       270       340       346       655       668       145       129        46        35        84        90       268       271 
dram[1]:       259       260       272       264       327       348       646       685       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       358       669       656       130       124        53        46        91       113       280       262 
dram[3]:       276       278       264       265       344       355       641       652       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       621       117       139        51        28        80        92       277       255 
dram[5]:       295       269       260       262       355       375       652       670       141       136        39        41        83       105       256       279 
total dram writes = 25066
bank skew: 685/28 = 24.46
chip skew: 4218/4140 = 1.02
average mf latency per bank:
dram[0]:      24315     27882     24884     28904     17277     20755      9816     11484     73085     73254    517441    843259    290658    320579     22838     26359
dram[1]:      26631     29070     24640     27660     19340     20267     10464     11036     63508     69477    551448    744980    239408    292903     21181     24441
dram[2]:      24799     24412     22299     24493     18317     18653      9657     10708     61872     71197    404470    554982    239527    203719     19270     23583
dram[3]:      23284     24359     24211     25084     18523     18700     10553     10836     61593     67958    564143    644410    260932    216155     20803     24234
dram[4]:      29048     22932     26267     24235     21532     15981     11432     10550     82065     58272    570786    880683    354755    242889     24976     21641
dram[5]:      27500     26385     30183     26830     21389     18473     12256     10684     71217     68259    768823    682475    355626    243630     26933     22939
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=432591 n_act=3937 n_pre=3921 n_ref_event=0 n_req=44830 n_rd=41494 n_rd_L2_A=0 n_write=0 n_wr_bk=5486 bw_util=0.1929
n_activity=199690 dram_eff=0.4705
bk0: 3038a 453352i bk1: 3176a 454257i bk2: 2792a 456733i bk3: 2956a 452734i bk4: 2836a 452119i bk5: 3056a 450784i bk6: 2620a 450609i bk7: 2756a 446183i bk8: 2264a 468507i bk9: 2344a 468208i bk10: 2008a 474062i bk11: 2016a 474290i bk12: 2368a 467014i bk13: 2348a 468602i bk14: 2412a 457316i bk15: 2504a 455429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912358
Row_Buffer_Locality_read = 0.942184
Row_Buffer_Locality_write = 0.541367
Bank_Level_Parallism = 2.990153
Bank_Level_Parallism_Col = 3.038424
Bank_Level_Parallism_Ready = 1.694877
write_to_read_ratio_blp_rw_average = 0.326434
GrpLevelPara = 1.893984 

BW Util details:
bwutil = 0.192884 
total_CMD = 487131 
util_bw = 93960 
Wasted_Col = 50812 
Wasted_Row = 20306 
Idle = 322053 

BW Util Bottlenecks: 
RCDc_limit = 19426 
RCDWRc_limit = 6183 
WTRc_limit = 6868 
RTWc_limit = 29699 
CCDLc_limit = 25890 
rwq = 0 
CCDLc_limit_alone = 20478 
WTRc_limit_alone = 6501 
RTWc_limit_alone = 24654 

Commands details: 
total_CMD = 487131 
n_nop = 432591 
Read = 41494 
Write = 0 
L2_Alloc = 0 
L2_WB = 5486 
n_act = 3937 
n_pre = 3921 
n_ref = 0 
n_req = 44830 
total_req = 46980 

Dual Bus Interface Util: 
issued_total_row = 7858 
issued_total_col = 46980 
Row_Bus_Util =  0.016131 
CoL_Bus_Util = 0.096442 
Either_Row_CoL_Bus_Util = 0.111962 
Issued_on_Two_Bus_Simul_Util = 0.000612 
issued_two_Eff = 0.005464 
queue_avg = 5.005458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=433573 n_act=3895 n_pre=3879 n_ref_event=0 n_req=43936 n_rd=40648 n_rd_L2_A=0 n_write=0 n_wr_bk=5436 bw_util=0.1892
n_activity=195947 dram_eff=0.4704
bk0: 3012a 454091i bk1: 2976a 455766i bk2: 2824a 454036i bk3: 2932a 455299i bk4: 2876a 453721i bk5: 2896a 452820i bk6: 2600a 448526i bk7: 2716a 445238i bk8: 2304a 469283i bk9: 2176a 469023i bk10: 1984a 474078i bk11: 2068a 474309i bk12: 2284a 467142i bk13: 2292a 468124i bk14: 2308a 461264i bk15: 2400a 457764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911485
Row_Buffer_Locality_read = 0.942408
Row_Buffer_Locality_write = 0.529197
Bank_Level_Parallism = 2.976434
Bank_Level_Parallism_Col = 3.013442
Bank_Level_Parallism_Ready = 1.667184
write_to_read_ratio_blp_rw_average = 0.331955
GrpLevelPara = 1.886721 

BW Util details:
bwutil = 0.189206 
total_CMD = 487131 
util_bw = 92168 
Wasted_Col = 49946 
Wasted_Row = 19926 
Idle = 325091 

BW Util Bottlenecks: 
RCDc_limit = 18994 
RCDWRc_limit = 6194 
WTRc_limit = 6576 
RTWc_limit = 30623 
CCDLc_limit = 25319 
rwq = 0 
CCDLc_limit_alone = 19731 
WTRc_limit_alone = 6205 
RTWc_limit_alone = 25406 

Commands details: 
total_CMD = 487131 
n_nop = 433573 
Read = 40648 
Write = 0 
L2_Alloc = 0 
L2_WB = 5436 
n_act = 3895 
n_pre = 3879 
n_ref = 0 
n_req = 43936 
total_req = 46084 

Dual Bus Interface Util: 
issued_total_row = 7774 
issued_total_col = 46084 
Row_Bus_Util =  0.015959 
CoL_Bus_Util = 0.094603 
Either_Row_CoL_Bus_Util = 0.109946 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.005601 
queue_avg = 4.884575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=432974 n_act=3901 n_pre=3885 n_ref_event=0 n_req=44578 n_rd=41216 n_rd_L2_A=0 n_write=0 n_wr_bk=5493 bw_util=0.1918
n_activity=197680 dram_eff=0.4726
bk0: 3016a 454822i bk1: 3048a 453587i bk2: 2884a 454435i bk3: 2960a 452825i bk4: 2868a 452210i bk5: 2944a 451492i bk6: 2688a 448747i bk7: 2768a 447089i bk8: 2176a 468452i bk9: 2208a 468203i bk10: 2044a 472511i bk11: 2136a 473560i bk12: 2276a 467696i bk13: 2312a 465432i bk14: 2392a 459509i bk15: 2496a 459866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912580
Row_Buffer_Locality_read = 0.942813
Row_Buffer_Locality_write = 0.541939
Bank_Level_Parallism = 3.012961
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.689778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191772 
total_CMD = 487131 
util_bw = 93418 
Wasted_Col = 50173 
Wasted_Row = 19957 
Idle = 323583 

BW Util Bottlenecks: 
RCDc_limit = 18859 
RCDWRc_limit = 6016 
WTRc_limit = 7348 
RTWc_limit = 31141 
CCDLc_limit = 26186 
rwq = 0 
CCDLc_limit_alone = 20032 
WTRc_limit_alone = 6903 
RTWc_limit_alone = 25432 

Commands details: 
total_CMD = 487131 
n_nop = 432974 
Read = 41216 
Write = 0 
L2_Alloc = 0 
L2_WB = 5493 
n_act = 3901 
n_pre = 3885 
n_ref = 0 
n_req = 44578 
total_req = 46709 

Dual Bus Interface Util: 
issued_total_row = 7786 
issued_total_col = 46709 
Row_Bus_Util =  0.015983 
CoL_Bus_Util = 0.095886 
Either_Row_CoL_Bus_Util = 0.111175 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.006241 
queue_avg = 5.086683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=433052 n_act=3947 n_pre=3931 n_ref_event=4567177155082382276 n_req=44383 n_rd=41112 n_rd_L2_A=0 n_write=0 n_wr_bk=5401 bw_util=0.191
n_activity=197223 dram_eff=0.4717
bk0: 2944a 457362i bk1: 3096a 453864i bk2: 2820a 455086i bk3: 2856a 458029i bk4: 2944a 453118i bk5: 2960a 452958i bk6: 2744a 448862i bk7: 2664a 445676i bk8: 2232a 469618i bk9: 2256a 467957i bk10: 2048a 472875i bk11: 2012a 474752i bk12: 2296a 467285i bk13: 2360a 466588i bk14: 2496a 458275i bk15: 2384a 459625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911182
Row_Buffer_Locality_read = 0.941745
Row_Buffer_Locality_write = 0.527056
Bank_Level_Parallism = 2.946755
Bank_Level_Parallism_Col = 3.193696
Bank_Level_Parallism_Ready = 1.665081
write_to_read_ratio_blp_rw_average = 0.330683
GrpLevelPara = 1.875799 

BW Util details:
bwutil = 0.190967 
total_CMD = 487131 
util_bw = 93026 
Wasted_Col = 50234 
Wasted_Row = 19954 
Idle = 323917 

BW Util Bottlenecks: 
RCDc_limit = 19125 
RCDWRc_limit = 6041 
WTRc_limit = 6701 
RTWc_limit = 29688 
CCDLc_limit = 26323 
rwq = 0 
CCDLc_limit_alone = 20242 
WTRc_limit_alone = 6319 
RTWc_limit_alone = 23989 

Commands details: 
total_CMD = 487131 
n_nop = 433052 
Read = 41112 
Write = 0 
L2_Alloc = 0 
L2_WB = 5401 
n_act = 3947 
n_pre = 3931 
n_ref = 4567177155082382276 
n_req = 44383 
total_req = 46513 

Dual Bus Interface Util: 
issued_total_row = 7878 
issued_total_col = 46513 
Row_Bus_Util =  0.016172 
CoL_Bus_Util = 0.095484 
Either_Row_CoL_Bus_Util = 0.111015 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.005769 
queue_avg = 4.929036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=433105 n_act=3889 n_pre=3873 n_ref_event=0 n_req=44414 n_rd=41160 n_rd_L2_A=0 n_write=0 n_wr_bk=5400 bw_util=0.1912
n_activity=195724 dram_eff=0.4758
bk0: 3096a 454519i bk1: 3040a 456669i bk2: 2956a 454042i bk3: 2848a 455607i bk4: 2924a 453975i bk5: 2908a 450503i bk6: 2804a 446503i bk7: 2620a 449168i bk8: 2276a 468926i bk9: 2268a 468715i bk10: 2076a 473496i bk11: 1940a 474882i bk12: 2364a 466979i bk13: 2376a 467665i bk14: 2420a 457567i bk15: 2244a 458762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912573
Row_Buffer_Locality_read = 0.942396
Row_Buffer_Locality_write = 0.535341
Bank_Level_Parallism = 2.980867
Bank_Level_Parallism_Col = 3.009295
Bank_Level_Parallism_Ready = 1.674971
write_to_read_ratio_blp_rw_average = 0.329095
GrpLevelPara = 1.894997 

BW Util details:
bwutil = 0.191160 
total_CMD = 487131 
util_bw = 93120 
Wasted_Col = 50033 
Wasted_Row = 19519 
Idle = 324459 

BW Util Bottlenecks: 
RCDc_limit = 18913 
RCDWRc_limit = 5998 
WTRc_limit = 7265 
RTWc_limit = 30450 
CCDLc_limit = 25788 
rwq = 0 
CCDLc_limit_alone = 20121 
WTRc_limit_alone = 6851 
RTWc_limit_alone = 25197 

Commands details: 
total_CMD = 487131 
n_nop = 433105 
Read = 41160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5400 
n_act = 3889 
n_pre = 3873 
n_ref = 0 
n_req = 44414 
total_req = 46560 

Dual Bus Interface Util: 
issued_total_row = 7762 
issued_total_col = 46560 
Row_Bus_Util =  0.015934 
CoL_Bus_Util = 0.095580 
Either_Row_CoL_Bus_Util = 0.110907 
Issued_on_Two_Bus_Simul_Util = 0.000608 
issued_two_Eff = 0.005479 
queue_avg = 5.089625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08962
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487131 n_nop=432814 n_act=3830 n_pre=3814 n_ref_event=0 n_req=44810 n_rd=41499 n_rd_L2_A=0 n_write=0 n_wr_bk=5464 bw_util=0.1928
n_activity=197545 dram_eff=0.4755
bk0: 3039a 453251i bk1: 3152a 456607i bk2: 2960a 455922i bk3: 2876a 457891i bk4: 2816a 452583i bk5: 2952a 453048i bk6: 2728a 446174i bk7: 2676a 450595i bk8: 2308a 469043i bk9: 2436a 468218i bk10: 2044a 474237i bk11: 2092a 473055i bk12: 2232a 469193i bk13: 2364a 466966i bk14: 2460a 460426i bk15: 2364a 457863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914707
Row_Buffer_Locality_read = 0.944095
Row_Buffer_Locality_write = 0.546361
Bank_Level_Parallism = 2.919898
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.636108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192815 
total_CMD = 487131 
util_bw = 93926 
Wasted_Col = 50505 
Wasted_Row = 19380 
Idle = 323320 

BW Util Bottlenecks: 
RCDc_limit = 18775 
RCDWRc_limit = 5989 
WTRc_limit = 7211 
RTWc_limit = 30663 
CCDLc_limit = 26454 
rwq = 0 
CCDLc_limit_alone = 20643 
WTRc_limit_alone = 6807 
RTWc_limit_alone = 25256 

Commands details: 
total_CMD = 487131 
n_nop = 432814 
Read = 41499 
Write = 0 
L2_Alloc = 0 
L2_WB = 5464 
n_act = 3830 
n_pre = 3814 
n_ref = 0 
n_req = 44810 
total_req = 46963 

Dual Bus Interface Util: 
issued_total_row = 7644 
issued_total_col = 46963 
Row_Bus_Util =  0.015692 
CoL_Bus_Util = 0.096407 
Either_Row_CoL_Bus_Util = 0.111504 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.005339 
queue_avg = 4.999901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248925, Miss = 23430, Miss_rate = 0.094, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 246366, Miss = 24310, Miss_rate = 0.099, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 240713, Miss = 23232, Miss_rate = 0.097, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 246563, Miss = 23587, Miss_rate = 0.096, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 241272, Miss = 23430, Miss_rate = 0.097, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 240664, Miss = 24095, Miss_rate = 0.100, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 241616, Miss = 23576, Miss_rate = 0.098, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 240270, Miss = 23694, Miss_rate = 0.099, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 245173, Miss = 24008, Miss_rate = 0.098, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 239534, Miss = 23212, Miss_rate = 0.097, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 245492, Miss = 23702, Miss_rate = 0.097, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 242058, Miss = 24036, Miss_rate = 0.099, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2918646
L2_total_cache_misses = 284312
L2_total_cache_miss_rate = 0.0974
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2347364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 185384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 137
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2590400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256543
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 142
L2_cache_data_port_util = 0.418
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2918646
icnt_total_pkts_simt_to_mem=948555
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.9159
	minimum = 5
	maximum = 531
Network latency average = 78.0448
	minimum = 5
	maximum = 531
Slowest packet = 3330039
Flit latency average = 78.0448
	minimum = 5
	maximum = 531
Slowest flit = 3330166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291571
	minimum = 0.0991808 (at node 2)
	maximum = 0.533602 (at node 25)
Accepted packet rate average = 0.291571
	minimum = 0.131602 (at node 20)
	maximum = 0.447969 (at node 5)
Injected flit rate average = 0.291571
	minimum = 0.0991808 (at node 2)
	maximum = 0.533602 (at node 25)
Accepted flit rate average= 0.291571
	minimum = 0.131602 (at node 20)
	maximum = 0.447969 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8412 (15 samples)
	minimum = 5 (15 samples)
	maximum = 219.133 (15 samples)
Network latency average = 29.9649 (15 samples)
	minimum = 5 (15 samples)
	maximum = 214.333 (15 samples)
Flit latency average = 29.9646 (15 samples)
	minimum = 5 (15 samples)
	maximum = 214.333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.142949 (15 samples)
	minimum = 0.0741986 (15 samples)
	maximum = 0.372199 (15 samples)
Accepted packet rate average = 0.142949 (15 samples)
	minimum = 0.0889327 (15 samples)
	maximum = 0.331726 (15 samples)
Injected flit rate average = 0.142951 (15 samples)
	minimum = 0.0742025 (15 samples)
	maximum = 0.372199 (15 samples)
Accepted flit rate average = 0.142951 (15 samples)
	minimum = 0.0889373 (15 samples)
	maximum = 0.331726 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 44 sec (2744 sec)
gpgpu_simulation_rate = 9068 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 5208333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 51539607576
gpu_sim_cycle = 2556
gpu_sim_insn = 1122762
gpu_ipc =     439.2653
gpu_tot_sim_cycle = 529761
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.0911
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.9836% 
gpu_tot_occupancy = 52.6428% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       1.3099
partiton_level_parallism_total  =       1.7966
partiton_level_parallism_util =       2.1217
partiton_level_parallism_util_total  =       2.2849
L2_BW  =      61.1455 GB/Sec
L2_BW_total  =     176.5947 GB/Sec
gpu_total_sim_rate=9419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 79899, Miss = 64930, Miss_rate = 0.813, Pending_hits = 6855, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 81179, Miss = 65466, Miss_rate = 0.806, Pending_hits = 6853, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 77364, Miss = 62855, Miss_rate = 0.812, Pending_hits = 6660, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 78460, Miss = 62963, Miss_rate = 0.802, Pending_hits = 6540, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 79236, Miss = 63659, Miss_rate = 0.803, Pending_hits = 6731, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 76919, Miss = 62380, Miss_rate = 0.811, Pending_hits = 6610, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 77009, Miss = 61817, Miss_rate = 0.803, Pending_hits = 6519, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 74257, Miss = 59463, Miss_rate = 0.801, Pending_hits = 6378, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 79165, Miss = 64073, Miss_rate = 0.809, Pending_hits = 6767, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 82323, Miss = 66127, Miss_rate = 0.803, Pending_hits = 7077, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 76326, Miss = 61289, Miss_rate = 0.803, Pending_hits = 6511, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 77140, Miss = 62271, Miss_rate = 0.807, Pending_hits = 6662, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 76410, Miss = 61873, Miss_rate = 0.810, Pending_hits = 6536, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 78411, Miss = 63678, Miss_rate = 0.812, Pending_hits = 6779, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 78015, Miss = 63207, Miss_rate = 0.810, Pending_hits = 6824, Reservation_fails = 236420
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 946051
	L1D_total_cache_miss_rate = 0.8071
	L1D_total_cache_pending_hits = 100302
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6108
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 116095
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 40960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27340
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 116095

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 504
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2408
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4414, 3940, 4738, 4316, 5075, 4775, 4568, 4552, 4275, 4022, 4301, 4172, 3901, 4443, 3740, 4533, 4030, 4004, 4092, 4070, 4326, 4145, 3757, 3884, 4018, 4582, 4020, 3763, 4092, 3979, 4151, 4602, 528, 517, 517, 539, 528, 517, 517, 539, 506, 517, 517, 517, 528, 517, 495, 550, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3614306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657114
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5099340	W0_Idle:299371	W0_Scoreboard:7456077	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5256912 {8:657114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105138240 {40:2628456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 389 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 102 
mrq_lat_table:52771 	19131 	26082 	24188 	44124 	40898 	26041 	19485 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	793650 	1483563 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	355112 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	165617 	136613 	123569 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	774 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       128       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        88        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116        76        64        60 
dram[4]:       128       128       108       125       104        92        80        68       124       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       124       176       164       136        96        68        96 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.838284 10.611111 11.924901 10.003105 10.106452 10.484375  8.529248  8.521164 16.169935 17.558620 29.352112 29.685715 14.080925 14.491018  9.017007  9.477663 
dram[1]: 10.577922 11.270175 11.205129 10.620000 10.568562 10.003125  7.779487  8.130769 16.506578 16.555555 34.216667 28.360001 13.088398 13.767442  9.708813  9.252631 
dram[2]: 11.871795 10.267080 10.625851 10.391585 10.683501  9.935780  8.842254  8.235443 17.115108 18.419847 25.590361 24.977272 13.899408 14.563637  9.707407  9.639576 
dram[3]: 11.083624 11.359322 10.753521 12.000000 10.266666  9.935780  7.719807  7.622549 17.133802 16.251656 27.115385 34.566666 11.954774 13.382514  9.644366  9.752809 
dram[4]: 11.136666 10.201863 11.453571 12.681818 10.719064  9.393586  8.157500  8.294278 18.507463 16.590605 25.511906 38.882355 14.341176 12.280000  9.003378  9.792829 
dram[5]: 10.457143 10.780952 10.721477 11.734848 11.490775  9.585294  8.272727  9.453172 17.198629 15.600000 29.577465 27.922077 16.197184 12.890053 10.182509 10.520162 
average row locality = 268920/23394 = 11.495255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       281       268       270       340       347       655       668       145       129        46        35        84        90       268       273 
dram[1]:       259       260       272       264       327       348       646       685       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       358       669       656       130       124        54        46        91       113       280       262 
dram[3]:       276       278       264       265       345       355       641       652       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       621       117       139        51        28        80        92       277       255 
dram[5]:       296       269       260       262       355       375       652       670       141       137        39        41        83       105       256       279 
total dram writes = 25073
bank skew: 685/28 = 24.46
chip skew: 4220/4141 = 1.02
average mf latency per bank:
dram[0]:      24315     27882     24884     28904     17283     20701      9829     11497     74272     73581    517878    843784    290724    320634     22838     26166
dram[1]:      26631     29070     24640     27660     19348     20274     10478     11047     63796     69779    551870    745431    239462    292966     21181     24441
dram[2]:      24799     24412     22299     24493     18326     18662      9669     10717     62195     71528    397350    555375    239591    203759     19270     23583
dram[3]:      23284     24359     24211     25084     18473     18708     10566     10847     61897     68262    564623    644862    260980    216205     20803     24234
dram[4]:      29048     22932     26267     24235     21536     15988     11445     10563     82427     58567    571126    881333    354809    242941     24976     21641
dram[5]:      27407     26385     30183     26830     21395     18479     12268     10696     71498     68064    769287    682865    355688    243685     26933     22939
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=434597 n_act=3941 n_pre=3925 n_ref_event=0 n_req=45178 n_rd=41830 n_rd_L2_A=0 n_write=0 n_wr_bk=5499 bw_util=0.1934
n_activity=200700 dram_eff=0.4716
bk0: 3038a 455661i bk1: 3176a 456619i bk2: 2792a 459096i bk3: 2956a 455076i bk4: 2836a 454389i bk5: 3056a 452990i bk6: 2620a 452916i bk7: 2756a 448541i bk8: 2392a 470541i bk9: 2464a 470259i bk10: 2056a 476308i bk11: 2056a 476533i bk12: 2368a 469374i bk13: 2348a 470943i bk14: 2412a 459616i bk15: 2504a 457786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912944
Row_Buffer_Locality_read = 0.942625
Row_Buffer_Locality_write = 0.542115
Bank_Level_Parallism = 2.985224
Bank_Level_Parallism_Col = 3.032290
Bank_Level_Parallism_Ready = 1.689885
write_to_read_ratio_blp_rw_average = 0.325964
GrpLevelPara = 1.892476 

BW Util details:
bwutil = 0.193380 
total_CMD = 489492 
util_bw = 94658 
Wasted_Col = 50948 
Wasted_Row = 20318 
Idle = 323568 

BW Util Bottlenecks: 
RCDc_limit = 19426 
RCDWRc_limit = 6191 
WTRc_limit = 6868 
RTWc_limit = 29795 
CCDLc_limit = 25985 
rwq = 0 
CCDLc_limit_alone = 20559 
WTRc_limit_alone = 6501 
RTWc_limit_alone = 24736 

Commands details: 
total_CMD = 489492 
n_nop = 434597 
Read = 41830 
Write = 0 
L2_Alloc = 0 
L2_WB = 5499 
n_act = 3941 
n_pre = 3925 
n_ref = 0 
n_req = 45178 
total_req = 47329 

Dual Bus Interface Util: 
issued_total_row = 7866 
issued_total_col = 47329 
Row_Bus_Util =  0.016070 
CoL_Bus_Util = 0.096690 
Either_Row_CoL_Bus_Util = 0.112147 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.005465 
queue_avg = 4.988903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=435597 n_act=3901 n_pre=3885 n_ref_event=0 n_req=44262 n_rd=40968 n_rd_L2_A=0 n_write=0 n_wr_bk=5442 bw_util=0.1896
n_activity=197019 dram_eff=0.4711
bk0: 3012a 456450i bk1: 2976a 458031i bk2: 2824a 456394i bk3: 2932a 457658i bk4: 2876a 456081i bk5: 2896a 455163i bk6: 2600a 450889i bk7: 2716a 447601i bk8: 2420a 471367i bk9: 2300a 471064i bk10: 2028a 476325i bk11: 2104a 476588i bk12: 2284a 469502i bk13: 2292a 470484i bk14: 2308a 463592i bk15: 2400a 460104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912001
Row_Buffer_Locality_read = 0.942809
Row_Buffer_Locality_write = 0.528840
Bank_Level_Parallism = 2.969640
Bank_Level_Parallism_Col = 3.005455
Bank_Level_Parallism_Ready = 1.662703
write_to_read_ratio_blp_rw_average = 0.330645
GrpLevelPara = 1.884492 

BW Util details:
bwutil = 0.189625 
total_CMD = 489492 
util_bw = 92820 
Wasted_Col = 50084 
Wasted_Row = 19956 
Idle = 326632 

BW Util Bottlenecks: 
RCDc_limit = 18998 
RCDWRc_limit = 6213 
WTRc_limit = 6576 
RTWc_limit = 30658 
CCDLc_limit = 25436 
rwq = 0 
CCDLc_limit_alone = 19835 
WTRc_limit_alone = 6205 
RTWc_limit_alone = 25428 

Commands details: 
total_CMD = 489492 
n_nop = 435597 
Read = 40968 
Write = 0 
L2_Alloc = 0 
L2_WB = 5442 
n_act = 3901 
n_pre = 3885 
n_ref = 0 
n_req = 44262 
total_req = 46410 

Dual Bus Interface Util: 
issued_total_row = 7786 
issued_total_col = 46410 
Row_Bus_Util =  0.015906 
CoL_Bus_Util = 0.094813 
Either_Row_CoL_Bus_Util = 0.110104 
Issued_on_Two_Bus_Simul_Util = 0.000615 
issued_two_Eff = 0.005585 
queue_avg = 4.867101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.8671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=434996 n_act=3904 n_pre=3888 n_ref_event=0 n_req=44911 n_rd=41544 n_rd_L2_A=0 n_write=0 n_wr_bk=5498 bw_util=0.1922
n_activity=198659 dram_eff=0.4736
bk0: 3016a 457180i bk1: 3048a 455946i bk2: 2884a 456795i bk3: 2960a 455185i bk4: 2868a 454570i bk5: 2944a 453852i bk6: 2688a 451108i bk7: 2768a 449451i bk8: 2296a 470504i bk9: 2332a 470259i bk10: 2092a 474762i bk11: 2172a 475812i bk12: 2276a 470057i bk13: 2312a 467793i bk14: 2392a 461850i bk15: 2496a 462206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913162
Row_Buffer_Locality_read = 0.943241
Row_Buffer_Locality_write = 0.542026
Bank_Level_Parallism = 3.006357
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.684949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192207 
total_CMD = 489492 
util_bw = 94084 
Wasted_Col = 50258 
Wasted_Row = 19981 
Idle = 325169 

BW Util Bottlenecks: 
RCDc_limit = 18863 
RCDWRc_limit = 6030 
WTRc_limit = 7348 
RTWc_limit = 31141 
CCDLc_limit = 26257 
rwq = 0 
CCDLc_limit_alone = 20103 
WTRc_limit_alone = 6903 
RTWc_limit_alone = 25432 

Commands details: 
total_CMD = 489492 
n_nop = 434996 
Read = 41544 
Write = 0 
L2_Alloc = 0 
L2_WB = 5498 
n_act = 3904 
n_pre = 3888 
n_ref = 0 
n_req = 44911 
total_req = 47042 

Dual Bus Interface Util: 
issued_total_row = 7792 
issued_total_col = 47042 
Row_Bus_Util =  0.015919 
CoL_Bus_Util = 0.096104 
Either_Row_CoL_Bus_Util = 0.111332 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.006202 
queue_avg = 5.069944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=435074 n_act=3956 n_pre=3940 n_ref_event=4567177155082382276 n_req=44706 n_rd=41428 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1914
n_activity=198325 dram_eff=0.4723
bk0: 2944a 459726i bk1: 3096a 456137i bk2: 2820a 457398i bk3: 2856a 460368i bk4: 2944a 455457i bk5: 2960a 455291i bk6: 2744a 451218i bk7: 2664a 448035i bk8: 2352a 471681i bk9: 2372a 470066i bk10: 2088a 475123i bk11: 2052a 476972i bk12: 2296a 469644i bk13: 2360a 468950i bk14: 2496a 460618i bk15: 2384a 461987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911623
Row_Buffer_Locality_read = 0.942116
Row_Buffer_Locality_write = 0.526236
Bank_Level_Parallism = 2.939515
Bank_Level_Parallism_Col = 3.184035
Bank_Level_Parallism_Ready = 1.660974
write_to_read_ratio_blp_rw_average = 0.329449
GrpLevelPara = 1.873317 

BW Util details:
bwutil = 0.191366 
total_CMD = 489492 
util_bw = 93672 
Wasted_Col = 50420 
Wasted_Row = 19998 
Idle = 325402 

BW Util Bottlenecks: 
RCDc_limit = 19143 
RCDWRc_limit = 6071 
WTRc_limit = 6710 
RTWc_limit = 29741 
CCDLc_limit = 26455 
rwq = 0 
CCDLc_limit_alone = 20363 
WTRc_limit_alone = 6328 
RTWc_limit_alone = 24031 

Commands details: 
total_CMD = 489492 
n_nop = 435074 
Read = 41428 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 3956 
n_pre = 3940 
n_ref = 4567177155082382276 
n_req = 44706 
total_req = 46836 

Dual Bus Interface Util: 
issued_total_row = 7896 
issued_total_col = 46836 
Row_Bus_Util =  0.016131 
CoL_Bus_Util = 0.095683 
Either_Row_CoL_Bus_Util = 0.111172 
Issued_on_Two_Bus_Simul_Util = 0.000641 
issued_two_Eff = 0.005770 
queue_avg = 4.911081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=435140 n_act=3894 n_pre=3878 n_ref_event=0 n_req=44731 n_rd=41472 n_rd_L2_A=0 n_write=0 n_wr_bk=5405 bw_util=0.1915
n_activity=196713 dram_eff=0.4766
bk0: 3096a 456877i bk1: 3040a 459008i bk2: 2956a 456380i bk3: 2848a 457969i bk4: 2924a 456253i bk5: 2908a 452864i bk6: 2804a 448864i bk7: 2620a 451530i bk8: 2400a 470958i bk9: 2388a 470764i bk10: 2116a 475748i bk11: 1968a 477180i bk12: 2364a 469341i bk13: 2376a 470027i bk14: 2420a 459896i bk15: 2244a 461120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913080
Row_Buffer_Locality_read = 0.942805
Row_Buffer_Locality_write = 0.534827
Bank_Level_Parallism = 2.974009
Bank_Level_Parallism_Col = 3.001691
Bank_Level_Parallism_Ready = 1.670505
write_to_read_ratio_blp_rw_average = 0.327796
GrpLevelPara = 1.893133 

BW Util details:
bwutil = 0.191533 
total_CMD = 489492 
util_bw = 93754 
Wasted_Col = 50176 
Wasted_Row = 19559 
Idle = 326003 

BW Util Bottlenecks: 
RCDc_limit = 18925 
RCDWRc_limit = 6021 
WTRc_limit = 7273 
RTWc_limit = 30476 
CCDLc_limit = 25873 
rwq = 0 
CCDLc_limit_alone = 20203 
WTRc_limit_alone = 6859 
RTWc_limit_alone = 25220 

Commands details: 
total_CMD = 489492 
n_nop = 435140 
Read = 41472 
Write = 0 
L2_Alloc = 0 
L2_WB = 5405 
n_act = 3894 
n_pre = 3878 
n_ref = 0 
n_req = 44731 
total_req = 46877 

Dual Bus Interface Util: 
issued_total_row = 7772 
issued_total_col = 46877 
Row_Bus_Util =  0.015878 
CoL_Bus_Util = 0.095767 
Either_Row_CoL_Bus_Util = 0.111038 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.005464 
queue_avg = 5.073691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.07369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489492 n_nop=434843 n_act=3835 n_pre=3819 n_ref_event=0 n_req=45132 n_rd=41811 n_rd_L2_A=0 n_write=0 n_wr_bk=5474 bw_util=0.1932
n_activity=198493 dram_eff=0.4764
bk0: 3039a 455427i bk1: 3152a 458856i bk2: 2960a 458285i bk3: 2876a 460254i bk4: 2816a 454856i bk5: 2952a 455349i bk6: 2728a 448530i bk7: 2676a 452953i bk8: 2424a 471129i bk9: 2564a 470281i bk10: 2076a 476497i bk11: 2128a 475292i bk12: 2232a 471548i bk13: 2364a 469326i bk14: 2460a 462789i bk15: 2364a 460228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915204
Row_Buffer_Locality_read = 0.944464
Row_Buffer_Locality_write = 0.546823
Bank_Level_Parallism = 2.915495
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.632095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193200 
total_CMD = 489492 
util_bw = 94570 
Wasted_Col = 50647 
Wasted_Row = 19392 
Idle = 324883 

BW Util Bottlenecks: 
RCDc_limit = 18784 
RCDWRc_limit = 5992 
WTRc_limit = 7211 
RTWc_limit = 30760 
CCDLc_limit = 26577 
rwq = 0 
CCDLc_limit_alone = 20746 
WTRc_limit_alone = 6807 
RTWc_limit_alone = 25333 

Commands details: 
total_CMD = 489492 
n_nop = 434843 
Read = 41811 
Write = 0 
L2_Alloc = 0 
L2_WB = 5474 
n_act = 3835 
n_pre = 3819 
n_ref = 0 
n_req = 45132 
total_req = 47285 

Dual Bus Interface Util: 
issued_total_row = 7654 
issued_total_col = 47285 
Row_Bus_Util =  0.015637 
CoL_Bus_Util = 0.096600 
Either_Row_CoL_Bus_Util = 0.111644 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.005307 
queue_avg = 4.981657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249977, Miss = 23657, Miss_rate = 0.095, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 246724, Miss = 24521, Miss_rate = 0.099, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 241070, Miss = 23441, Miss_rate = 0.097, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 246902, Miss = 23794, Miss_rate = 0.096, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 241638, Miss = 23654, Miss_rate = 0.098, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 240999, Miss = 24301, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 241963, Miss = 23779, Miss_rate = 0.098, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 240619, Miss = 23900, Miss_rate = 0.099, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 245508, Miss = 24220, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 239892, Miss = 23414, Miss_rate = 0.098, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 245841, Miss = 23893, Miss_rate = 0.097, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 242397, Miss = 24246, Miss_rate = 0.100, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2923530
L2_total_cache_misses = 286820
L2_total_cache_miss_rate = 0.0981
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27340
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.417
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2923530
icnt_total_pkts_simt_to_mem=951903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.09633
	minimum = 5
	maximum = 24
Network latency average = 6.09633
	minimum = 5
	maximum = 24
Slowest packet = 3869717
Flit latency average = 6.09633
	minimum = 5
	maximum = 24
Slowest flit = 3869844
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119284
	minimum = 0.0719875 (at node 0)
	maximum = 0.411581 (at node 15)
Accepted packet rate average = 0.119284
	minimum = 0.0817684 (at node 20)
	maximum = 0.359937 (at node 15)
Injected flit rate average = 0.119284
	minimum = 0.0719875 (at node 0)
	maximum = 0.411581 (at node 15)
Accepted flit rate average= 0.119284
	minimum = 0.0817684 (at node 20)
	maximum = 0.359937 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2321 (16 samples)
	minimum = 5 (16 samples)
	maximum = 206.938 (16 samples)
Network latency average = 28.4731 (16 samples)
	minimum = 5 (16 samples)
	maximum = 202.438 (16 samples)
Flit latency average = 28.4728 (16 samples)
	minimum = 5 (16 samples)
	maximum = 202.438 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.14147 (16 samples)
	minimum = 0.0740604 (16 samples)
	maximum = 0.374661 (16 samples)
Accepted packet rate average = 0.14147 (16 samples)
	minimum = 0.0884849 (16 samples)
	maximum = 0.333489 (16 samples)
Injected flit rate average = 0.141471 (16 samples)
	minimum = 0.0740641 (16 samples)
	maximum = 0.374661 (16 samples)
Accepted flit rate average = 0.141471 (16 samples)
	minimum = 0.0884893 (16 samples)
	maximum = 0.333489 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 1 sec (2761 sec)
gpgpu_simulation_rate = 9419 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 5235602x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
kernel_stream_id = 85899345935
gpu_sim_cycle = 12103
gpu_sim_insn = 1283661
gpu_ipc =     106.0614
gpu_tot_sim_cycle = 541864
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      50.3636
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.2945% 
gpu_tot_occupancy = 52.0892% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       0.4083
partiton_level_parallism_total  =       1.7656
partiton_level_parallism_util =       1.2505
partiton_level_parallism_util_total  =       2.2752
L2_BW  =      46.5313 GB/Sec
L2_BW_total  =     173.6896 GB/Sec
gpu_total_sim_rate=9673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 80401, Miss = 65184, Miss_rate = 0.811, Pending_hits = 6952, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 81678, Miss = 65714, Miss_rate = 0.805, Pending_hits = 6949, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 77990, Miss = 63178, Miss_rate = 0.810, Pending_hits = 6769, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 78995, Miss = 63235, Miss_rate = 0.800, Pending_hits = 6648, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 79876, Miss = 63999, Miss_rate = 0.801, Pending_hits = 6841, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 77441, Miss = 62645, Miss_rate = 0.809, Pending_hits = 6707, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 77638, Miss = 62136, Miss_rate = 0.800, Pending_hits = 6632, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 74794, Miss = 59738, Miss_rate = 0.799, Pending_hits = 6474, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 79892, Miss = 64460, Miss_rate = 0.807, Pending_hits = 6877, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 82916, Miss = 66430, Miss_rate = 0.801, Pending_hits = 7175, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 76924, Miss = 61602, Miss_rate = 0.801, Pending_hits = 6609, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 77651, Miss = 62528, Miss_rate = 0.805, Pending_hits = 6758, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 77123, Miss = 62243, Miss_rate = 0.807, Pending_hits = 6659, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 78934, Miss = 63939, Miss_rate = 0.810, Pending_hits = 6889, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 78631, Miss = 63537, Miss_rate = 0.808, Pending_hits = 6920, Reservation_fails = 236420
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 950568
	L1D_total_cache_miss_rate = 0.8050
	L1D_total_cache_pending_hits = 101859
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 651819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3733669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 83243
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 254104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 860557
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 848847
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257139
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 860557

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3134384
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 599154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4535, 4020, 4848, 4467, 5196, 4948, 4730, 4632, 4459, 4247, 4529, 4411, 4022, 4619, 3902, 4706, 4110, 4084, 4257, 4191, 4447, 4307, 3878, 3964, 4098, 4755, 4174, 3843, 4287, 4089, 4272, 4819, 528, 517, 517, 539, 528, 517, 517, 539, 506, 517, 517, 517, 528, 517, 495, 550, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3614995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661333
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5106587	W0_Idle:310959	W0_Scoreboard:7683141	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5290664 {8:661333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105813280 {40:2645332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 387 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 101 
mrq_lat_table:54381 	19777 	26968 	24754 	45875 	42384 	26486 	19549 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	805492 	1489320 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	360054 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	178866 	140837 	123695 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	284 	778 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       131       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        96        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116       112        64        60 
dram[4]:       128       128       108       125       104        92        80        68       131       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       133       176       164       136        96        68       128 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.858521 10.581819 11.869231 10.048338 10.150944 10.492447  8.698113  8.721939 16.166666 17.320000 28.315790 28.559999 14.044944 14.362573  9.009967  9.518644 
dram[1]: 10.482650 11.226352 11.169065 10.558824 10.605864  9.969789  7.866995  8.229064 16.183544 16.459459 33.095238 27.531645 13.000000 13.672317  9.650558  9.247458 
dram[2]: 11.748227 10.307927 10.648829 10.400000 10.629870  9.970414  8.881402  8.378973 16.881945 18.167883 25.209303 24.456522 13.680000 14.294798  9.697081  9.584775 
dram[3]: 10.956081 11.483443 10.574325 11.984791 10.339564  9.866864  7.817330  7.748815 16.965754 16.012739 26.987499 32.830769 12.014852 13.308511  9.586206  9.822222 
dram[4]: 11.159609 10.084085 11.432055 12.735772 10.719355  9.480000  8.228365  8.299479 17.638889 16.578947 24.897728 36.410713 14.205714 12.144928  9.016557  9.710938 
dram[5]: 10.404321 10.726153 10.611111 11.611722 11.474820  9.552707  8.366835  9.572675 17.174496 15.389831 28.421053 26.902439 15.817568 12.896907 10.121771 10.357693 
average row locality = 276374/24120 = 11.458292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       283       268       270       340       347       657       672       145       129        46        35        84        90       268       273 
dram[1]:       259       261       273       264       327       349       646       686       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       359       669       659       130       124        54        46        91       113       280       262 
dram[3]:       276       278       266       265       345       355       641       656       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       623       117       139        51        28        80        92       278       255 
dram[5]:       296       269       261       262       355       375       654       670       141       137        39        41        83       105       257       280 
total dram writes = 25103
bank skew: 686/28 = 24.50
chip skew: 4225/4147 = 1.02
average mf latency per bank:
dram[0]:      24408     27742     24983     29022     17380     20822      9884     11531     74368     73701    519287    845678    291405    321236     22907     26216
dram[1]:      26710     29080     24600     27713     19454     20314     10566     11119     63888     69888    552908    747021    239967    293646     21243     24532
dram[2]:      24878     24489     22367     24565     18426     18719      9754     10755     62317     71715    398457    556838    240220    204270     19307     23624
dram[3]:      23350     24488     24111     25166     18556     18793     10643     10859     61988     68395    565783    646580    261634    216755     20847     24290
dram[4]:      29143     23014     26348     24310     21652     16077     11530     10611     82584     58664    572299    883414    355577    243561     24943     21682
dram[5]:      27484     26483     30132     26911     21466     18557     12310     10781     71600     68219    771055    684419    356410    244174     26904     22941
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=444216 n_act=4054 n_pre=4038 n_ref_event=0 n_req=46518 n_rd=43154 n_rd_L2_A=0 n_write=0 n_wr_bk=5519 bw_util=0.1944
n_activity=206163 dram_eff=0.4722
bk0: 3130a 466340i bk1: 3228a 467393i bk2: 2860a 469820i bk3: 3060a 465751i bk4: 2928a 465079i bk5: 3172a 463507i bk6: 2784a 463358i bk7: 2952a 458857i bk8: 2440a 481427i bk9: 2516a 481094i bk10: 2124a 487151i bk11: 2120a 487400i bk12: 2432a 480225i bk13: 2384a 481941i bk14: 2472a 470454i bk15: 2552a 468688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913023
Row_Buffer_Locality_read = 0.942068
Row_Buffer_Locality_write = 0.540428
Bank_Level_Parallism = 2.955333
Bank_Level_Parallism_Col = 2.997882
Bank_Level_Parallism_Ready = 1.677425
write_to_read_ratio_blp_rw_average = 0.319469
GrpLevelPara = 1.884594 

BW Util details:
bwutil = 0.194430 
total_CMD = 500675 
util_bw = 97346 
Wasted_Col = 52246 
Wasted_Row = 20872 
Idle = 330211 

BW Util Bottlenecks: 
RCDc_limit = 20125 
RCDWRc_limit = 6238 
WTRc_limit = 6893 
RTWc_limit = 29987 
CCDLc_limit = 26632 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 6525 
RTWc_limit_alone = 24902 

Commands details: 
total_CMD = 500675 
n_nop = 444216 
Read = 43154 
Write = 0 
L2_Alloc = 0 
L2_WB = 5519 
n_act = 4054 
n_pre = 4038 
n_ref = 0 
n_req = 46518 
total_req = 48673 

Dual Bus Interface Util: 
issued_total_row = 8092 
issued_total_col = 48673 
Row_Bus_Util =  0.016162 
CoL_Bus_Util = 0.097215 
Either_Row_CoL_Bus_Util = 0.112766 
Issued_on_Two_Bus_Simul_Util = 0.000611 
issued_two_Eff = 0.005420 
queue_avg = 4.932206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=445309 n_act=4028 n_pre=4012 n_ref_event=0 n_req=45488 n_rd=42176 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.1903
n_activity=202583 dram_eff=0.4703
bk0: 3076a 467199i bk1: 3084a 468658i bk2: 2868a 467218i bk3: 2976a 468511i bk4: 2972a 466841i bk5: 2992a 465571i bk6: 2760a 461334i bk7: 2884a 457868i bk8: 2468a 482265i bk9: 2352a 481924i bk10: 2060a 487323i bk11: 2152a 487528i bk12: 2332a 480328i bk13: 2344a 481371i bk14: 2368a 474369i bk15: 2488a 470692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911581
Row_Buffer_Locality_read = 0.941839
Row_Buffer_Locality_write = 0.526268
Bank_Level_Parallism = 2.937946
Bank_Level_Parallism_Col = 2.971670
Bank_Level_Parallism_Ready = 1.651715
write_to_read_ratio_blp_rw_average = 0.324617
GrpLevelPara = 1.874957 

BW Util details:
bwutil = 0.190287 
total_CMD = 500675 
util_bw = 95272 
Wasted_Col = 51549 
Wasted_Row = 20675 
Idle = 333179 

BW Util Bottlenecks: 
RCDc_limit = 19874 
RCDWRc_limit = 6263 
WTRc_limit = 6635 
RTWc_limit = 30923 
CCDLc_limit = 26064 
rwq = 0 
CCDLc_limit_alone = 20421 
WTRc_limit_alone = 6262 
RTWc_limit_alone = 25653 

Commands details: 
total_CMD = 500675 
n_nop = 445309 
Read = 42176 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 4028 
n_pre = 4012 
n_ref = 0 
n_req = 45488 
total_req = 47636 

Dual Bus Interface Util: 
issued_total_row = 8040 
issued_total_col = 47636 
Row_Bus_Util =  0.016058 
CoL_Bus_Util = 0.095144 
Either_Row_CoL_Bus_Util = 0.110583 
Issued_on_Two_Bus_Simul_Util = 0.000619 
issued_two_Eff = 0.005599 
queue_avg = 4.804488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=444702 n_act=4024 n_pre=4008 n_ref_event=0 n_req=46152 n_rd=42760 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.1929
n_activity=204164 dram_eff=0.473
bk0: 3084a 467962i bk1: 3120a 466371i bk2: 2944a 467722i bk3: 3024a 465982i bk4: 2964a 465168i bk5: 3060a 464198i bk6: 2844a 461567i bk7: 2940a 459717i bk8: 2348a 481348i bk9: 2408a 481003i bk10: 2136a 485661i bk11: 2224a 486728i bk12: 2320a 480845i bk13: 2380a 478576i bk14: 2428a 472806i bk15: 2536a 473118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912897
Row_Buffer_Locality_read = 0.942493
Row_Buffer_Locality_write = 0.539800
Bank_Level_Parallism = 2.976391
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.674015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192876 
total_CMD = 500675 
util_bw = 96568 
Wasted_Col = 51738 
Wasted_Row = 20627 
Idle = 331742 

BW Util Bottlenecks: 
RCDc_limit = 19670 
RCDWRc_limit = 6109 
WTRc_limit = 7430 
RTWc_limit = 31457 
CCDLc_limit = 26888 
rwq = 0 
CCDLc_limit_alone = 20690 
WTRc_limit_alone = 6983 
RTWc_limit_alone = 25706 

Commands details: 
total_CMD = 500675 
n_nop = 444702 
Read = 42760 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 4024 
n_pre = 4008 
n_ref = 0 
n_req = 46152 
total_req = 48284 

Dual Bus Interface Util: 
issued_total_row = 8032 
issued_total_col = 48284 
Row_Bus_Util =  0.016042 
CoL_Bus_Util = 0.096438 
Either_Row_CoL_Bus_Util = 0.111795 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.006128 
queue_avg = 5.007270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=444838 n_act=4068 n_pre=4052 n_ref_event=4567177155082382276 n_req=45900 n_rd=42604 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.1919
n_activity=203774 dram_eff=0.4714
bk0: 3004a 470529i bk1: 3212a 466783i bk2: 2892a 467986i bk3: 2924a 471118i bk4: 3028a 466200i bk5: 3044a 465848i bk6: 2884a 461758i bk7: 2820a 458357i bk8: 2396a 482649i bk9: 2432a 480931i bk10: 2132a 486109i bk11: 2112a 487835i bk12: 2344a 480598i bk13: 2412a 479822i bk14: 2536a 471571i bk15: 2432a 472995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911481
Row_Buffer_Locality_read = 0.941461
Row_Buffer_Locality_write = 0.523968
Bank_Level_Parallism = 2.907437
Bank_Level_Parallism_Col = 3.144606
Bank_Level_Parallism_Ready = 1.651354
write_to_read_ratio_blp_rw_average = 0.323256
GrpLevelPara = 1.863303 

BW Util details:
bwutil = 0.191869 
total_CMD = 500675 
util_bw = 96064 
Wasted_Col = 51848 
Wasted_Row = 20651 
Idle = 332112 

BW Util Bottlenecks: 
RCDc_limit = 19945 
RCDWRc_limit = 6154 
WTRc_limit = 6756 
RTWc_limit = 29980 
CCDLc_limit = 27087 
rwq = 0 
CCDLc_limit_alone = 20967 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 24242 

Commands details: 
total_CMD = 500675 
n_nop = 444838 
Read = 42604 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 4068 
n_pre = 4052 
n_ref = 4567177155082382276 
n_req = 45900 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 8120 
issued_total_col = 48032 
Row_Bus_Util =  0.016218 
CoL_Bus_Util = 0.095934 
Either_Row_CoL_Bus_Util = 0.111523 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.005641 
queue_avg = 4.844656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=444860 n_act=4019 n_pre=4003 n_ref_event=0 n_req=45948 n_rd=42672 n_rd_L2_A=0 n_write=0 n_wr_bk=5423 bw_util=0.1921
n_activity=201989 dram_eff=0.4762
bk0: 3180a 467640i bk1: 3108a 469310i bk2: 3028a 467110i bk3: 2912a 468885i bk4: 3040a 466748i bk5: 3004a 463523i bk6: 2964a 459309i bk7: 2760a 461772i bk8: 2460a 481678i bk9: 2436a 481692i bk10: 2164a 486712i bk11: 2024a 488084i bk12: 2412a 480276i bk13: 2432a 480865i bk14: 2476a 470691i bk15: 2272a 472090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912662
Row_Buffer_Locality_read = 0.941812
Row_Buffer_Locality_write = 0.532967
Bank_Level_Parallism = 2.945090
Bank_Level_Parallism_Col = 2.969443
Bank_Level_Parallism_Ready = 1.659818
write_to_read_ratio_blp_rw_average = 0.322261
GrpLevelPara = 1.884058 

BW Util details:
bwutil = 0.192121 
total_CMD = 500675 
util_bw = 96190 
Wasted_Col = 51628 
Wasted_Row = 20173 
Idle = 332684 

BW Util Bottlenecks: 
RCDc_limit = 19795 
RCDWRc_limit = 6084 
WTRc_limit = 7347 
RTWc_limit = 30742 
CCDLc_limit = 26530 
rwq = 0 
CCDLc_limit_alone = 20804 
WTRc_limit_alone = 6932 
RTWc_limit_alone = 25431 

Commands details: 
total_CMD = 500675 
n_nop = 444860 
Read = 42672 
Write = 0 
L2_Alloc = 0 
L2_WB = 5423 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 45948 
total_req = 48095 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 48095 
Row_Bus_Util =  0.016022 
CoL_Bus_Util = 0.096060 
Either_Row_CoL_Bus_Util = 0.111480 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.005411 
queue_avg = 5.011359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.01136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500675 n_nop=444537 n_act=3964 n_pre=3948 n_ref_event=0 n_req=46368 n_rd=43023 n_rd_L2_A=0 n_write=0 n_wr_bk=5500 bw_util=0.1938
n_activity=203804 dram_eff=0.4762
bk0: 3115a 466158i bk1: 3240a 469515i bk2: 3008a 468861i bk3: 2944a 470946i bk4: 2888a 465416i bk5: 3044a 465939i bk6: 2872a 458975i bk7: 2840a 463414i bk8: 2472a 482060i bk9: 2636a 481026i bk10: 2136a 487343i bk11: 2184a 486094i bk12: 2272a 482438i bk13: 2404a 480305i bk14: 2524a 473527i bk15: 2444a 470712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914683
Row_Buffer_Locality_read = 0.943449
Row_Buffer_Locality_write = 0.544694
Bank_Level_Parallism = 2.889312
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.623813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193830 
total_CMD = 500675 
util_bw = 97046 
Wasted_Col = 52187 
Wasted_Row = 19988 
Idle = 331454 

BW Util Bottlenecks: 
RCDc_limit = 19678 
RCDWRc_limit = 6064 
WTRc_limit = 7357 
RTWc_limit = 31114 
CCDLc_limit = 27252 
rwq = 0 
CCDLc_limit_alone = 21379 
WTRc_limit_alone = 6950 
RTWc_limit_alone = 25648 

Commands details: 
total_CMD = 500675 
n_nop = 444537 
Read = 43023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5500 
n_act = 3964 
n_pre = 3948 
n_ref = 0 
n_req = 46368 
total_req = 48523 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 48523 
Row_Bus_Util =  0.015803 
CoL_Bus_Util = 0.096915 
Either_Row_CoL_Bus_Util = 0.112125 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.005291 
queue_avg = 4.923408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92341

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251477, Miss = 24313, Miss_rate = 0.097, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 248299, Miss = 25190, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 242391, Miss = 23993, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 248449, Miss = 24450, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 243072, Miss = 24210, Miss_rate = 0.100, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 242492, Miss = 24961, Miss_rate = 0.103, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 243294, Miss = 24311, Miss_rate = 0.100, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 242158, Miss = 24544, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 247033, Miss = 24865, Miss_rate = 0.101, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 241285, Miss = 23971, Miss_rate = 0.099, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 247313, Miss = 24445, Miss_rate = 0.099, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 243866, Miss = 24906, Miss_rate = 0.102, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2941129
L2_total_cache_misses = 294159
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 137
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2607276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257266
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 142
L2_cache_data_port_util = 0.409
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2941129
icnt_total_pkts_simt_to_mem=956845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.54709
	minimum = 5
	maximum = 22
Network latency average = 5.54709
	minimum = 5
	maximum = 22
Slowest packet = 3883243
Flit latency average = 5.54709
	minimum = 5
	maximum = 22
Slowest flit = 3883370
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0689789
	minimum = 0.0229695 (at node 0)
	maximum = 0.130133 (at node 16)
Accepted packet rate average = 0.0689789
	minimum = 0.0309014 (at node 21)
	maximum = 0.123193 (at node 8)
Injected flit rate average = 0.0689789
	minimum = 0.0229695 (at node 0)
	maximum = 0.130133 (at node 16)
Accepted flit rate average= 0.0689789
	minimum = 0.0309014 (at node 21)
	maximum = 0.123193 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.78 (17 samples)
	minimum = 5 (17 samples)
	maximum = 196.059 (17 samples)
Network latency average = 27.1245 (17 samples)
	minimum = 5 (17 samples)
	maximum = 191.824 (17 samples)
Flit latency average = 27.1242 (17 samples)
	minimum = 5 (17 samples)
	maximum = 191.824 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.137205 (17 samples)
	minimum = 0.0710551 (17 samples)
	maximum = 0.360277 (17 samples)
Accepted packet rate average = 0.137205 (17 samples)
	minimum = 0.0850977 (17 samples)
	maximum = 0.321118 (17 samples)
Injected flit rate average = 0.137207 (17 samples)
	minimum = 0.0710585 (17 samples)
	maximum = 0.360277 (17 samples)
Accepted flit rate average = 0.137207 (17 samples)
	minimum = 0.0851018 (17 samples)
	maximum = 0.321118 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 1 sec (2821 sec)
gpgpu_simulation_rate = 9673 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 5208333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
kernel_stream_id = 51539607576
gpu_sim_cycle = 1674
gpu_sim_insn = 1114172
gpu_ipc =     665.5746
gpu_tot_sim_cycle = 543538
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.2583
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.0690% 
gpu_tot_occupancy = 52.1788% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       0.3202
partiton_level_parallism_total  =       1.7612
partiton_level_parallism_util =       1.3105
partiton_level_parallism_util_total  =       2.2743
L2_BW  =      39.6081 GB/Sec
L2_BW_total  =     173.2766 GB/Sec
gpu_total_sim_rate=10022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 80545, Miss = 65220, Miss_rate = 0.810, Pending_hits = 7060, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 81822, Miss = 65750, Miss_rate = 0.804, Pending_hits = 7057, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 78126, Miss = 63216, Miss_rate = 0.809, Pending_hits = 6865, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 79123, Miss = 63267, Miss_rate = 0.800, Pending_hits = 6744, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 80020, Miss = 64035, Miss_rate = 0.800, Pending_hits = 6949, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 77585, Miss = 62681, Miss_rate = 0.808, Pending_hits = 6815, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 77770, Miss = 62171, Miss_rate = 0.799, Pending_hits = 6728, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 74930, Miss = 59776, Miss_rate = 0.798, Pending_hits = 6570, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 80020, Miss = 64492, Miss_rate = 0.806, Pending_hits = 6973, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 83064, Miss = 66469, Miss_rate = 0.800, Pending_hits = 7283, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 77068, Miss = 61638, Miss_rate = 0.800, Pending_hits = 6717, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 77779, Miss = 62560, Miss_rate = 0.804, Pending_hits = 6854, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 77251, Miss = 62275, Miss_rate = 0.806, Pending_hits = 6755, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 79078, Miss = 63975, Miss_rate = 0.809, Pending_hits = 6997, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 78775, Miss = 63573, Miss_rate = 0.807, Pending_hits = 7028, Reservation_fails = 236420
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 951098
	L1D_total_cache_miss_rate = 0.8040
	L1D_total_cache_pending_hits = 103395
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 136605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27364
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 136605

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 504
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2408
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4589, 4074, 4902, 4521, 5250, 5002, 4784, 4686, 4513, 4301, 4583, 4465, 4076, 4673, 3956, 4760, 4164, 4138, 4311, 4245, 4501, 4361, 3932, 4018, 4152, 4809, 4228, 3897, 4341, 4143, 4326, 4873, 582, 571, 571, 593, 582, 571, 571, 593, 560, 571, 571, 571, 582, 571, 549, 604, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3614995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661845
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5110813	W0_Idle:312020	W0_Scoreboard:7688460	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5294760 {8:661845,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105895200 {40:2647380,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 387 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 101 
mrq_lat_table:54381 	19777 	26968 	24754 	45875 	42384 	26486 	19549 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807564 	1489320 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	360590 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	180879 	140896 	123695 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	288 	778 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       131       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        96        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116       112        64        60 
dram[4]:       128       128       108       125       104        92        80        68       131       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       133       176       164       136        96        68       128 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.858521 10.581819 11.869231 10.048338 10.150944 10.492447  8.698113  8.721939 16.166666 17.320000 28.315790 28.559999 14.044944 14.362573  9.009967  9.518644 
dram[1]: 10.482650 11.226352 11.169065 10.558824 10.605864  9.969789  7.866995  8.229064 16.183544 16.459459 33.095238 27.531645 13.000000 13.672317  9.650558  9.247458 
dram[2]: 11.748227 10.307927 10.648829 10.400000 10.629870  9.970414  8.881402  8.378973 16.881945 18.167883 25.209303 24.456522 13.680000 14.294798  9.697081  9.584775 
dram[3]: 10.956081 11.483443 10.574325 11.984791 10.339564  9.866864  7.817330  7.748815 16.965754 16.012739 26.987499 32.830769 12.014852 13.308511  9.586206  9.822222 
dram[4]: 11.159609 10.084085 11.432055 12.735772 10.719355  9.480000  8.228365  8.299479 17.638889 16.578947 24.897728 36.410713 14.205714 12.144928  9.016557  9.710938 
dram[5]: 10.404321 10.726153 10.611111 11.611722 11.474820  9.552707  8.366835  9.572675 17.174496 15.389831 28.421053 26.902439 15.817568 12.896907 10.121771 10.357693 
average row locality = 276374/24120 = 11.458292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       283       268       270       340       347       657       672       145       129        46        35        84        90       268       273 
dram[1]:       259       261       273       264       327       349       646       686       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       359       669       659       130       124        54        46        91       113       280       262 
dram[3]:       276       278       266       265       345       355       641       656       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       623       117       139        51        28        80        92       278       255 
dram[5]:       296       269       261       262       355       375       654       670       141       137        39        41        83       105       257       280 
total dram writes = 25103
bank skew: 686/28 = 24.50
chip skew: 4225/4147 = 1.02
average mf latency per bank:
dram[0]:      24408     27742     24983     29022     17380     20822      9884     11532     74492     73831    519425    845827    291405    321236     22907     26216
dram[1]:      26710     29080     24600     27713     19454     20314     10566     11119     64008     70016    553050    747163    239967    293646     21243     24532
dram[2]:      24878     24489     22367     24565     18426     18719      9754     10755     62447     71851    398575    556952    240222    204270     19307     23624
dram[3]:      23350     24488     24111     25166     18556     18793     10643     10859     62116     68525    565932    646716    261638    216755     20847     24290
dram[4]:      29143     23014     26348     24310     21652     16077     11530     10611     82729     58784    572401    883608    355577    243561     24943     21682
dram[5]:      27484     26483     30132     26911     21466     18558     12310     10781     71721     68342    771189    684555    356410    244174     26904     22941
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=445762 n_act=4054 n_pre=4038 n_ref_event=0 n_req=46518 n_rd=43154 n_rd_L2_A=0 n_write=0 n_wr_bk=5519 bw_util=0.1938
n_activity=206163 dram_eff=0.4722
bk0: 3130a 467886i bk1: 3228a 468939i bk2: 2860a 471366i bk3: 3060a 467297i bk4: 2928a 466625i bk5: 3172a 465053i bk6: 2784a 464904i bk7: 2952a 460403i bk8: 2440a 482973i bk9: 2516a 482640i bk10: 2124a 488697i bk11: 2120a 488946i bk12: 2432a 481771i bk13: 2384a 483487i bk14: 2472a 472000i bk15: 2552a 470234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913023
Row_Buffer_Locality_read = 0.942068
Row_Buffer_Locality_write = 0.540428
Bank_Level_Parallism = 2.955333
Bank_Level_Parallism_Col = 2.997882
Bank_Level_Parallism_Ready = 1.677425
write_to_read_ratio_blp_rw_average = 0.319469
GrpLevelPara = 1.884594 

BW Util details:
bwutil = 0.193831 
total_CMD = 502221 
util_bw = 97346 
Wasted_Col = 52246 
Wasted_Row = 20872 
Idle = 331757 

BW Util Bottlenecks: 
RCDc_limit = 20125 
RCDWRc_limit = 6238 
WTRc_limit = 6893 
RTWc_limit = 29987 
CCDLc_limit = 26632 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 6525 
RTWc_limit_alone = 24902 

Commands details: 
total_CMD = 502221 
n_nop = 445762 
Read = 43154 
Write = 0 
L2_Alloc = 0 
L2_WB = 5519 
n_act = 4054 
n_pre = 4038 
n_ref = 0 
n_req = 46518 
total_req = 48673 

Dual Bus Interface Util: 
issued_total_row = 8092 
issued_total_col = 48673 
Row_Bus_Util =  0.016112 
CoL_Bus_Util = 0.096915 
Either_Row_CoL_Bus_Util = 0.112419 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.005420 
queue_avg = 4.917023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=446855 n_act=4028 n_pre=4012 n_ref_event=0 n_req=45488 n_rd=42176 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.1897
n_activity=202583 dram_eff=0.4703
bk0: 3076a 468745i bk1: 3084a 470204i bk2: 2868a 468764i bk3: 2976a 470057i bk4: 2972a 468387i bk5: 2992a 467117i bk6: 2760a 462880i bk7: 2884a 459414i bk8: 2468a 483811i bk9: 2352a 483470i bk10: 2060a 488869i bk11: 2152a 489074i bk12: 2332a 481874i bk13: 2344a 482917i bk14: 2368a 475915i bk15: 2488a 472238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911581
Row_Buffer_Locality_read = 0.941839
Row_Buffer_Locality_write = 0.526268
Bank_Level_Parallism = 2.937946
Bank_Level_Parallism_Col = 2.971670
Bank_Level_Parallism_Ready = 1.651715
write_to_read_ratio_blp_rw_average = 0.324617
GrpLevelPara = 1.874957 

BW Util details:
bwutil = 0.189701 
total_CMD = 502221 
util_bw = 95272 
Wasted_Col = 51549 
Wasted_Row = 20675 
Idle = 334725 

BW Util Bottlenecks: 
RCDc_limit = 19874 
RCDWRc_limit = 6263 
WTRc_limit = 6635 
RTWc_limit = 30923 
CCDLc_limit = 26064 
rwq = 0 
CCDLc_limit_alone = 20421 
WTRc_limit_alone = 6262 
RTWc_limit_alone = 25653 

Commands details: 
total_CMD = 502221 
n_nop = 446855 
Read = 42176 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 4028 
n_pre = 4012 
n_ref = 0 
n_req = 45488 
total_req = 47636 

Dual Bus Interface Util: 
issued_total_row = 8040 
issued_total_col = 47636 
Row_Bus_Util =  0.016009 
CoL_Bus_Util = 0.094851 
Either_Row_CoL_Bus_Util = 0.110242 
Issued_on_Two_Bus_Simul_Util = 0.000617 
issued_two_Eff = 0.005599 
queue_avg = 4.789698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=446248 n_act=4024 n_pre=4008 n_ref_event=0 n_req=46152 n_rd=42760 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.1923
n_activity=204164 dram_eff=0.473
bk0: 3084a 469508i bk1: 3120a 467917i bk2: 2944a 469268i bk3: 3024a 467528i bk4: 2964a 466714i bk5: 3060a 465744i bk6: 2844a 463113i bk7: 2940a 461263i bk8: 2348a 482894i bk9: 2408a 482549i bk10: 2136a 487207i bk11: 2224a 488274i bk12: 2320a 482391i bk13: 2380a 480122i bk14: 2428a 474352i bk15: 2536a 474664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912897
Row_Buffer_Locality_read = 0.942493
Row_Buffer_Locality_write = 0.539800
Bank_Level_Parallism = 2.976391
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.674015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192282 
total_CMD = 502221 
util_bw = 96568 
Wasted_Col = 51738 
Wasted_Row = 20627 
Idle = 333288 

BW Util Bottlenecks: 
RCDc_limit = 19670 
RCDWRc_limit = 6109 
WTRc_limit = 7430 
RTWc_limit = 31457 
CCDLc_limit = 26888 
rwq = 0 
CCDLc_limit_alone = 20690 
WTRc_limit_alone = 6983 
RTWc_limit_alone = 25706 

Commands details: 
total_CMD = 502221 
n_nop = 446248 
Read = 42760 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 4024 
n_pre = 4008 
n_ref = 0 
n_req = 46152 
total_req = 48284 

Dual Bus Interface Util: 
issued_total_row = 8032 
issued_total_col = 48284 
Row_Bus_Util =  0.015993 
CoL_Bus_Util = 0.096141 
Either_Row_CoL_Bus_Util = 0.111451 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.006128 
queue_avg = 4.991856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=446384 n_act=4068 n_pre=4052 n_ref_event=4567177155082382276 n_req=45900 n_rd=42604 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.1913
n_activity=203774 dram_eff=0.4714
bk0: 3004a 472075i bk1: 3212a 468329i bk2: 2892a 469532i bk3: 2924a 472664i bk4: 3028a 467746i bk5: 3044a 467394i bk6: 2884a 463304i bk7: 2820a 459903i bk8: 2396a 484195i bk9: 2432a 482477i bk10: 2132a 487655i bk11: 2112a 489381i bk12: 2344a 482144i bk13: 2412a 481368i bk14: 2536a 473117i bk15: 2432a 474541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911481
Row_Buffer_Locality_read = 0.941461
Row_Buffer_Locality_write = 0.523968
Bank_Level_Parallism = 2.907437
Bank_Level_Parallism_Col = 3.144606
Bank_Level_Parallism_Ready = 1.651354
write_to_read_ratio_blp_rw_average = 0.323256
GrpLevelPara = 1.863303 

BW Util details:
bwutil = 0.191278 
total_CMD = 502221 
util_bw = 96064 
Wasted_Col = 51848 
Wasted_Row = 20651 
Idle = 333658 

BW Util Bottlenecks: 
RCDc_limit = 19945 
RCDWRc_limit = 6154 
WTRc_limit = 6756 
RTWc_limit = 29980 
CCDLc_limit = 27087 
rwq = 0 
CCDLc_limit_alone = 20967 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 24242 

Commands details: 
total_CMD = 502221 
n_nop = 446384 
Read = 42604 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 4068 
n_pre = 4052 
n_ref = 4567177155082382276 
n_req = 45900 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 8120 
issued_total_col = 48032 
Row_Bus_Util =  0.016168 
CoL_Bus_Util = 0.095639 
Either_Row_CoL_Bus_Util = 0.111180 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.005641 
queue_avg = 4.829742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.82974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=446406 n_act=4019 n_pre=4003 n_ref_event=0 n_req=45948 n_rd=42672 n_rd_L2_A=0 n_write=0 n_wr_bk=5423 bw_util=0.1915
n_activity=201989 dram_eff=0.4762
bk0: 3180a 469186i bk1: 3108a 470856i bk2: 3028a 468656i bk3: 2912a 470431i bk4: 3040a 468294i bk5: 3004a 465069i bk6: 2964a 460855i bk7: 2760a 463318i bk8: 2460a 483224i bk9: 2436a 483238i bk10: 2164a 488258i bk11: 2024a 489630i bk12: 2412a 481822i bk13: 2432a 482411i bk14: 2476a 472237i bk15: 2272a 473636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912662
Row_Buffer_Locality_read = 0.941812
Row_Buffer_Locality_write = 0.532967
Bank_Level_Parallism = 2.945090
Bank_Level_Parallism_Col = 2.969443
Bank_Level_Parallism_Ready = 1.659818
write_to_read_ratio_blp_rw_average = 0.322261
GrpLevelPara = 1.884058 

BW Util details:
bwutil = 0.191529 
total_CMD = 502221 
util_bw = 96190 
Wasted_Col = 51628 
Wasted_Row = 20173 
Idle = 334230 

BW Util Bottlenecks: 
RCDc_limit = 19795 
RCDWRc_limit = 6084 
WTRc_limit = 7347 
RTWc_limit = 30742 
CCDLc_limit = 26530 
rwq = 0 
CCDLc_limit_alone = 20804 
WTRc_limit_alone = 6932 
RTWc_limit_alone = 25431 

Commands details: 
total_CMD = 502221 
n_nop = 446406 
Read = 42672 
Write = 0 
L2_Alloc = 0 
L2_WB = 5423 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 45948 
total_req = 48095 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 48095 
Row_Bus_Util =  0.015973 
CoL_Bus_Util = 0.095765 
Either_Row_CoL_Bus_Util = 0.111136 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.005411 
queue_avg = 4.995932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502221 n_nop=446083 n_act=3964 n_pre=3948 n_ref_event=0 n_req=46368 n_rd=43023 n_rd_L2_A=0 n_write=0 n_wr_bk=5500 bw_util=0.1932
n_activity=203804 dram_eff=0.4762
bk0: 3115a 467704i bk1: 3240a 471061i bk2: 3008a 470407i bk3: 2944a 472492i bk4: 2888a 466962i bk5: 3044a 467485i bk6: 2872a 460521i bk7: 2840a 464960i bk8: 2472a 483606i bk9: 2636a 482572i bk10: 2136a 488889i bk11: 2184a 487640i bk12: 2272a 483984i bk13: 2404a 481851i bk14: 2524a 475073i bk15: 2444a 472258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914683
Row_Buffer_Locality_read = 0.943449
Row_Buffer_Locality_write = 0.544694
Bank_Level_Parallism = 2.889312
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.623813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193234 
total_CMD = 502221 
util_bw = 97046 
Wasted_Col = 52187 
Wasted_Row = 19988 
Idle = 333000 

BW Util Bottlenecks: 
RCDc_limit = 19678 
RCDWRc_limit = 6064 
WTRc_limit = 7357 
RTWc_limit = 31114 
CCDLc_limit = 27252 
rwq = 0 
CCDLc_limit_alone = 21379 
WTRc_limit_alone = 6950 
RTWc_limit_alone = 25648 

Commands details: 
total_CMD = 502221 
n_nop = 446083 
Read = 43023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5500 
n_act = 3964 
n_pre = 3948 
n_ref = 0 
n_req = 46368 
total_req = 48523 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 48523 
Row_Bus_Util =  0.015754 
CoL_Bus_Util = 0.096617 
Either_Row_CoL_Bus_Util = 0.111779 
Issued_on_Two_Bus_Simul_Util = 0.000591 
issued_two_Eff = 0.005291 
queue_avg = 4.908252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251659, Miss = 24313, Miss_rate = 0.097, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 248468, Miss = 25190, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 242569, Miss = 23993, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 248620, Miss = 24450, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 243249, Miss = 24210, Miss_rate = 0.100, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 242660, Miss = 24961, Miss_rate = 0.103, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 243473, Miss = 24311, Miss_rate = 0.100, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 242328, Miss = 24544, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 247201, Miss = 24865, Miss_rate = 0.101, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 241454, Miss = 23971, Miss_rate = 0.099, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 247483, Miss = 24445, Miss_rate = 0.099, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 244037, Miss = 24906, Miss_rate = 0.102, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2943201
L2_total_cache_misses = 294159
L2_total_cache_miss_rate = 0.0999
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27364
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.408
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2943201
icnt_total_pkts_simt_to_mem=957381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05828
	minimum = 5
	maximum = 11
Network latency average = 5.05828
	minimum = 5
	maximum = 11
Slowest packet = 3898083
Flit latency average = 5.05828
	minimum = 5
	maximum = 11
Slowest flit = 3898210
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0577017
	minimum = 0.0191159 (at node 3)
	maximum = 0.108722 (at node 15)
Accepted packet rate average = 0.0577017
	minimum = 0.0250896 (at node 20)
	maximum = 0.088411 (at node 9)
Injected flit rate average = 0.0577017
	minimum = 0.0191159 (at node 3)
	maximum = 0.108722 (at node 15)
Accepted flit rate average= 0.0577017
	minimum = 0.0250896 (at node 20)
	maximum = 0.088411 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4622 (18 samples)
	minimum = 5 (18 samples)
	maximum = 185.778 (18 samples)
Network latency average = 25.8986 (18 samples)
	minimum = 5 (18 samples)
	maximum = 181.778 (18 samples)
Flit latency average = 25.8984 (18 samples)
	minimum = 5 (18 samples)
	maximum = 181.778 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.132788 (18 samples)
	minimum = 0.0681696 (18 samples)
	maximum = 0.346301 (18 samples)
Accepted packet rate average = 0.132788 (18 samples)
	minimum = 0.0817639 (18 samples)
	maximum = 0.30819 (18 samples)
Injected flit rate average = 0.13279 (18 samples)
	minimum = 0.0681728 (18 samples)
	maximum = 0.346301 (18 samples)
Accepted flit rate average = 0.13279 (18 samples)
	minimum = 0.0817678 (18 samples)
	maximum = 0.30819 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 14 sec (2834 sec)
gpgpu_simulation_rate = 10022 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 5235602x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41be20..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
kernel_stream_id = 85899345935
gpu_sim_cycle = 2948
gpu_sim_insn = 1245357
gpu_ipc =     422.4413
gpu_tot_sim_cycle = 546486
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.2553
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.9895% 
gpu_tot_occupancy = 52.1697% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       0.1822
partiton_level_parallism_total  =       1.7526
partiton_level_parallism_util =       1.4358
partiton_level_parallism_util_total  =       2.2735
L2_BW  =      23.1208 GB/Sec
L2_BW_total  =     172.4666 GB/Sec
gpu_total_sim_rate=10403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 80651, Miss = 65250, Miss_rate = 0.809, Pending_hits = 7132, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 81966, Miss = 65786, Miss_rate = 0.803, Pending_hits = 7165, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 78270, Miss = 63252, Miss_rate = 0.808, Pending_hits = 6973, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 79267, Miss = 63303, Miss_rate = 0.799, Pending_hits = 6852, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 80164, Miss = 64071, Miss_rate = 0.799, Pending_hits = 7057, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 77729, Miss = 62717, Miss_rate = 0.807, Pending_hits = 6923, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 77914, Miss = 62207, Miss_rate = 0.798, Pending_hits = 6836, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 75074, Miss = 59812, Miss_rate = 0.797, Pending_hits = 6678, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 80148, Miss = 64524, Miss_rate = 0.805, Pending_hits = 7069, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 83165, Miss = 66496, Miss_rate = 0.800, Pending_hits = 7355, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 77212, Miss = 61674, Miss_rate = 0.799, Pending_hits = 6825, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 77923, Miss = 62596, Miss_rate = 0.803, Pending_hits = 6962, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 77402, Miss = 62315, Miss_rate = 0.805, Pending_hits = 6863, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 79222, Miss = 64011, Miss_rate = 0.808, Pending_hits = 7105, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 78929, Miss = 63615, Miss_rate = 0.806, Pending_hits = 7136, Reservation_fails = 236420
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 951629
	L1D_total_cache_miss_rate = 0.8030
	L1D_total_cache_pending_hits = 104931
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 652350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3733669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 84779
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 254104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 883182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 850921
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 86016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257145
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 883182

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3134384
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 599154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4629, 4114, 4942, 4561, 5290, 5042, 4824, 4726, 4553, 4371, 4623, 4505, 4146, 4713, 3996, 4800, 4244, 4218, 4391, 4325, 4581, 4441, 4012, 4098, 4232, 4889, 4308, 3977, 4421, 4223, 4406, 4953, 582, 571, 571, 593, 582, 571, 571, 593, 560, 571, 571, 571, 582, 571, 549, 604, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3614995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662376
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5117250	W0_Idle:313639	W0_Scoreboard:7703321	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5299008 {8:662376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105980160 {40:2649504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 387 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 101 
mrq_lat_table:54390 	19779 	26969 	24754 	45895 	42385 	26486 	19549 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	809665 	1489349 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	361127 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183005 	140900 	123695 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	294 	778 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       131       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        96        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116       112        64        60 
dram[4]:       128       128       108       125       104        92        80        68       131       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       133       176       164       136        96        68       128 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.858521 10.581819 11.869231 10.048338 10.150944 10.492447  8.698113  8.721939 16.166666 17.320000 28.315790 28.559999 14.044944 14.362573  9.009967  9.518644 
dram[1]: 10.482650 11.226352 11.169065 10.558824 10.605864  9.969789  7.866995  8.229064 16.106918 16.459459 33.095238 27.531645 13.000000 13.672317  9.650558  9.247458 
dram[2]: 11.748227 10.307927 10.648829 10.400000 10.629870  9.943953  8.881402  8.368293 16.881945 18.065218 25.209303 24.456522 13.680000 14.294798  9.697081  9.584775 
dram[3]: 10.956081 11.483443 10.574325 11.984791 10.339564  9.866864  7.817330  7.748815 16.965754 16.012739 26.987499 32.830769 12.014852 13.308511  9.586206  9.822222 
dram[4]: 11.159609 10.096096 11.432055 12.735772 10.719355  9.480000  8.228365  8.299479 17.638889 16.578947 24.897728 36.410713 14.205714 12.144928  9.016557  9.710938 
dram[5]: 10.404321 10.726153 10.568182 11.611722 11.474820  9.552707  8.355889  9.572675 17.174496 15.389831 28.421053 26.902439 15.817568 12.851282 10.121771 10.357693 
average row locality = 276407/24128 = 11.455860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       283       268       270       340       347       657       672       145       129        46        35        84        90       268       273 
dram[1]:       259       261       273       264       327       349       646       686       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       359       669       659       130       124        54        46        91       113       280       262 
dram[3]:       276       278       266       265       345       355       641       656       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       623       117       139        51        28        80        92       278       255 
dram[5]:       296       269       261       262       355       375       654       670       141       137        39        41        83       105       257       280 
total dram writes = 25103
bank skew: 686/28 = 24.50
chip skew: 4225/4147 = 1.02
average mf latency per bank:
dram[0]:      24408     27742     24984     29022     17396     20837      9910     11557     74492     73831    519425    845827    291405    321253     22907     26216
dram[1]:      26710     29082     24600     27713     19470     20329     10593     11144     64016     70016    553050    747163    239967    293652     21243     24532
dram[2]:      24878     24489     22367     24565     18442     18737      9779     10782     62447     71860    398575    556963    240222    204270     19309     23624
dram[3]:      23350     24488     24111     25166     18571     18811     10669     10884     62116     68525    565957    646716    261638    216755     20847     24290
dram[4]:      29143     23017     26348     24310     21667     16093     11555     10638     82729     58784    572401    883608    355577    243561     24943     21682
dram[5]:      27484     26483     30141     26911     21481     18575     12338     10806     71721     68342    771189    684555    356410    244190     26904     22941
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=448486 n_act=4054 n_pre=4038 n_ref_event=0 n_req=46518 n_rd=43154 n_rd_L2_A=0 n_write=0 n_wr_bk=5519 bw_util=0.1928
n_activity=206163 dram_eff=0.4722
bk0: 3130a 470610i bk1: 3228a 471663i bk2: 2860a 474090i bk3: 3060a 470021i bk4: 2928a 469349i bk5: 3172a 467777i bk6: 2784a 467628i bk7: 2952a 463127i bk8: 2440a 485697i bk9: 2516a 485364i bk10: 2124a 491421i bk11: 2120a 491670i bk12: 2432a 484495i bk13: 2384a 486211i bk14: 2472a 474724i bk15: 2552a 472958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913023
Row_Buffer_Locality_read = 0.942068
Row_Buffer_Locality_write = 0.540428
Bank_Level_Parallism = 2.955333
Bank_Level_Parallism_Col = 2.997882
Bank_Level_Parallism_Ready = 1.677425
write_to_read_ratio_blp_rw_average = 0.319469
GrpLevelPara = 1.884594 

BW Util details:
bwutil = 0.192785 
total_CMD = 504945 
util_bw = 97346 
Wasted_Col = 52246 
Wasted_Row = 20872 
Idle = 334481 

BW Util Bottlenecks: 
RCDc_limit = 20125 
RCDWRc_limit = 6238 
WTRc_limit = 6893 
RTWc_limit = 29987 
CCDLc_limit = 26632 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 6525 
RTWc_limit_alone = 24902 

Commands details: 
total_CMD = 504945 
n_nop = 448486 
Read = 43154 
Write = 0 
L2_Alloc = 0 
L2_WB = 5519 
n_act = 4054 
n_pre = 4038 
n_ref = 0 
n_req = 46518 
total_req = 48673 

Dual Bus Interface Util: 
issued_total_row = 8092 
issued_total_col = 48673 
Row_Bus_Util =  0.016026 
CoL_Bus_Util = 0.096393 
Either_Row_CoL_Bus_Util = 0.111812 
Issued_on_Two_Bus_Simul_Util = 0.000606 
issued_two_Eff = 0.005420 
queue_avg = 4.890497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.8905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=449573 n_act=4029 n_pre=4013 n_ref_event=0 n_req=45492 n_rd=42180 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.1887
n_activity=202635 dram_eff=0.4702
bk0: 3076a 471469i bk1: 3084a 472928i bk2: 2868a 471488i bk3: 2976a 472781i bk4: 2972a 471111i bk5: 2992a 469842i bk6: 2760a 465605i bk7: 2884a 462139i bk8: 2472a 486505i bk9: 2352a 486193i bk10: 2060a 491592i bk11: 2152a 491797i bk12: 2332a 484597i bk13: 2344a 485641i bk14: 2368a 478639i bk15: 2488a 474962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911567
Row_Buffer_Locality_read = 0.941821
Row_Buffer_Locality_write = 0.526268
Bank_Level_Parallism = 2.937545
Bank_Level_Parallism_Col = 2.971376
Bank_Level_Parallism_Ready = 1.651660
write_to_read_ratio_blp_rw_average = 0.324568
GrpLevelPara = 1.874827 

BW Util details:
bwutil = 0.188694 
total_CMD = 504945 
util_bw = 95280 
Wasted_Col = 51564 
Wasted_Row = 20687 
Idle = 337414 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 6263 
WTRc_limit = 6635 
RTWc_limit = 30923 
CCDLc_limit = 26067 
rwq = 0 
CCDLc_limit_alone = 20424 
WTRc_limit_alone = 6262 
RTWc_limit_alone = 25653 

Commands details: 
total_CMD = 504945 
n_nop = 449573 
Read = 42180 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 4029 
n_pre = 4013 
n_ref = 0 
n_req = 45492 
total_req = 47640 

Dual Bus Interface Util: 
issued_total_row = 8042 
issued_total_col = 47640 
Row_Bus_Util =  0.015926 
CoL_Bus_Util = 0.094347 
Either_Row_CoL_Bus_Util = 0.109659 
Issued_on_Two_Bus_Simul_Util = 0.000614 
issued_two_Eff = 0.005598 
queue_avg = 4.764014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.76401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=448957 n_act=4027 n_pre=4011 n_ref_event=0 n_req=46161 n_rd=42768 n_rd_L2_A=0 n_write=0 n_wr_bk=5525 bw_util=0.1913
n_activity=204274 dram_eff=0.4728
bk0: 3084a 472232i bk1: 3120a 470642i bk2: 2944a 471994i bk3: 3024a 470254i bk4: 2964a 469440i bk5: 3060a 468425i bk6: 2844a 465837i bk7: 2944a 463956i bk8: 2348a 485617i bk9: 2412a 485242i bk10: 2136a 489927i bk11: 2224a 490996i bk12: 2320a 485114i bk13: 2380a 482845i bk14: 2428a 477076i bk15: 2536a 477388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912849
Row_Buffer_Locality_read = 0.942457
Row_Buffer_Locality_write = 0.539640
Bank_Level_Parallism = 2.975637
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.673891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191280 
total_CMD = 504945 
util_bw = 96586 
Wasted_Col = 51778 
Wasted_Row = 20651 
Idle = 335930 

BW Util Bottlenecks: 
RCDc_limit = 19694 
RCDWRc_limit = 6115 
WTRc_limit = 7430 
RTWc_limit = 31470 
CCDLc_limit = 26898 
rwq = 0 
CCDLc_limit_alone = 20696 
WTRc_limit_alone = 6983 
RTWc_limit_alone = 25715 

Commands details: 
total_CMD = 504945 
n_nop = 448957 
Read = 42768 
Write = 0 
L2_Alloc = 0 
L2_WB = 5525 
n_act = 4027 
n_pre = 4011 
n_ref = 0 
n_req = 46161 
total_req = 48293 

Dual Bus Interface Util: 
issued_total_row = 8038 
issued_total_col = 48293 
Row_Bus_Util =  0.015919 
CoL_Bus_Util = 0.095640 
Either_Row_CoL_Bus_Util = 0.110879 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.006126 
queue_avg = 4.965230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96523
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=449108 n_act=4068 n_pre=4052 n_ref_event=4567177155082382276 n_req=45900 n_rd=42604 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.1902
n_activity=203774 dram_eff=0.4714
bk0: 3004a 474799i bk1: 3212a 471053i bk2: 2892a 472256i bk3: 2924a 475388i bk4: 3028a 470470i bk5: 3044a 470118i bk6: 2884a 466028i bk7: 2820a 462627i bk8: 2396a 486919i bk9: 2432a 485201i bk10: 2132a 490379i bk11: 2112a 492105i bk12: 2344a 484868i bk13: 2412a 484092i bk14: 2536a 475841i bk15: 2432a 477265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911481
Row_Buffer_Locality_read = 0.941461
Row_Buffer_Locality_write = 0.523968
Bank_Level_Parallism = 2.907437
Bank_Level_Parallism_Col = 3.144606
Bank_Level_Parallism_Ready = 1.651354
write_to_read_ratio_blp_rw_average = 0.323256
GrpLevelPara = 1.863303 

BW Util details:
bwutil = 0.190246 
total_CMD = 504945 
util_bw = 96064 
Wasted_Col = 51848 
Wasted_Row = 20651 
Idle = 336382 

BW Util Bottlenecks: 
RCDc_limit = 19945 
RCDWRc_limit = 6154 
WTRc_limit = 6756 
RTWc_limit = 29980 
CCDLc_limit = 27087 
rwq = 0 
CCDLc_limit_alone = 20967 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 24242 

Commands details: 
total_CMD = 504945 
n_nop = 449108 
Read = 42604 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 4068 
n_pre = 4052 
n_ref = 4567177155082382276 
n_req = 45900 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 8120 
issued_total_col = 48032 
Row_Bus_Util =  0.016081 
CoL_Bus_Util = 0.095123 
Either_Row_CoL_Bus_Util = 0.110580 
Issued_on_Two_Bus_Simul_Util = 0.000624 
issued_two_Eff = 0.005641 
queue_avg = 4.803688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=449126 n_act=4019 n_pre=4003 n_ref_event=0 n_req=45952 n_rd=42676 n_rd_L2_A=0 n_write=0 n_wr_bk=5423 bw_util=0.1905
n_activity=202010 dram_eff=0.4762
bk0: 3180a 471910i bk1: 3112a 473574i bk2: 3028a 471380i bk3: 2912a 473155i bk4: 3040a 471018i bk5: 3004a 467793i bk6: 2964a 463579i bk7: 2760a 466042i bk8: 2460a 485948i bk9: 2436a 485962i bk10: 2164a 490982i bk11: 2024a 492354i bk12: 2412a 484546i bk13: 2432a 485135i bk14: 2476a 474961i bk15: 2272a 476360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912670
Row_Buffer_Locality_read = 0.941817
Row_Buffer_Locality_write = 0.532967
Bank_Level_Parallism = 2.944973
Bank_Level_Parallism_Col = 2.969305
Bank_Level_Parallism_Ready = 1.659763
write_to_read_ratio_blp_rw_average = 0.322238
GrpLevelPara = 1.883996 

BW Util details:
bwutil = 0.190512 
total_CMD = 504945 
util_bw = 96198 
Wasted_Col = 51631 
Wasted_Row = 20173 
Idle = 336943 

BW Util Bottlenecks: 
RCDc_limit = 19795 
RCDWRc_limit = 6084 
WTRc_limit = 7347 
RTWc_limit = 30742 
CCDLc_limit = 26533 
rwq = 0 
CCDLc_limit_alone = 20807 
WTRc_limit_alone = 6932 
RTWc_limit_alone = 25431 

Commands details: 
total_CMD = 504945 
n_nop = 449126 
Read = 42676 
Write = 0 
L2_Alloc = 0 
L2_WB = 5423 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 45952 
total_req = 48099 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 48099 
Row_Bus_Util =  0.015887 
CoL_Bus_Util = 0.095256 
Either_Row_CoL_Bus_Util = 0.110545 
Issued_on_Two_Bus_Simul_Util = 0.000598 
issued_two_Eff = 0.005410 
queue_avg = 4.968989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504945 n_nop=448783 n_act=3968 n_pre=3952 n_ref_event=0 n_req=46384 n_rd=43039 n_rd_L2_A=0 n_write=0 n_wr_bk=5500 bw_util=0.1923
n_activity=203999 dram_eff=0.4759
bk0: 3115a 470427i bk1: 3240a 473786i bk2: 3016a 473071i bk3: 2944a 475214i bk4: 2888a 469685i bk5: 3044a 470209i bk6: 2876a 463215i bk7: 2840a 467684i bk8: 2472a 486330i bk9: 2636a 485296i bk10: 2136a 491613i bk11: 2184a 490365i bk12: 2272a 486709i bk13: 2408a 484545i bk14: 2524a 477796i bk15: 2444a 474981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914626
Row_Buffer_Locality_read = 0.943377
Row_Buffer_Locality_write = 0.544694
Bank_Level_Parallism = 2.887766
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.623609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192255 
total_CMD = 504945 
util_bw = 97078 
Wasted_Col = 52247 
Wasted_Row = 20036 
Idle = 335584 

BW Util Bottlenecks: 
RCDc_limit = 19726 
RCDWRc_limit = 6064 
WTRc_limit = 7357 
RTWc_limit = 31114 
CCDLc_limit = 27264 
rwq = 0 
CCDLc_limit_alone = 21391 
WTRc_limit_alone = 6950 
RTWc_limit_alone = 25648 

Commands details: 
total_CMD = 504945 
n_nop = 448783 
Read = 43039 
Write = 0 
L2_Alloc = 0 
L2_WB = 5500 
n_act = 3968 
n_pre = 3952 
n_ref = 0 
n_req = 46384 
total_req = 48539 

Dual Bus Interface Util: 
issued_total_row = 7920 
issued_total_col = 48539 
Row_Bus_Util =  0.015685 
CoL_Bus_Util = 0.096127 
Either_Row_CoL_Bus_Util = 0.111224 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.005288 
queue_avg = 4.882387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251831, Miss = 24313, Miss_rate = 0.097, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 248649, Miss = 25190, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 242743, Miss = 23997, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 248798, Miss = 24450, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 243421, Miss = 24210, Miss_rate = 0.099, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 242848, Miss = 24969, Miss_rate = 0.103, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 243649, Miss = 24311, Miss_rate = 0.100, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 242504, Miss = 24544, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 247369, Miss = 24865, Miss_rate = 0.101, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 241634, Miss = 23975, Miss_rate = 0.099, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 247663, Miss = 24457, Miss_rate = 0.099, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 244222, Miss = 24910, Miss_rate = 0.102, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2945331
L2_total_cache_misses = 294191
L2_total_cache_miss_rate = 0.0999
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2358996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 137
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224402
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2609400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257272
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 142
L2_cache_data_port_util = 0.406
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2945331
icnt_total_pkts_simt_to_mem=957918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.015
	minimum = 5
	maximum = 7
Network latency average = 5.015
	minimum = 5
	maximum = 7
Slowest packet = 3900488
Flit latency average = 5.015
	minimum = 5
	maximum = 7
Slowest flit = 3900615
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0335067
	minimum = 0.00949796 (at node 9)
	maximum = 0.063772 (at node 20)
Accepted packet rate average = 0.0335067
	minimum = 0.0142469 (at node 23)
	maximum = 0.0576662 (at node 14)
Injected flit rate average = 0.0335067
	minimum = 0.00949796 (at node 9)
	maximum = 0.063772 (at node 20)
Accepted flit rate average= 0.0335067
	minimum = 0.0142469 (at node 23)
	maximum = 0.0576662 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2807 (19 samples)
	minimum = 5 (19 samples)
	maximum = 176.368 (19 samples)
Network latency average = 24.7995 (19 samples)
	minimum = 5 (19 samples)
	maximum = 172.579 (19 samples)
Flit latency average = 24.7992 (19 samples)
	minimum = 5 (19 samples)
	maximum = 172.579 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.127563 (19 samples)
	minimum = 0.0650816 (19 samples)
	maximum = 0.331431 (19 samples)
Accepted packet rate average = 0.127563 (19 samples)
	minimum = 0.0782104 (19 samples)
	maximum = 0.295005 (19 samples)
Injected flit rate average = 0.127565 (19 samples)
	minimum = 0.0650846 (19 samples)
	maximum = 0.331431 (19 samples)
Accepted flit rate average = 0.127565 (19 samples)
	minimum = 0.078214 (19 samples)
	maximum = 0.295005 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 30 sec (2850 sec)
gpgpu_simulation_rate = 10403 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 5235602x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2b41bdb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2b41bdac..

GPGPU-Sim PTX: cudaLaunch for 0x0x6380ecf69fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
kernel_stream_id = 51539607576
gpu_sim_cycle = 1646
gpu_sim_insn = 1114112
gpu_ipc =     676.8603
gpu_tot_sim_cycle = 548132
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      56.1249
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.8463% 
gpu_tot_occupancy = 52.2623% 
max_total_param_size = 0
gpu_stall_dramfull = 859844
gpu_stall_icnt2sh    = 1397084
partiton_level_parallism =       0.3111
partiton_level_parallism_total  =       1.7483
partiton_level_parallism_util =       1.5148
partiton_level_parallism_util_total  =       2.2729
L2_BW  =      39.8153 GB/Sec
L2_BW_total  =     172.0683 GB/Sec
gpu_total_sim_rate=10752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2337
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6061
L1D_cache:
	L1D_cache_core[0]: Access = 80795, Miss = 65286, Miss_rate = 0.808, Pending_hits = 7240, Reservation_fails = 260904
	L1D_cache_core[1]: Access = 82094, Miss = 65818, Miss_rate = 0.802, Pending_hits = 7261, Reservation_fails = 262478
	L1D_cache_core[2]: Access = 78414, Miss = 63288, Miss_rate = 0.807, Pending_hits = 7081, Reservation_fails = 258391
	L1D_cache_core[3]: Access = 79395, Miss = 63335, Miss_rate = 0.798, Pending_hits = 6948, Reservation_fails = 246615
	L1D_cache_core[4]: Access = 80308, Miss = 64107, Miss_rate = 0.798, Pending_hits = 7165, Reservation_fails = 248963
	L1D_cache_core[5]: Access = 77873, Miss = 62753, Miss_rate = 0.806, Pending_hits = 7031, Reservation_fails = 251267
	L1D_cache_core[6]: Access = 78058, Miss = 62243, Miss_rate = 0.797, Pending_hits = 6944, Reservation_fails = 234343
	L1D_cache_core[7]: Access = 75202, Miss = 59844, Miss_rate = 0.796, Pending_hits = 6774, Reservation_fails = 242959
	L1D_cache_core[8]: Access = 80276, Miss = 64556, Miss_rate = 0.804, Pending_hits = 7165, Reservation_fails = 247539
	L1D_cache_core[9]: Access = 83293, Miss = 66528, Miss_rate = 0.799, Pending_hits = 7451, Reservation_fails = 253044
	L1D_cache_core[10]: Access = 77340, Miss = 61706, Miss_rate = 0.798, Pending_hits = 6921, Reservation_fails = 240391
	L1D_cache_core[11]: Access = 78067, Miss = 62632, Miss_rate = 0.802, Pending_hits = 7070, Reservation_fails = 249726
	L1D_cache_core[12]: Access = 77530, Miss = 62347, Miss_rate = 0.804, Pending_hits = 6959, Reservation_fails = 246898
	L1D_cache_core[13]: Access = 79366, Miss = 64047, Miss_rate = 0.807, Pending_hits = 7213, Reservation_fails = 256722
	L1D_cache_core[14]: Access = 79073, Miss = 63651, Miss_rate = 0.805, Pending_hits = 7244, Reservation_fails = 236420
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 952141
	L1D_total_cache_miss_rate = 0.8021
	L1D_total_cache_pending_hits = 106467
	L1D_total_cache_reservation_fails = 3736660
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9180
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 157085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 61440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27364
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 157085

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 504
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2408
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4683, 4168, 4996, 4615, 5344, 5096, 4878, 4780, 4607, 4425, 4677, 4559, 4200, 4767, 4050, 4854, 4298, 4272, 4445, 4379, 4635, 4495, 4066, 4152, 4286, 4943, 4362, 4031, 4475, 4277, 4460, 5007, 636, 625, 625, 647, 636, 625, 625, 647, 614, 625, 625, 625, 636, 625, 603, 658, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3614995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662888
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2913186
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2913186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5121620	W0_Idle:313950	W0_Scoreboard:7708504	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5303104 {8:662888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106062080 {40:2651552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2957 
max_icnt2mem_latency = 1745 
maxmrqlatency = 2078 
max_icnt2sh_latency = 337 
averagemflatency = 387 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 101 
mrq_lat_table:54390 	19779 	26969 	24754 	45895 	42385 	26486 	19549 	12876 	3107 	210 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	811713 	1489349 	616007 	29726 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	361639 	110968 	222292 	226165 	35872 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	184980 	140973 	123695 	190279 	1386065 	920165 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	778 	16 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       116       108       100       100        84       131       128       160       160       148       148       112       112 
dram[1]:       128       128       113       108        96        96        64        72       128       128       140       148       132       136        64        80 
dram[2]:       128       128       128       128       100       112       108        92       124       144       128       168       128        88        68       104 
dram[3]:       128       128       114       128       124        88        64        60       124       128       152       168       116       112        64        60 
dram[4]:       128       128       108       125       104        92        80        68       131       124       160       172       128       140        79        64 
dram[5]:       128       128       128       128       108       105        64        96       140       133       176       164       136        96        68       128 
maximum service time to same row:
dram[0]:     18737     22316     21635     28307     24591     27652     17635     17441     18130     26099     29030     27052     24684     34731     23011     19756 
dram[1]:     30242     28020     23135     17418     25832     24924     10582     10078     21355     47022     41068     25838     27645     21295     29259     16841 
dram[2]:     22560     25279     25298     18430     28606     22448     15222     11359     25868     43630     27465     23522     40645     21232     18737     35444 
dram[3]:     16256     21356     25421     17463     27882     28184     14597     16968     24658     35481     28311     42946     22342     25460     18735     37524 
dram[4]:     25741     24915     17841     22351     30515     22553     16020     17187     23691     18390     25029     43029     21677     26278     31560     23390 
dram[5]:     19940     26827     26236     28968     33929     24399     13077     17975     24390     42146     27469     29998     25134     21575     20101     19689 
average row accesses per activate:
dram[0]: 10.858521 10.581819 11.869231 10.048338 10.150944 10.492447  8.698113  8.721939 16.166666 17.320000 28.315790 28.559999 14.044944 14.362573  9.009967  9.518644 
dram[1]: 10.482650 11.226352 11.169065 10.558824 10.605864  9.969789  7.866995  8.229064 16.106918 16.459459 33.095238 27.531645 13.000000 13.672317  9.650558  9.247458 
dram[2]: 11.748227 10.307927 10.648829 10.400000 10.629870  9.943953  8.881402  8.368293 16.881945 18.065218 25.209303 24.456522 13.680000 14.294798  9.697081  9.584775 
dram[3]: 10.956081 11.483443 10.574325 11.984791 10.339564  9.866864  7.817330  7.748815 16.965754 16.012739 26.987499 32.830769 12.014852 13.308511  9.586206  9.822222 
dram[4]: 11.159609 10.096096 11.432055 12.735772 10.719355  9.480000  8.228365  8.299479 17.638889 16.578947 24.897728 36.410713 14.205714 12.144928  9.016557  9.710938 
dram[5]: 10.404321 10.726153 10.568182 11.611722 11.474820  9.552707  8.355889  9.572675 17.174496 15.389831 28.421053 26.902439 15.817568 12.851282 10.121771 10.357693 
average row locality = 276407/24128 = 11.455860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       283       283       268       270       340       347       657       672       145       129        46        35        84        90       268       273 
dram[1]:       259       261       273       264       327       349       646       686       140       131        44        38       105        93       286       279 
dram[2]:       256       276       286       279       328       359       669       659       130       124        54        46        91       113       280       262 
dram[3]:       276       278       266       265       345       355       641       656       132       129        42        41        93       109       273       246 
dram[4]:       271       273       293       258       333       389       668       623       117       139        51        28        80        92       278       255 
dram[5]:       296       269       261       262       355       375       654       670       141       137        39        41        83       105       257       280 
total dram writes = 25103
bank skew: 686/28 = 24.50
chip skew: 4225/4147 = 1.02
average mf latency per bank:
dram[0]:      24408     27742     24984     29022     17396     20837      9910     11557     74609     73962    519561    845978    291405    321253     22907     26216
dram[1]:      26710     29082     24600     27713     19470     20329     10593     11144     64135     70144    553192    747301    239967    293652     21243     24532
dram[2]:      24878     24489     22367     24565     18442     18737      9779     10782     62577     71995    398691    557078    240222    204270     19309     23624
dram[3]:      23350     24488     24111     25166     18571     18811     10669     10884     62244     68656    566106    646844    261638    216755     20847     24290
dram[4]:      29143     23017     26348     24310     21667     16093     11555     10638     82873     58906    572505    883795    355577    243561     24943     21682
dram[5]:      27484     26483     30141     26911     21481     18575     12338     10806     71840     68464    771323    684683    356410    244190     26904     22941
maximum mf latency per bank:
dram[0]:       1942      1696      2136      2131      2173      2082      1814      2218      1693      1628      1635      1551      2150      1742      2287      1966
dram[1]:       1887      1849      2281      2328      2076      1861      1887      2093      1555      1536      1668      1934      1762      2006      1800      1631
dram[2]:       1652      1865      2124      1835      1995      2131      2957      1715      1561      1686      1603      1901      1683      1843      1536      1955
dram[3]:       1814      2063      2081      1906      1790      1786      2841      1833      1529      1781      1535      1863      1768      1805      1754      1611
dram[4]:       1990      1955      1873      1897      1831      2074      2174      2051      1530      1821      1736      1818      2128      1692      2156      1705
dram[5]:       2226      1838      1786      2157      1713      1967      2002      2333      1520      1626      1649      1885      2019      1689      1841      2098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=450006 n_act=4054 n_pre=4038 n_ref_event=0 n_req=46518 n_rd=43154 n_rd_L2_A=0 n_write=0 n_wr_bk=5519 bw_util=0.1922
n_activity=206163 dram_eff=0.4722
bk0: 3130a 472130i bk1: 3228a 473183i bk2: 2860a 475610i bk3: 3060a 471541i bk4: 2928a 470869i bk5: 3172a 469297i bk6: 2784a 469148i bk7: 2952a 464647i bk8: 2440a 487217i bk9: 2516a 486884i bk10: 2124a 492941i bk11: 2120a 493190i bk12: 2432a 486015i bk13: 2384a 487731i bk14: 2472a 476244i bk15: 2552a 474478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913023
Row_Buffer_Locality_read = 0.942068
Row_Buffer_Locality_write = 0.540428
Bank_Level_Parallism = 2.955333
Bank_Level_Parallism_Col = 2.997882
Bank_Level_Parallism_Ready = 1.677425
write_to_read_ratio_blp_rw_average = 0.319469
GrpLevelPara = 1.884594 

BW Util details:
bwutil = 0.192207 
total_CMD = 506465 
util_bw = 97346 
Wasted_Col = 52246 
Wasted_Row = 20872 
Idle = 336001 

BW Util Bottlenecks: 
RCDc_limit = 20125 
RCDWRc_limit = 6238 
WTRc_limit = 6893 
RTWc_limit = 29987 
CCDLc_limit = 26632 
rwq = 0 
CCDLc_limit_alone = 21179 
WTRc_limit_alone = 6525 
RTWc_limit_alone = 24902 

Commands details: 
total_CMD = 506465 
n_nop = 450006 
Read = 43154 
Write = 0 
L2_Alloc = 0 
L2_WB = 5519 
n_act = 4054 
n_pre = 4038 
n_ref = 0 
n_req = 46518 
total_req = 48673 

Dual Bus Interface Util: 
issued_total_row = 8092 
issued_total_col = 48673 
Row_Bus_Util =  0.015977 
CoL_Bus_Util = 0.096103 
Either_Row_CoL_Bus_Util = 0.111477 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.005420 
queue_avg = 4.875820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.87582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=451093 n_act=4029 n_pre=4013 n_ref_event=0 n_req=45492 n_rd=42180 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.1881
n_activity=202635 dram_eff=0.4702
bk0: 3076a 472989i bk1: 3084a 474448i bk2: 2868a 473008i bk3: 2976a 474301i bk4: 2972a 472631i bk5: 2992a 471362i bk6: 2760a 467125i bk7: 2884a 463659i bk8: 2472a 488025i bk9: 2352a 487713i bk10: 2060a 493112i bk11: 2152a 493317i bk12: 2332a 486117i bk13: 2344a 487161i bk14: 2368a 480159i bk15: 2488a 476482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911567
Row_Buffer_Locality_read = 0.941821
Row_Buffer_Locality_write = 0.526268
Bank_Level_Parallism = 2.937545
Bank_Level_Parallism_Col = 2.971376
Bank_Level_Parallism_Ready = 1.651660
write_to_read_ratio_blp_rw_average = 0.324568
GrpLevelPara = 1.874827 

BW Util details:
bwutil = 0.188128 
total_CMD = 506465 
util_bw = 95280 
Wasted_Col = 51564 
Wasted_Row = 20687 
Idle = 338934 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 6263 
WTRc_limit = 6635 
RTWc_limit = 30923 
CCDLc_limit = 26067 
rwq = 0 
CCDLc_limit_alone = 20424 
WTRc_limit_alone = 6262 
RTWc_limit_alone = 25653 

Commands details: 
total_CMD = 506465 
n_nop = 451093 
Read = 42180 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 4029 
n_pre = 4013 
n_ref = 0 
n_req = 45492 
total_req = 47640 

Dual Bus Interface Util: 
issued_total_row = 8042 
issued_total_col = 47640 
Row_Bus_Util =  0.015879 
CoL_Bus_Util = 0.094064 
Either_Row_CoL_Bus_Util = 0.109330 
Issued_on_Two_Bus_Simul_Util = 0.000612 
issued_two_Eff = 0.005598 
queue_avg = 4.749716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.74972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=450477 n_act=4027 n_pre=4011 n_ref_event=0 n_req=46161 n_rd=42768 n_rd_L2_A=0 n_write=0 n_wr_bk=5525 bw_util=0.1907
n_activity=204274 dram_eff=0.4728
bk0: 3084a 473752i bk1: 3120a 472162i bk2: 2944a 473514i bk3: 3024a 471774i bk4: 2964a 470960i bk5: 3060a 469945i bk6: 2844a 467357i bk7: 2944a 465476i bk8: 2348a 487137i bk9: 2412a 486762i bk10: 2136a 491447i bk11: 2224a 492516i bk12: 2320a 486634i bk13: 2380a 484365i bk14: 2428a 478596i bk15: 2536a 478908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912849
Row_Buffer_Locality_read = 0.942457
Row_Buffer_Locality_write = 0.539640
Bank_Level_Parallism = 2.975637
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.673891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190706 
total_CMD = 506465 
util_bw = 96586 
Wasted_Col = 51778 
Wasted_Row = 20651 
Idle = 337450 

BW Util Bottlenecks: 
RCDc_limit = 19694 
RCDWRc_limit = 6115 
WTRc_limit = 7430 
RTWc_limit = 31470 
CCDLc_limit = 26898 
rwq = 0 
CCDLc_limit_alone = 20696 
WTRc_limit_alone = 6983 
RTWc_limit_alone = 25715 

Commands details: 
total_CMD = 506465 
n_nop = 450477 
Read = 42768 
Write = 0 
L2_Alloc = 0 
L2_WB = 5525 
n_act = 4027 
n_pre = 4011 
n_ref = 0 
n_req = 46161 
total_req = 48293 

Dual Bus Interface Util: 
issued_total_row = 8038 
issued_total_col = 48293 
Row_Bus_Util =  0.015871 
CoL_Bus_Util = 0.095353 
Either_Row_CoL_Bus_Util = 0.110547 
Issued_on_Two_Bus_Simul_Util = 0.000677 
issued_two_Eff = 0.006126 
queue_avg = 4.950328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=450628 n_act=4068 n_pre=4052 n_ref_event=4567177155082382276 n_req=45900 n_rd=42604 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.1897
n_activity=203774 dram_eff=0.4714
bk0: 3004a 476319i bk1: 3212a 472573i bk2: 2892a 473776i bk3: 2924a 476908i bk4: 3028a 471990i bk5: 3044a 471638i bk6: 2884a 467548i bk7: 2820a 464147i bk8: 2396a 488439i bk9: 2432a 486721i bk10: 2132a 491899i bk11: 2112a 493625i bk12: 2344a 486388i bk13: 2412a 485612i bk14: 2536a 477361i bk15: 2432a 478785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911481
Row_Buffer_Locality_read = 0.941461
Row_Buffer_Locality_write = 0.523968
Bank_Level_Parallism = 2.907437
Bank_Level_Parallism_Col = 3.144606
Bank_Level_Parallism_Ready = 1.651354
write_to_read_ratio_blp_rw_average = 0.323256
GrpLevelPara = 1.863303 

BW Util details:
bwutil = 0.189675 
total_CMD = 506465 
util_bw = 96064 
Wasted_Col = 51848 
Wasted_Row = 20651 
Idle = 337902 

BW Util Bottlenecks: 
RCDc_limit = 19945 
RCDWRc_limit = 6154 
WTRc_limit = 6756 
RTWc_limit = 29980 
CCDLc_limit = 27087 
rwq = 0 
CCDLc_limit_alone = 20967 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 24242 

Commands details: 
total_CMD = 506465 
n_nop = 450628 
Read = 42604 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 4068 
n_pre = 4052 
n_ref = 4567177155082382276 
n_req = 45900 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 8120 
issued_total_col = 48032 
Row_Bus_Util =  0.016033 
CoL_Bus_Util = 0.094838 
Either_Row_CoL_Bus_Util = 0.110248 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.005641 
queue_avg = 4.789271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78927
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=450646 n_act=4019 n_pre=4003 n_ref_event=0 n_req=45952 n_rd=42676 n_rd_L2_A=0 n_write=0 n_wr_bk=5423 bw_util=0.1899
n_activity=202010 dram_eff=0.4762
bk0: 3180a 473430i bk1: 3112a 475094i bk2: 3028a 472900i bk3: 2912a 474675i bk4: 3040a 472538i bk5: 3004a 469313i bk6: 2964a 465099i bk7: 2760a 467562i bk8: 2460a 487468i bk9: 2436a 487482i bk10: 2164a 492502i bk11: 2024a 493874i bk12: 2412a 486066i bk13: 2432a 486655i bk14: 2476a 476481i bk15: 2272a 477880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912670
Row_Buffer_Locality_read = 0.941817
Row_Buffer_Locality_write = 0.532967
Bank_Level_Parallism = 2.944973
Bank_Level_Parallism_Col = 2.969305
Bank_Level_Parallism_Ready = 1.659763
write_to_read_ratio_blp_rw_average = 0.322238
GrpLevelPara = 1.883996 

BW Util details:
bwutil = 0.189940 
total_CMD = 506465 
util_bw = 96198 
Wasted_Col = 51631 
Wasted_Row = 20173 
Idle = 338463 

BW Util Bottlenecks: 
RCDc_limit = 19795 
RCDWRc_limit = 6084 
WTRc_limit = 7347 
RTWc_limit = 30742 
CCDLc_limit = 26533 
rwq = 0 
CCDLc_limit_alone = 20807 
WTRc_limit_alone = 6932 
RTWc_limit_alone = 25431 

Commands details: 
total_CMD = 506465 
n_nop = 450646 
Read = 42676 
Write = 0 
L2_Alloc = 0 
L2_WB = 5423 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 45952 
total_req = 48099 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 48099 
Row_Bus_Util =  0.015839 
CoL_Bus_Util = 0.094970 
Either_Row_CoL_Bus_Util = 0.110213 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.005410 
queue_avg = 4.954076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506465 n_nop=450303 n_act=3968 n_pre=3952 n_ref_event=0 n_req=46384 n_rd=43039 n_rd_L2_A=0 n_write=0 n_wr_bk=5500 bw_util=0.1917
n_activity=203999 dram_eff=0.4759
bk0: 3115a 471947i bk1: 3240a 475306i bk2: 3016a 474591i bk3: 2944a 476734i bk4: 2888a 471205i bk5: 3044a 471729i bk6: 2876a 464735i bk7: 2840a 469204i bk8: 2472a 487850i bk9: 2636a 486816i bk10: 2136a 493133i bk11: 2184a 491885i bk12: 2272a 488229i bk13: 2408a 486065i bk14: 2524a 479316i bk15: 2444a 476501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914626
Row_Buffer_Locality_read = 0.943377
Row_Buffer_Locality_write = 0.544694
Bank_Level_Parallism = 2.887766
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.623609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191678 
total_CMD = 506465 
util_bw = 97078 
Wasted_Col = 52247 
Wasted_Row = 20036 
Idle = 337104 

BW Util Bottlenecks: 
RCDc_limit = 19726 
RCDWRc_limit = 6064 
WTRc_limit = 7357 
RTWc_limit = 31114 
CCDLc_limit = 27264 
rwq = 0 
CCDLc_limit_alone = 21391 
WTRc_limit_alone = 6950 
RTWc_limit_alone = 25648 

Commands details: 
total_CMD = 506465 
n_nop = 450303 
Read = 43039 
Write = 0 
L2_Alloc = 0 
L2_WB = 5500 
n_act = 3968 
n_pre = 3952 
n_ref = 0 
n_req = 46384 
total_req = 48539 

Dual Bus Interface Util: 
issued_total_row = 7920 
issued_total_col = 48539 
Row_Bus_Util =  0.015638 
CoL_Bus_Util = 0.095839 
Either_Row_CoL_Bus_Util = 0.110890 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.005288 
queue_avg = 4.867734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.86773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252007, Miss = 24313, Miss_rate = 0.096, Pending_hits = 50, Reservation_fails = 512
L2_cache_bank[1]: Access = 248817, Miss = 25190, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 13
L2_cache_bank[2]: Access = 242919, Miss = 23997, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 131
L2_cache_bank[3]: Access = 248966, Miss = 24450, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 9
L2_cache_bank[4]: Access = 243597, Miss = 24210, Miss_rate = 0.099, Pending_hits = 58, Reservation_fails = 256
L2_cache_bank[5]: Access = 243016, Miss = 24969, Miss_rate = 0.103, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[6]: Access = 243825, Miss = 24311, Miss_rate = 0.100, Pending_hits = 15, Reservation_fails = 9
L2_cache_bank[7]: Access = 242672, Miss = 24544, Miss_rate = 0.101, Pending_hits = 25, Reservation_fails = 16
L2_cache_bank[8]: Access = 247537, Miss = 24865, Miss_rate = 0.100, Pending_hits = 22, Reservation_fails = 7
L2_cache_bank[9]: Access = 241802, Miss = 23975, Miss_rate = 0.099, Pending_hits = 28, Reservation_fails = 9
L2_cache_bank[10]: Access = 247831, Miss = 24457, Miss_rate = 0.099, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[11]: Access = 244390, Miss = 24910, Miss_rate = 0.102, Pending_hits = 31, Reservation_fails = 10
L2_total_cache_accesses = 2947379
L2_total_cache_misses = 294191
L2_total_cache_miss_rate = 0.0998
L2_total_cache_pending_hits = 335
L2_total_cache_reservation_fails = 985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27364
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.405
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2947379
icnt_total_pkts_simt_to_mem=958430
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05742
	minimum = 5
	maximum = 8
Network latency average = 5.05742
	minimum = 5
	maximum = 8
Slowest packet = 3903332
Flit latency average = 5.05742
	minimum = 5
	maximum = 8
Slowest flit = 3903459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0576032
	minimum = 0.0194411 (at node 1)
	maximum = 0.106926 (at node 15)
Accepted packet rate average = 0.0576032
	minimum = 0.0255164 (at node 16)
	maximum = 0.0874848 (at node 0)
Injected flit rate average = 0.0576032
	minimum = 0.0194411 (at node 1)
	maximum = 0.106926 (at node 15)
Accepted flit rate average= 0.0576032
	minimum = 0.0255164 (at node 16)
	maximum = 0.0874848 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.2196 (20 samples)
	minimum = 5 (20 samples)
	maximum = 167.95 (20 samples)
Network latency average = 23.8124 (20 samples)
	minimum = 5 (20 samples)
	maximum = 164.35 (20 samples)
Flit latency average = 23.8121 (20 samples)
	minimum = 5 (20 samples)
	maximum = 164.35 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.124065 (20 samples)
	minimum = 0.0627996 (20 samples)
	maximum = 0.320206 (20 samples)
Accepted packet rate average = 0.124065 (20 samples)
	minimum = 0.0755757 (20 samples)
	maximum = 0.284629 (20 samples)
Injected flit rate average = 0.124067 (20 samples)
	minimum = 0.0628025 (20 samples)
	maximum = 0.320206 (20 samples)
Accepted flit rate average = 0.124067 (20 samples)
	minimum = 0.0755791 (20 samples)
	maximum = 0.284629 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 41 sec (2861 sec)
gpgpu_simulation_rate = 10752 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 5235602x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
