#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_CMU_APM_QCH,
	D_TZPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	I3C_APM_PMIC_QCH_S_I3C,
	I3C_APM_PMIC_QCH,
	INTMEM_QCH,
	LHM_AXI_C_CHUB_QCH,
	LHM_AXI_C_GNSS_QCH,
	LHM_AXI_C_MODEM_QCH,
	LHM_AXI_C_WLBT_QCH,
	LHM_AXI_P_APM_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_LP_CHUB_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_CHUB_QCH,
	MAILBOX_APM_CP_QCH,
	MAILBOX_APM_GNSS_QCH,
	MAILBOX_APM_WLBT_QCH,
	MAILBOX_AP_CHUB_QCH,
	MAILBOX_AP_CP_QCH,
	MAILBOX_AP_CP_S_QCH,
	MAILBOX_AP_GNSS_QCH,
	MAILBOX_AP_WLBT_QCH,
	MAILBOX_CP_CHUB_QCH,
	MAILBOX_CP_GNSS_QCH,
	MAILBOX_CP_WLBT_QCH,
	MAILBOX_GNSS_CHUB_QCH,
	MAILBOX_GNSS_WLBT_QCH,
	MAILBOX_WLBT_ABOX_QCH,
	MAILBOX_WLBT_CHUB_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_GREBE_QCH,
	RSTNSYNC_CLK_APM_OSCCLK_QCH,
	SPEEDY_APM_QCH,
	SYSREG_APM_QCH,
	WDT_APM_QCH,
	ABOX_QCH_CPU,
	ABOX_QCH_ACLK,
	ABOX_QCH_BCLK0,
	ABOX_QCH_BCLK1,
	ABOX_QCH_FM,
	ABOX_QCH_BCLK2,
	ABOX_QCH_CCLK_ASB,
	ABOX_QCH_BCLK3,
	ABOX_QCH_BCLK4,
	ABOX_QCH_BCLK5,
	ABOX_QCH_BCLK6,
	ABOX_QCH_BCLK_CNT,
	AUD_CMU_AUD_QCH,
	D_TZPC_AUD_QCH,
	GPIO_AUD_QCH,
	LHM_AXI_P_AUD_QCH,
	LHS_AXI_D_AUD_QCH,
	PPMU_AUD_QCH,
	RSTNSYNC_CLK_AUD_CPU_QCH,
	RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	SYSMMU_AUD_QCH_S1,
	SYSREG_AUD_QCH,
	WDT_AUD_QCH,
	BAAW_C_CHUB_QCH,
	BAAW_D_CHUB_QCH,
	CHUB_CMU_CHUB_QCH,
	CM4_CHUB_QCH,
	DMIC_AHB0_QCH,
	DMIC_IF_QCH_PCLK,
	DMIC_IF_QCH_DMIC_CLK,
	D_TZPC_CHUB_QCH,
	HWACG_SYS_DMIC0_QCH,
	LHM_AXI_LP_CHUB_QCH,
	LHM_AXI_P_CHUB_QCH,
	LHS_AXI_C_CHUB_QCH,
	LHS_AXI_D_CHUB_QCH,
	PWM_CHUB_QCH,
	SWEEPER_C_CHUB_QCH,
	SWEEPER_D_CHUB_QCH,
	SYSREG_CHUB_QCH,
	TIMER_CHUB_QCH,
	WDT_CHUB_QCH,
	U_DMIC_CLK_SCAN_MUX_QCH,
	ADC_CMGP_QCH_S0,
	ADC_CMGP_QCH_S1,
	ADC_CMGP_QCH_ADC,
	CMGP_CMU_CMGP_QCH,
	D_TZPC_CMGP_QCH,
	GPIO_CMGP_QCH,
	SYSREG_CMGP_QCH,
	SYSREG_CMGP2CHUB_QCH,
	SYSREG_CMGP2CP_QCH,
	SYSREG_CMGP2GNSS_QCH,
	SYSREG_CMGP2PMU_AP_QCH,
	SYSREG_CMGP2PMU_CHUB_QCH,
	SYSREG_CMGP2WLBT_QCH,
	USI_CMGP0_QCH,
	USI_CMGP1_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_CMU_QCH_CLK_CIS0,
	DFTMUX_CMU_QCH_CLK_CIS1,
	DFTMUX_CMU_QCH_CLK_CIS2,
	OTP_QCH,
	ADM_AHB_SSS_QCH,
	BAAW_P_CHUB_QCH,
	BAAW_P_GNSS_QCH,
	BAAW_P_MODEM_QCH,
	BAAW_P_WLBT_QCH,
	CCI_550_QCH,
	CORE_CMU_CORE_QCH,
	D_TZPC_CORE_QCH,
	GIC_QCH,
	GPIO_CORE_QCH,
	LHM_ACE_D_CPUCL0_QCH,
	LHM_ACE_D_CPUCL1_QCH,
	LHM_AXI_D0_IS_QCH,
	LHM_AXI_D0_MODEM_QCH,
	LHM_AXI_D1_IS_QCH,
	LHM_AXI_D1_MODEM_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_AUD_QCH,
	LHM_AXI_D_CHUB_QCH,
	LHM_AXI_D_DPU_QCH,
	LHM_AXI_D_G3D_QCH,
	LHM_AXI_D_GNSS_QCH,
	LHM_AXI_D_HSI_QCH,
	LHM_AXI_D_MFCMSCL_QCH,
	LHM_AXI_D_WLBT_QCH,
	LHM_AXI_G_CSSYS_QCH,
	LHS_AXI_D0_MIF_CP_QCH,
	LHS_AXI_D0_MIF_CPU_QCH,
	LHS_AXI_D0_MIF_NRT_QCH,
	LHS_AXI_D0_MIF_RT_QCH,
	LHS_AXI_D1_MIF_CP_QCH,
	LHS_AXI_D1_MIF_CPU_QCH,
	LHS_AXI_D1_MIF_NRT_QCH,
	LHS_AXI_D1_MIF_RT_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_AUD_QCH,
	LHS_AXI_P_CHUB_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_CPUCL1_QCH,
	LHS_AXI_P_DPU_QCH,
	LHS_AXI_P_G3D_QCH,
	LHS_AXI_P_GNSS_QCH,
	LHS_AXI_P_HSI_QCH,
	LHS_AXI_P_IS_QCH,
	LHS_AXI_P_MFCMSCL_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_MODEM_QCH,
	LHS_AXI_P_PERI_QCH,
	LHS_AXI_P_WLBT_QCH,
	MMC_EMBD_QCH,
	PDMA_CORE_QCH,
	PPMU_ACE_CPUCL0_QCH,
	PPMU_ACE_CPUCL1_QCH,
	RTIC_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SPDMA_CORE_QCH,
	SSS_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P_CORE_QCH,
	ADM_APB_G_CSSYS_CORE_QCH,
	ADM_APB_G_DUMP_PC_CPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_GIC,
	CLUSTER0_QCH_PCLKDBG,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPHCLK,
	CLUSTER0_QCH_DBG_PD,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_DBG_QCH,
	D_TZPC_CPUCL0_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D_CPUCL0_QCH,
	LHS_AXI_G_CSSYS_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	ADM_APB_G_CSSYS_CPUCL1_QCH,
	CLUSTER1_QCH_SCLK,
	CLUSTER1_QCH_ATCLK,
	CLUSTER1_QCH_PCLKDBG,
	CLUSTER1_QCH_GIC,
	CLUSTER1_QCH_DBG_PD,
	CLUSTER1_QCH_PCLK,
	CLUSTER1_QCH_PERIPHCLK,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_CMU_CPUCL1_QCH,
	D_TZPC_CPUCL1_QCH,
	LHM_AXI_P_CPUCL1_QCH,
	LHS_ACE_D_CPUCL1_QCH,
	SYSREG_CPUCL1_QCH,
	DPU_QCH_S_DPP,
	DPU_QCH_S_DMA,
	DPU_QCH_S_DECON,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH_S,
	LHM_AXI_P_DPU_QCH,
	LHS_AXI_D_DPU_QCH,
	PPMU_DPU_QCH,
	SMMU_DPU_QCH,
	SYSREG_DPU_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPU_QCH,
	LHM_AXI_INT_G3D_QCH,
	LHM_AXI_P_G3D_QCH,
	LHS_AXI_D_G3D_QCH,
	LHS_AXI_INT_G3D_QCH,
	SYSREG_G3D_QCH,
	D_TZPC_HSI_QCH,
	GPIO_HSI_QCH,
	HSI_CMU_HSI_QCH,
	LHM_AXI_P_HSI_QCH,
	LHS_AXI_D_HSI_QCH,
	MMC_CARD_QCH,
	PPMU_HSI_QCH,
	SYSREG_HSI_QCH,
	USB20DRD_TOP_QCH_LINK,
	USB20DRD_TOP_QCH_20CTRL,
	USB20DRD_TOP_QCH_REFCLK,
	USB20DRD_TOP_QCH_RTC,
	CSIS0_QCH,
	CSIS1_QCH,
	CSIS2_QCH,
	D_TZPC_IS_QCH,
	IS_CMU_IS_QCH,
	IS_TOP_QCH_S_00,
	IS_TOP_QCH_S_02,
	IS_TOP_QCH_S_03,
	IS_TOP_QCH_S_04,
	IS_TOP_QCH_S_05,
	IS_TOP_QCH_S_06,
	LHM_AXI_P_IS_QCH,
	LHS_AXI_D0_IS_QCH,
	LHS_AXI_D1_IS_QCH,
	PPMU_IS0_QCH,
	PPMU_IS1_QCH,
	SYSMMU_IS0_QCH,
	SYSMMU_IS1_QCH,
	SYSREG_IS_QCH,
	D_TZPC_MFCMSCL_QCH,
	JPEG_QCH,
	LHM_AXI_P_MFCMSCL_QCH,
	LHS_AXI_D_MFCMSCL_QCH,
	M2M_QCH,
	MCSC_QCH,
	MFC_QCH,
	MFCMSCL_CMU_MFCMSCL_QCH,
	PPMU_MFCMSCL_QCH,
	RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH,
	SYSMMU_MFCMSCL_QCH,
	SYSREG_MFCMSCL_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	LHM_AXI_D_MIF_CP_QCH,
	LHM_AXI_D_MIF_CPU_QCH,
	LHM_AXI_D_MIF_NRT_QCH,
	LHM_AXI_D_MIF_RT_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	PPMU_DMC_CPU_QCH,
	SFRAPB_BRIDGE_DDR_PHY_QCH,
	SFRAPB_BRIDGE_DMC_QCH,
	SFRAPB_BRIDGE_DMC_PF_QCH,
	SFRAPB_BRIDGE_DMC_SECURE_QCH,
	SYSREG_MIF_QCH,
	CMU_MIF1_CMU_REF_QCH,
	DMC1_QCH,
	D_TZPC_MIF1_QCH,
	LHM_AXI_D_MIF1_CPU_QCH,
	LHM_AXI_D_MIF1_NRT_QCH,
	LHM_AXI_D_MIF1_RT_QCH,
	LHM_AXI_P_MIF1_QCH,
	MIF1_CMU_MIF1_QCH,
	PPMU_DCM1_CPU_QCH,
	SFRAPB_BRIDGE_DDR_PHY1_QCH,
	SFRAPB_BRIDGE_DMC1_PPMPU_QCH,
	SFRAPB_BRIDGE_DMC1_SECURE_QCH,
	SFR_APB_BRIDGE_DMC1_QCH,
	SFR_APB_BRIDGE_DMC1_PF_QCH,
	SYSREG_MIF1_QCH,
	MODEM_CMU_MODEM_QCH,
	BUSIF_TMU_QCH,
	D_TZPC_PERI_QCH,
	GPIO_PERI_QCH,
	HSI2C_0_QCH,
	HSI2C_1_QCH,
	HSI2C_2_QCH,
	I2C_0_QCH,
	I2C_1_QCH,
	I2C_2_QCH,
	I2C_3_QCH,
	I2C_4_QCH,
	I2C_5_QCH,
	I2C_6_QCH,
	LHM_AXI_P_PERI_QCH,
	MCT_QCH,
	OTP_CON_TOP_QCH,
	PERI_CMU_PERI_QCH,
	PWM_MOTOR_QCH,
	SPI_0_QCH,
	SYSREG_PERI_QCH,
	UART_QCH,
	WDT_0_QCH,
	WDT_1_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_APM = OPTION_TYPE,
	CTRL_OPTION_CMU_AUD,
	CTRL_OPTION_CMU_CHUB,
	CTRL_OPTION_CMU_CMGP,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL1,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_CMU_HSI,
	CTRL_OPTION_CMU_IS,
	CTRL_OPTION_CMU_MFCMSCL,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MIF1,
	CTRL_OPTION_CMU_MODEM,
	CTRL_OPTION_CMU_PERI,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
