  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/AMD/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling FIR_HLS_TB.cpp_pre.cpp.tb.cpp
   Compiling apatb_FIR_HLS.cpp
   Compiling apatb_FIR_HLS_util.cpp
   Compiling FIR_HLS.cpp_pre.cpp.tb.cpp
   Compiling apatb_FIR_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Input and reference data lengths match.
Mismatch at sample  280: ref=-0.358093, dut=-0.304932
Mismatch at sample  281: ref=-0.481445, dut=-0.420898
Mismatch at sample  282: ref=-0.582062, dut=-0.569702
Mismatch at sample  283: ref=-0.672455, dut=-0.785156
Mismatch at sample  284: ref=-0.771301, dut=0.978027
Mismatch at sample  285: ref=-0.851379, dut=0.883667
Mismatch at sample  286: ref=-0.910278, dut=-0.931274
Mismatch at sample  287: ref=-0.951416, dut=-0.438354
Mismatch at sample  288: ref=-0.987885, dut=0.21582
Mismatch at sample  289: ref=0.999847, dut=0.791748
Mismatch at sample  290: ref=-0.999756, dut=-0.976807
Mismatch at sample  291: ref=-0.980927, dut=0.810913
Mismatch at sample  292: ref=-0.947968, dut=0.255737
Mismatch at sample  293: ref=-0.892883, dut=-0.379883
Mismatch at sample  294: ref=-0.838196, dut=-0.859253
Mismatch at sample  295: ref=-0.769135, dut=0.96582
Mismatch at sample  296: ref=-0.679352, dut=-0.930054
Mismatch at sample  297: ref=-0.573975, dut=-0.686768
Mismatch at sample  298: ref=-0.480408, dut=-0.46814
Mismatch at sample  299: ref=-0.378174, dut=-0.317749
Mismatch at sample  300: ref=-0.251801, dut=-0.19873
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 21
Status: FAIL [!!] (21 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\HLS-multirate-DSP\HLS_Multirate\Multirate_v3\Multirate_v3\hls\sim\verilog>set PATH= 

C:\HLS-multirate-DSP\HLS_Multirate\Multirate_v3\Multirate_v3\hls\sim\verilog>call C:/AMD/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_FIR_HLS_top glbl -Oenable_linking_all_libraries  -prj FIR_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s FIR_HLS  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMD/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_FIR_HLS_top glbl -Oenable_linking_all_libraries -prj FIR_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s FIR_HLS 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FIR_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_FIR_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_FIR_filter_transposed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_transposed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_FIR_filter_transposed_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_transposed_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mac_muladd_16s_9ns_32s_32_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_32s_32_4_0_DSP48_0
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_32s_32_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_10s_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_10s_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_16s_10ns_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_10ns_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_16s_10s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_10s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_16s_15ns_31_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_15ns_31_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_10s_42_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_10s_42_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_11s_43_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_11s_43_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_12s_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_12s_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_13s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_13s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_6s_38_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_6s_38_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_7s_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_7s_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_8s_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_8s_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_mul_32s_9s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_9s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.FIR_HLS_mul_10s_16s_25_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_13s_29_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_14ns_30_1_1(NUM_...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_10s_26_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_transposed
Compiling module xil_defaultlib.FIR_HLS_mul_16s_15ns_31_1_0(NUM_...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_10ns_26_1_0(NUM_...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_32s_3...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_32s_3...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_transposed_1
Compiling module xil_defaultlib.FIR_HLS_mul_32s_6s_38_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_7s_39_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_8s_40_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_9s_41_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_10s_42_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_11s_43_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_12s_44_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_13s_45_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter
Compiling module xil_defaultlib.FIR_HLS_regslice_both(DataWidth=...
Compiling module xil_defaultlib.FIR_HLS
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_FIR_HLS_top
Compiling module work.glbl
Built simulation snapshot FIR_HLS

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Nov 16 15:04:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/FIR_HLS/xsim_script.tcl
# xsim {FIR_HLS} -autoloadwcfg -tclbatch {FIR_HLS.tcl}
Time resolution is 1 ps
source FIR_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 460 [0.00%] @ "125000"
// RTL Simulation : 1 / 460 [100.00%] @ "455000"
// RTL Simulation : 2 / 460 [103.33%] @ "475000"
// RTL Simulation : 3 / 460 [110.00%] @ "505000"
// RTL Simulation : 4 / 460 [16.67%] @ "535000"
// RTL Simulation : 5 / 460 [113.33%] @ "855000"
// RTL Simulation : 6 / 460 [110.00%] @ "875000"
// RTL Simulation : 7 / 460 [110.00%] @ "905000"
// RTL Simulation : 8 / 460 [16.67%] @ "935000"
// RTL Simulation : 9 / 460 [113.33%] @ "1255000"
// RTL Simulation : 10 / 460 [110.00%] @ "1275000"
// RTL Simulation : 11 / 460 [110.00%] @ "1305000"
// RTL Simulation : 12 / 460 [16.67%] @ "1335000"
// RTL Simulation : 13 / 460 [113.33%] @ "1655000"
// RTL Simulation : 14 / 460 [110.00%] @ "1675000"
// RTL Simulation : 15 / 460 [110.00%] @ "1705000"
// RTL Simulation : 16 / 460 [16.67%] @ "1735000"
// RTL Simulation : 17 / 460 [113.33%] @ "2055000"
// RTL Simulation : 18 / 460 [110.00%] @ "2075000"
// RTL Simulation : 19 / 460 [110.00%] @ "2105000"
// RTL Simulation : 20 / 460 [16.67%] @ "2135000"
// RTL Simulation : 21 / 460 [113.33%] @ "2455000"
// RTL Simulation : 22 / 460 [110.00%] @ "2475000"
// RTL Simulation : 23 / 460 [110.00%] @ "2505000"
// RTL Simulation : 24 / 460 [16.67%] @ "2535000"
// RTL Simulation : 25 / 460 [113.33%] @ "2855000"
// RTL Simulation : 26 / 460 [110.00%] @ "2875000"
// RTL Simulation : 27 / 460 [110.00%] @ "2905000"
// RTL Simulation : 28 / 460 [16.67%] @ "2935000"
// RTL Simulation : 29 / 460 [113.33%] @ "3255000"
// RTL Simulation : 30 / 460 [110.00%] @ "3275000"
// RTL Simulation : 31 / 460 [110.00%] @ "3305000"
// RTL Simulation : 32 / 460 [16.67%] @ "3335000"
// RTL Simulation : 33 / 460 [113.33%] @ "3655000"
// RTL Simulation : 34 / 460 [110.00%] @ "3675000"
// RTL Simulation : 35 / 460 [110.00%] @ "3705000"
// RTL Simulation : 36 / 460 [16.67%] @ "3735000"
// RTL Simulation : 37 / 460 [113.33%] @ "4055000"
// RTL Simulation : 38 / 460 [110.00%] @ "4075000"
// RTL Simulation : 39 / 460 [110.00%] @ "4105000"
// RTL Simulation : 40 / 460 [16.67%] @ "4135000"
// RTL Simulation : 41 / 460 [113.33%] @ "4455000"
// RTL Simulation : 42 / 460 [110.00%] @ "4475000"
// RTL Simulation : 43 / 460 [110.00%] @ "4505000"
// RTL Simulation : 44 / 460 [16.67%] @ "4535000"
// RTL Simulation : 45 / 460 [113.33%] @ "4855000"
// RTL Simulation : 46 / 460 [110.00%] @ "4875000"
// RTL Simulation : 47 / 460 [110.00%] @ "4905000"
// RTL Simulation : 48 / 460 [16.67%] @ "4935000"
// RTL Simulation : 49 / 460 [113.33%] @ "5255000"
// RTL Simulation : 50 / 460 [110.00%] @ "5275000"
// RTL Simulation : 51 / 460 [110.00%] @ "5305000"
// RTL Simulation : 52 / 460 [16.67%] @ "5335000"
// RTL Simulation : 53 / 460 [113.33%] @ "5655000"
// RTL Simulation : 54 / 460 [110.00%] @ "5675000"
// RTL Simulation : 55 / 460 [110.00%] @ "5705000"
// RTL Simulation : 56 / 460 [16.67%] @ "5735000"
// RTL Simulation : 57 / 460 [113.33%] @ "6055000"
// RTL Simulation : 58 / 460 [110.00%] @ "6075000"
// RTL Simulation : 59 / 460 [110.00%] @ "6105000"
// RTL Simulation : 60 / 460 [16.67%] @ "6135000"
// RTL Simulation : 61 / 460 [113.33%] @ "6455000"
// RTL Simulation : 62 / 460 [110.00%] @ "6475000"
// RTL Simulation : 63 / 460 [110.00%] @ "6505000"
// RTL Simulation : 64 / 460 [16.67%] @ "6535000"
// RTL Simulation : 65 / 460 [113.33%] @ "6855000"
// RTL Simulation : 66 / 460 [110.00%] @ "6875000"
// RTL Simulation : 67 / 460 [110.00%] @ "6905000"
// RTL Simulation : 68 / 460 [16.67%] @ "6935000"
// RTL Simulation : 69 / 460 [113.33%] @ "7255000"
// RTL Simulation : 70 / 460 [110.00%] @ "7275000"
// RTL Simulation : 71 / 460 [110.00%] @ "7305000"
// RTL Simulation : 72 / 460 [16.67%] @ "7335000"
// RTL Simulation : 73 / 460 [113.33%] @ "7655000"
// RTL Simulation : 74 / 460 [110.00%] @ "7675000"
// RTL Simulation : 75 / 460 [110.00%] @ "7705000"
// RTL Simulation : 76 / 460 [16.67%] @ "7735000"
// RTL Simulation : 77 / 460 [113.33%] @ "8055000"
// RTL Simulation : 78 / 460 [110.00%] @ "8075000"
// RTL Simulation : 79 / 460 [110.00%] @ "8105000"
// RTL Simulation : 80 / 460 [16.67%] @ "8135000"
// RTL Simulation : 81 / 460 [113.33%] @ "8455000"
// RTL Simulation : 82 / 460 [110.00%] @ "8475000"
// RTL Simulation : 83 / 460 [110.00%] @ "8505000"
// RTL Simulation : 84 / 460 [16.67%] @ "8535000"
// RTL Simulation : 85 / 460 [113.33%] @ "8855000"
// RTL Simulation : 86 / 460 [110.00%] @ "8875000"
// RTL Simulation : 87 / 460 [110.00%] @ "8905000"
// RTL Simulation : 88 / 460 [16.67%] @ "8935000"
// RTL Simulation : 89 / 460 [113.33%] @ "9255000"
// RTL Simulation : 90 / 460 [110.00%] @ "9275000"
// RTL Simulation : 91 / 460 [110.00%] @ "9305000"
// RTL Simulation : 92 / 460 [16.67%] @ "9335000"
// RTL Simulation : 93 / 460 [113.33%] @ "9655000"
// RTL Simulation : 94 / 460 [110.00%] @ "9675000"
// RTL Simulation : 95 / 460 [110.00%] @ "9705000"
// RTL Simulation : 96 / 460 [16.67%] @ "9735000"
// RTL Simulation : 97 / 460 [113.33%] @ "10055000"
// RTL Simulation : 98 / 460 [110.00%] @ "10075000"
// RTL Simulation : 99 / 460 [110.00%] @ "10105000"
// RTL Simulation : 100 / 460 [16.67%] @ "10135000"
// RTL Simulation : 101 / 460 [113.33%] @ "10455000"
// RTL Simulation : 102 / 460 [110.00%] @ "10475000"
// RTL Simulation : 103 / 460 [110.00%] @ "10505000"
// RTL Simulation : 104 / 460 [16.67%] @ "10535000"
// RTL Simulation : 105 / 460 [113.33%] @ "10855000"
// RTL Simulation : 106 / 460 [110.00%] @ "10875000"
// RTL Simulation : 107 / 460 [110.00%] @ "10905000"
// RTL Simulation : 108 / 460 [16.67%] @ "10935000"
// RTL Simulation : 109 / 460 [113.33%] @ "11255000"
// RTL Simulation : 110 / 460 [110.00%] @ "11275000"
// RTL Simulation : 111 / 460 [110.00%] @ "11305000"
// RTL Simulation : 112 / 460 [16.67%] @ "11335000"
// RTL Simulation : 113 / 460 [113.33%] @ "11655000"
// RTL Simulation : 114 / 460 [110.00%] @ "11675000"
// RTL Simulation : 115 / 460 [110.00%] @ "11705000"
// RTL Simulation : 116 / 460 [16.67%] @ "11735000"
// RTL Simulation : 117 / 460 [113.33%] @ "12055000"
// RTL Simulation : 118 / 460 [110.00%] @ "12075000"
// RTL Simulation : 119 / 460 [110.00%] @ "12105000"
// RTL Simulation : 120 / 460 [16.67%] @ "12135000"
// RTL Simulation : 121 / 460 [113.33%] @ "12455000"
// RTL Simulation : 122 / 460 [110.00%] @ "12475000"
// RTL Simulation : 123 / 460 [110.00%] @ "12505000"
// RTL Simulation : 124 / 460 [16.67%] @ "12535000"
// RTL Simulation : 125 / 460 [113.33%] @ "12855000"
// RTL Simulation : 126 / 460 [110.00%] @ "12875000"
// RTL Simulation : 127 / 460 [110.00%] @ "12905000"
// RTL Simulation : 128 / 460 [16.67%] @ "12935000"
// RTL Simulation : 129 / 460 [113.33%] @ "13255000"
// RTL Simulation : 130 / 460 [110.00%] @ "13275000"
// RTL Simulation : 131 / 460 [110.00%] @ "13305000"
// RTL Simulation : 132 / 460 [16.67%] @ "13335000"
// RTL Simulation : 133 / 460 [113.33%] @ "13655000"
// RTL Simulation : 134 / 460 [110.00%] @ "13675000"
// RTL Simulation : 135 / 460 [110.00%] @ "13705000"
// RTL Simulation : 136 / 460 [16.67%] @ "13735000"
// RTL Simulation : 137 / 460 [113.33%] @ "14055000"
// RTL Simulation : 138 / 460 [110.00%] @ "14075000"
// RTL Simulation : 139 / 460 [110.00%] @ "14105000"
// RTL Simulation : 140 / 460 [16.67%] @ "14135000"
// RTL Simulation : 141 / 460 [113.33%] @ "14455000"
// RTL Simulation : 142 / 460 [110.00%] @ "14475000"
// RTL Simulation : 143 / 460 [110.00%] @ "14505000"
// RTL Simulation : 144 / 460 [16.67%] @ "14535000"
// RTL Simulation : 145 / 460 [113.33%] @ "14855000"
// RTL Simulation : 146 / 460 [110.00%] @ "14875000"
// RTL Simulation : 147 / 460 [110.00%] @ "14905000"
// RTL Simulation : 148 / 460 [16.67%] @ "14935000"
// RTL Simulation : 149 / 460 [113.33%] @ "15255000"
// RTL Simulation : 150 / 460 [110.00%] @ "15275000"
// RTL Simulation : 151 / 460 [110.00%] @ "15305000"
// RTL Simulation : 152 / 460 [16.67%] @ "15335000"
// RTL Simulation : 153 / 460 [113.33%] @ "15655000"
// RTL Simulation : 154 / 460 [110.00%] @ "15675000"
// RTL Simulation : 155 / 460 [110.00%] @ "15705000"
// RTL Simulation : 156 / 460 [16.67%] @ "15735000"
// RTL Simulation : 157 / 460 [113.33%] @ "16055000"
// RTL Simulation : 158 / 460 [110.00%] @ "16075000"
// RTL Simulation : 159 / 460 [110.00%] @ "16105000"
// RTL Simulation : 160 / 460 [16.67%] @ "16135000"
// RTL Simulation : 161 / 460 [113.33%] @ "16455000"
// RTL Simulation : 162 / 460 [110.00%] @ "16475000"
// RTL Simulation : 163 / 460 [110.00%] @ "16505000"
// RTL Simulation : 164 / 460 [16.67%] @ "16535000"
// RTL Simulation : 165 / 460 [113.33%] @ "16855000"
// RTL Simulation : 166 / 460 [110.00%] @ "16875000"
// RTL Simulation : 167 / 460 [110.00%] @ "16905000"
// RTL Simulation : 168 / 460 [16.67%] @ "16935000"
// RTL Simulation : 169 / 460 [113.33%] @ "17255000"
// RTL Simulation : 170 / 460 [110.00%] @ "17275000"
// RTL Simulation : 171 / 460 [110.00%] @ "17305000"
// RTL Simulation : 172 / 460 [16.67%] @ "17335000"
// RTL Simulation : 173 / 460 [113.33%] @ "17655000"
// RTL Simulation : 174 / 460 [110.00%] @ "17675000"
// RTL Simulation : 175 / 460 [110.00%] @ "17705000"
// RTL Simulation : 176 / 460 [16.67%] @ "17735000"
// RTL Simulation : 177 / 460 [113.33%] @ "18055000"
// RTL Simulation : 178 / 460 [110.00%] @ "18075000"
// RTL Simulation : 179 / 460 [110.00%] @ "18105000"
// RTL Simulation : 180 / 460 [16.67%] @ "18135000"
// RTL Simulation : 181 / 460 [113.33%] @ "18455000"
// RTL Simulation : 182 / 460 [110.00%] @ "18475000"
// RTL Simulation : 183 / 460 [110.00%] @ "18505000"
// RTL Simulation : 184 / 460 [16.67%] @ "18535000"
// RTL Simulation : 185 / 460 [113.33%] @ "18855000"
// RTL Simulation : 186 / 460 [110.00%] @ "18875000"
// RTL Simulation : 187 / 460 [110.00%] @ "18905000"
// RTL Simulation : 188 / 460 [16.67%] @ "18935000"
// RTL Simulation : 189 / 460 [113.33%] @ "19255000"
// RTL Simulation : 190 / 460 [110.00%] @ "19275000"
// RTL Simulation : 191 / 460 [110.00%] @ "19305000"
// RTL Simulation : 192 / 460 [16.67%] @ "19335000"
// RTL Simulation : 193 / 460 [113.33%] @ "19655000"
// RTL Simulation : 194 / 460 [110.00%] @ "19675000"
// RTL Simulation : 195 / 460 [110.00%] @ "19705000"
// RTL Simulation : 196 / 460 [16.67%] @ "19735000"
// RTL Simulation : 197 / 460 [113.33%] @ "20055000"
// RTL Simulation : 198 / 460 [110.00%] @ "20075000"
// RTL Simulation : 199 / 460 [110.00%] @ "20105000"
// RTL Simulation : 200 / 460 [16.67%] @ "20135000"
// RTL Simulation : 201 / 460 [113.33%] @ "20455000"
// RTL Simulation : 202 / 460 [110.00%] @ "20475000"
// RTL Simulation : 203 / 460 [110.00%] @ "20505000"
// RTL Simulation : 204 / 460 [16.67%] @ "20535000"
// RTL Simulation : 205 / 460 [113.33%] @ "20855000"
// RTL Simulation : 206 / 460 [110.00%] @ "20875000"
// RTL Simulation : 207 / 460 [110.00%] @ "20905000"
// RTL Simulation : 208 / 460 [16.67%] @ "20935000"
// RTL Simulation : 209 / 460 [113.33%] @ "21255000"
// RTL Simulation : 210 / 460 [110.00%] @ "21275000"
// RTL Simulation : 211 / 460 [110.00%] @ "21305000"
// RTL Simulation : 212 / 460 [16.67%] @ "21335000"
// RTL Simulation : 213 / 460 [113.33%] @ "21655000"
// RTL Simulation : 214 / 460 [110.00%] @ "21675000"
// RTL Simulation : 215 / 460 [110.00%] @ "21705000"
// RTL Simulation : 216 / 460 [16.67%] @ "21735000"
// RTL Simulation : 217 / 460 [113.33%] @ "22055000"
// RTL Simulation : 218 / 460 [110.00%] @ "22075000"
// RTL Simulation : 219 / 460 [110.00%] @ "22105000"
// RTL Simulation : 220 / 460 [16.67%] @ "22135000"
// RTL Simulation : 221 / 460 [113.33%] @ "22455000"
// RTL Simulation : 222 / 460 [110.00%] @ "22475000"
// RTL Simulation : 223 / 460 [110.00%] @ "22505000"
// RTL Simulation : 224 / 460 [16.67%] @ "22535000"
// RTL Simulation : 225 / 460 [113.33%] @ "22855000"
// RTL Simulation : 226 / 460 [110.00%] @ "22875000"
// RTL Simulation : 227 / 460 [110.00%] @ "22905000"
// RTL Simulation : 228 / 460 [16.67%] @ "22935000"
// RTL Simulation : 229 / 460 [113.33%] @ "23255000"
// RTL Simulation : 230 / 460 [110.00%] @ "23275000"
// RTL Simulation : 231 / 460 [110.00%] @ "23305000"
// RTL Simulation : 232 / 460 [16.67%] @ "23335000"
// RTL Simulation : 233 / 460 [113.33%] @ "23655000"
// RTL Simulation : 234 / 460 [110.00%] @ "23675000"
// RTL Simulation : 235 / 460 [110.00%] @ "23705000"
// RTL Simulation : 236 / 460 [16.67%] @ "23735000"
// RTL Simulation : 237 / 460 [113.33%] @ "24055000"
// RTL Simulation : 238 / 460 [110.00%] @ "24075000"
// RTL Simulation : 239 / 460 [110.00%] @ "24105000"
// RTL Simulation : 240 / 460 [16.67%] @ "24135000"
// RTL Simulation : 241 / 460 [113.33%] @ "24455000"
// RTL Simulation : 242 / 460 [110.00%] @ "24475000"
// RTL Simulation : 243 / 460 [110.00%] @ "24505000"
// RTL Simulation : 244 / 460 [16.67%] @ "24535000"
// RTL Simulation : 245 / 460 [113.33%] @ "24855000"
// RTL Simulation : 246 / 460 [110.00%] @ "24875000"
// RTL Simulation : 247 / 460 [110.00%] @ "24905000"
// RTL Simulation : 248 / 460 [16.67%] @ "24935000"
// RTL Simulation : 249 / 460 [113.33%] @ "25255000"
// RTL Simulation : 250 / 460 [110.00%] @ "25275000"
// RTL Simulation : 251 / 460 [110.00%] @ "25305000"
// RTL Simulation : 252 / 460 [16.67%] @ "25335000"
// RTL Simulation : 253 / 460 [113.33%] @ "25655000"
// RTL Simulation : 254 / 460 [110.00%] @ "25675000"
// RTL Simulation : 255 / 460 [110.00%] @ "25705000"
// RTL Simulation : 256 / 460 [16.67%] @ "25735000"
// RTL Simulation : 257 / 460 [113.33%] @ "26055000"
// RTL Simulation : 258 / 460 [110.00%] @ "26075000"
// RTL Simulation : 259 / 460 [110.00%] @ "26105000"
// RTL Simulation : 260 / 460 [16.67%] @ "26135000"
// RTL Simulation : 261 / 460 [113.33%] @ "26455000"
// RTL Simulation : 262 / 460 [110.00%] @ "26475000"
// RTL Simulation : 263 / 460 [110.00%] @ "26505000"
// RTL Simulation : 264 / 460 [16.67%] @ "26535000"
// RTL Simulation : 265 / 460 [113.33%] @ "26855000"
// RTL Simulation : 266 / 460 [110.00%] @ "26875000"
// RTL Simulation : 267 / 460 [110.00%] @ "26905000"
// RTL Simulation : 268 / 460 [16.67%] @ "26935000"
// RTL Simulation : 269 / 460 [113.33%] @ "27255000"
// RTL Simulation : 270 / 460 [110.00%] @ "27275000"
// RTL Simulation : 271 / 460 [110.00%] @ "27305000"
// RTL Simulation : 272 / 460 [16.67%] @ "27335000"
// RTL Simulation : 273 / 460 [113.33%] @ "27655000"
// RTL Simulation : 274 / 460 [110.00%] @ "27675000"
// RTL Simulation : 275 / 460 [110.00%] @ "27705000"
// RTL Simulation : 276 / 460 [16.67%] @ "27735000"
// RTL Simulation : 277 / 460 [113.33%] @ "28055000"
// RTL Simulation : 278 / 460 [110.00%] @ "28075000"
// RTL Simulation : 279 / 460 [110.00%] @ "28105000"
// RTL Simulation : 280 / 460 [16.67%] @ "28135000"
// RTL Simulation : 281 / 460 [113.33%] @ "28455000"
// RTL Simulation : 282 / 460 [110.00%] @ "28475000"
// RTL Simulation : 283 / 460 [110.00%] @ "28505000"
// RTL Simulation : 284 / 460 [16.67%] @ "28535000"
// RTL Simulation : 285 / 460 [113.33%] @ "28855000"
// RTL Simulation : 286 / 460 [110.00%] @ "28875000"
// RTL Simulation : 287 / 460 [110.00%] @ "28905000"
// RTL Simulation : 288 / 460 [16.67%] @ "28935000"
// RTL Simulation : 289 / 460 [113.33%] @ "29255000"
// RTL Simulation : 290 / 460 [110.00%] @ "29275000"
// RTL Simulation : 291 / 460 [110.00%] @ "29305000"
// RTL Simulation : 292 / 460 [16.67%] @ "29335000"
// RTL Simulation : 293 / 460 [113.33%] @ "29655000"
// RTL Simulation : 294 / 460 [110.00%] @ "29675000"
// RTL Simulation : 295 / 460 [110.00%] @ "29705000"
// RTL Simulation : 296 / 460 [16.67%] @ "29735000"
// RTL Simulation : 297 / 460 [113.33%] @ "30055000"
// RTL Simulation : 298 / 460 [110.00%] @ "30075000"
// RTL Simulation : 299 / 460 [110.00%] @ "30105000"
// RTL Simulation : 300 / 460 [16.67%] @ "30135000"
// RTL Simulation : 301 / 460 [113.33%] @ "30455000"
// RTL Simulation : 302 / 460 [110.00%] @ "30475000"
// RTL Simulation : 303 / 460 [110.00%] @ "30505000"
// RTL Simulation : 304 / 460 [16.67%] @ "30535000"
// RTL Simulation : 305 / 460 [113.33%] @ "30855000"
// RTL Simulation : 306 / 460 [110.00%] @ "30875000"
// RTL Simulation : 307 / 460 [110.00%] @ "30905000"
// RTL Simulation : 308 / 460 [16.67%] @ "30935000"
// RTL Simulation : 309 / 460 [113.33%] @ "31255000"
// RTL Simulation : 310 / 460 [110.00%] @ "31275000"
// RTL Simulation : 311 / 460 [110.00%] @ "31305000"
// RTL Simulation : 312 / 460 [16.67%] @ "31335000"
// RTL Simulation : 313 / 460 [113.33%] @ "31655000"
// RTL Simulation : 314 / 460 [110.00%] @ "31675000"
// RTL Simulation : 315 / 460 [110.00%] @ "31705000"
// RTL Simulation : 316 / 460 [16.67%] @ "31735000"
// RTL Simulation : 317 / 460 [113.33%] @ "32055000"
// RTL Simulation : 318 / 460 [110.00%] @ "32075000"
// RTL Simulation : 319 / 460 [110.00%] @ "32105000"
// RTL Simulation : 320 / 460 [16.67%] @ "32135000"
// RTL Simulation : 321 / 460 [113.33%] @ "32455000"
// RTL Simulation : 322 / 460 [110.00%] @ "32475000"
// RTL Simulation : 323 / 460 [110.00%] @ "32505000"
// RTL Simulation : 324 / 460 [16.67%] @ "32535000"
// RTL Simulation : 325 / 460 [113.33%] @ "32855000"
// RTL Simulation : 326 / 460 [110.00%] @ "32875000"
// RTL Simulation : 327 / 460 [110.00%] @ "32905000"
// RTL Simulation : 328 / 460 [16.67%] @ "32935000"
// RTL Simulation : 329 / 460 [113.33%] @ "33255000"
// RTL Simulation : 330 / 460 [110.00%] @ "33275000"
// RTL Simulation : 331 / 460 [110.00%] @ "33305000"
// RTL Simulation : 332 / 460 [16.67%] @ "33335000"
// RTL Simulation : 333 / 460 [113.33%] @ "33655000"
// RTL Simulation : 334 / 460 [110.00%] @ "33675000"
// RTL Simulation : 335 / 460 [110.00%] @ "33705000"
// RTL Simulation : 336 / 460 [16.67%] @ "33735000"
// RTL Simulation : 337 / 460 [113.33%] @ "34055000"
// RTL Simulation : 338 / 460 [110.00%] @ "34075000"
// RTL Simulation : 339 / 460 [110.00%] @ "34105000"
// RTL Simulation : 340 / 460 [16.67%] @ "34135000"
// RTL Simulation : 341 / 460 [113.33%] @ "34455000"
// RTL Simulation : 342 / 460 [110.00%] @ "34475000"
// RTL Simulation : 343 / 460 [110.00%] @ "34505000"
// RTL Simulation : 344 / 460 [16.67%] @ "34535000"
// RTL Simulation : 345 / 460 [113.33%] @ "34855000"
// RTL Simulation : 346 / 460 [110.00%] @ "34875000"
// RTL Simulation : 347 / 460 [110.00%] @ "34905000"
// RTL Simulation : 348 / 460 [16.67%] @ "34935000"
// RTL Simulation : 349 / 460 [113.33%] @ "35255000"
// RTL Simulation : 350 / 460 [110.00%] @ "35275000"
// RTL Simulation : 351 / 460 [110.00%] @ "35305000"
// RTL Simulation : 352 / 460 [16.67%] @ "35335000"
// RTL Simulation : 353 / 460 [113.33%] @ "35655000"
// RTL Simulation : 354 / 460 [110.00%] @ "35675000"
// RTL Simulation : 355 / 460 [110.00%] @ "35705000"
// RTL Simulation : 356 / 460 [16.67%] @ "35735000"
// RTL Simulation : 357 / 460 [113.33%] @ "36055000"
// RTL Simulation : 358 / 460 [110.00%] @ "36075000"
// RTL Simulation : 359 / 460 [110.00%] @ "36105000"
// RTL Simulation : 360 / 460 [16.67%] @ "36135000"
// RTL Simulation : 361 / 460 [113.33%] @ "36455000"
// RTL Simulation : 362 / 460 [110.00%] @ "36475000"
// RTL Simulation : 363 / 460 [110.00%] @ "36505000"
// RTL Simulation : 364 / 460 [16.67%] @ "36535000"
// RTL Simulation : 365 / 460 [113.33%] @ "36855000"
// RTL Simulation : 366 / 460 [110.00%] @ "36875000"
// RTL Simulation : 367 / 460 [110.00%] @ "36905000"
// RTL Simulation : 368 / 460 [16.67%] @ "36935000"
// RTL Simulation : 369 / 460 [113.33%] @ "37255000"
// RTL Simulation : 370 / 460 [110.00%] @ "37275000"
// RTL Simulation : 371 / 460 [110.00%] @ "37305000"
// RTL Simulation : 372 / 460 [16.67%] @ "37335000"
// RTL Simulation : 373 / 460 [113.33%] @ "37655000"
// RTL Simulation : 374 / 460 [110.00%] @ "37675000"
// RTL Simulation : 375 / 460 [110.00%] @ "37705000"
// RTL Simulation : 376 / 460 [16.67%] @ "37735000"
// RTL Simulation : 377 / 460 [113.33%] @ "38055000"
// RTL Simulation : 378 / 460 [110.00%] @ "38075000"
// RTL Simulation : 379 / 460 [110.00%] @ "38105000"
// RTL Simulation : 380 / 460 [16.67%] @ "38135000"
// RTL Simulation : 381 / 460 [113.33%] @ "38455000"
// RTL Simulation : 382 / 460 [110.00%] @ "38475000"
// RTL Simulation : 383 / 460 [110.00%] @ "38505000"
// RTL Simulation : 384 / 460 [16.67%] @ "38535000"
// RTL Simulation : 385 / 460 [113.33%] @ "38855000"
// RTL Simulation : 386 / 460 [110.00%] @ "38875000"
// RTL Simulation : 387 / 460 [110.00%] @ "38905000"
// RTL Simulation : 388 / 460 [16.67%] @ "38935000"
// RTL Simulation : 389 / 460 [113.33%] @ "39255000"
// RTL Simulation : 390 / 460 [110.00%] @ "39275000"
// RTL Simulation : 391 / 460 [110.00%] @ "39305000"
// RTL Simulation : 392 / 460 [16.67%] @ "39335000"
// RTL Simulation : 393 / 460 [113.33%] @ "39655000"
// RTL Simulation : 394 / 460 [110.00%] @ "39675000"
// RTL Simulation : 395 / 460 [110.00%] @ "39705000"
// RTL Simulation : 396 / 460 [16.67%] @ "39735000"
// RTL Simulation : 397 / 460 [113.33%] @ "40055000"
// RTL Simulation : 398 / 460 [110.00%] @ "40075000"
// RTL Simulation : 399 / 460 [110.00%] @ "40105000"
// RTL Simulation : 400 / 460 [16.67%] @ "40135000"
// RTL Simulation : 401 / 460 [113.33%] @ "40455000"
// RTL Simulation : 402 / 460 [110.00%] @ "40475000"
// RTL Simulation : 403 / 460 [110.00%] @ "40505000"
// RTL Simulation : 404 / 460 [16.67%] @ "40535000"
// RTL Simulation : 405 / 460 [113.33%] @ "40855000"
// RTL Simulation : 406 / 460 [110.00%] @ "40875000"
// RTL Simulation : 407 / 460 [110.00%] @ "40905000"
// RTL Simulation : 408 / 460 [16.67%] @ "40935000"
// RTL Simulation : 409 / 460 [113.33%] @ "41255000"
// RTL Simulation : 410 / 460 [110.00%] @ "41275000"
// RTL Simulation : 411 / 460 [110.00%] @ "41305000"
// RTL Simulation : 412 / 460 [16.67%] @ "41335000"
// RTL Simulation : 413 / 460 [113.33%] @ "41655000"
// RTL Simulation : 414 / 460 [110.00%] @ "41675000"
// RTL Simulation : 415 / 460 [110.00%] @ "41705000"
// RTL Simulation : 416 / 460 [16.67%] @ "41735000"
// RTL Simulation : 417 / 460 [113.33%] @ "42055000"
// RTL Simulation : 418 / 460 [110.00%] @ "42075000"
// RTL Simulation : 419 / 460 [110.00%] @ "42105000"
// RTL Simulation : 420 / 460 [16.67%] @ "42135000"
// RTL Simulation : 421 / 460 [113.33%] @ "42455000"
// RTL Simulation : 422 / 460 [110.00%] @ "42475000"
// RTL Simulation : 423 / 460 [110.00%] @ "42505000"
// RTL Simulation : 424 / 460 [16.67%] @ "42535000"
// RTL Simulation : 425 / 460 [113.33%] @ "42855000"
// RTL Simulation : 426 / 460 [110.00%] @ "42875000"
// RTL Simulation : 427 / 460 [110.00%] @ "42905000"
// RTL Simulation : 428 / 460 [16.67%] @ "42935000"
// RTL Simulation : 429 / 460 [113.33%] @ "43255000"
// RTL Simulation : 430 / 460 [110.00%] @ "43275000"
// RTL Simulation : 431 / 460 [110.00%] @ "43305000"
// RTL Simulation : 432 / 460 [16.67%] @ "43335000"
// RTL Simulation : 433 / 460 [113.33%] @ "43655000"
// RTL Simulation : 434 / 460 [110.00%] @ "43675000"
// RTL Simulation : 435 / 460 [110.00%] @ "43705000"
// RTL Simulation : 436 / 460 [16.67%] @ "43735000"
// RTL Simulation : 437 / 460 [113.33%] @ "44055000"
// RTL Simulation : 438 / 460 [110.00%] @ "44075000"
// RTL Simulation : 439 / 460 [110.00%] @ "44105000"
// RTL Simulation : 440 / 460 [16.67%] @ "44135000"
// RTL Simulation : 441 / 460 [113.33%] @ "44455000"
// RTL Simulation : 442 / 460 [110.00%] @ "44475000"
// RTL Simulation : 443 / 460 [110.00%] @ "44505000"
// RTL Simulation : 444 / 460 [16.67%] @ "44535000"
// RTL Simulation : 445 / 460 [113.33%] @ "44855000"
// RTL Simulation : 446 / 460 [110.00%] @ "44875000"
// RTL Simulation : 447 / 460 [110.00%] @ "44905000"
// RTL Simulation : 448 / 460 [16.67%] @ "44935000"
// RTL Simulation : 449 / 460 [113.33%] @ "45255000"
// RTL Simulation : 450 / 460 [110.00%] @ "45275000"
// RTL Simulation : 451 / 460 [110.00%] @ "45305000"
// RTL Simulation : 452 / 460 [16.67%] @ "45335000"
// RTL Simulation : 453 / 460 [113.33%] @ "45655000"
// RTL Simulation : 454 / 460 [110.00%] @ "45675000"
// RTL Simulation : 455 / 460 [110.00%] @ "45705000"
// RTL Simulation : 456 / 460 [16.67%] @ "45735000"
// RTL Simulation : 457 / 460 [113.33%] @ "46055000"
// RTL Simulation : 458 / 460 [110.00%] @ "46075000"
// RTL Simulation : 459 / 460 [110.00%] @ "46105000"
// RTL Simulation : 460 / 460 [100.00%] @ "46135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 46195 ns : File "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v3/Multirate_v3/hls/sim/verilog/FIR_HLS.autotb.v" Line 196
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 16 15:04:54 2025...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Input and reference data lengths match.
Mismatch at sample  280: ref=-0.358093, dut=-0.304932
Mismatch at sample  281: ref=-0.481445, dut=-0.420898
Mismatch at sample  282: ref=-0.582062, dut=-0.569702
Mismatch at sample  283: ref=-0.672455, dut=-0.785156
Mismatch at sample  284: ref=-0.771301, dut=0.978027
Mismatch at sample  285: ref=-0.851379, dut=0.883667
Mismatch at sample  286: ref=-0.910278, dut=-0.931274
Mismatch at sample  287: ref=-0.951416, dut=-0.438354
Mismatch at sample  288: ref=-0.987885, dut=0.21582
Mismatch at sample  289: ref=0.999847, dut=0.791748
Mismatch at sample  290: ref=-0.999756, dut=-0.976807
Mismatch at sample  291: ref=-0.980927, dut=0.810913
Mismatch at sample  292: ref=-0.947968, dut=0.255737
Mismatch at sample  293: ref=-0.892883, dut=-0.379883
Mismatch at sample  294: ref=-0.838196, dut=-0.859253
Mismatch at sample  295: ref=-0.769135, dut=0.96582
Mismatch at sample  296: ref=-0.679352, dut=-0.930054
Mismatch at sample  297: ref=-0.573975, dut=-0.686768
Mismatch at sample  298: ref=-0.480408, dut=-0.46814
Mismatch at sample  299: ref=-0.378174, dut=-0.317749
Mismatch at sample  300: ref=-0.251801, dut=-0.19873
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 21
Status: FAIL [!!] (21 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.841 seconds; peak allocated memory: 344.152 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 49s
