"""HLK-LD2415H radar module — envelope model for the case interference checks.

Local frame: origin at the PCB's bottom-left corner ON THE ANTENNA FACE,
+X across the 53 mm width, +Y along the 69 mm length, +Z pointing OUT of the
antenna face (toward the road). Everything solid is therefore at Z <= 0:
the PCB, then the back-side parts, then the J4 connector.

Sources (hardware/radar/README.md): datasheet v2.0 §2/§4 (69 x 53 x 5 mm),
§8.1 (4 x Ø2.75 on 48.5 x 64.5, i.e. 2.25 in from every edge), §5 photo
(J4 on the back, centred on one short edge, cable leaving over the edge
notch). Modelled, not measured:
  * PCB 1.6 thick; back-side parts as one 3.4 mm slab inset 3.0 from the
    edges with the 4 corners cleared (5 mm total = the datasheet thickness);
  * J4 measured 2026-09-02 (calipers, viewed from the BACK with the connector
    edge down): 14.8 wide, its near side 7.3 in from that edge, one end 8.2
    from the back-view left edge -- which is the front-view RIGHT edge in
    this frame, so x0 = 53 - 8.2 - 14.8 = 30.0. Depth (6.0) and height (6.0)
    are still assumed; so is which way the cable leaves (side-entry toward
    the edge is modelled as nothing -- the plug stays inside the footprint).
"""
from build123d import *

W, L = 53.0, 69.0
PCB_T = 1.6
PART_H = 3.4                      # back-side component slab
PART_INSET = 3.0
HOLE_D = 2.75
HOLE_IN = 2.25
HOLES = [(HOLE_IN, HOLE_IN), (W - HOLE_IN, HOLE_IN),
         (HOLE_IN, L - HOLE_IN), (W - HOLE_IN, L - HOLE_IN)]
CORNER_CLEAR = 7.0                # parts keep clear of the screw heads
J4 = dict(x0=W - 8.2 - 14.8, y0=7.3, dx=14.8, dy=6.0, dz=6.0)   # measured x/y, assumed dy/dz
THICK = PCB_T + PART_H            # 5.0 -> datasheet "sensor size 69*53*5"
BACK = PCB_T + PART_H + J4["dz"]  # 11.0: deepest point behind the antenna face

MIN3 = (Align.MIN, Align.MIN, Align.MIN)
CCMIN = (Align.CENTER, Align.CENTER, Align.MIN)


def _box(x0, y0, z0, dx, dy, dz):
    return Pos(x0, y0, z0) * Box(dx, dy, dz, align=MIN3)


def gen_step():
    pcb = _box(0, 0, -PCB_T, W, L, PCB_T)
    pcb = fillet(pcb.edges().filter_by(Axis.Z), 2.0)
    for cx, cy in HOLES:
        pcb -= Pos(cx, cy, -PCB_T - 1) * Cylinder(HOLE_D / 2, PCB_T + 2, align=CCMIN)
    pcb.label = "ld2415h_pcb"

    parts = _box(PART_INSET, PART_INSET, -PCB_T - PART_H,
                 W - 2 * PART_INSET, L - 2 * PART_INSET, PART_H)
    for cx, cy in HOLES:
        parts -= Pos(cx, cy, -PCB_T - PART_H - 1) * Cylinder(CORNER_CLEAR / 2, PART_H + 2, align=CCMIN)
    parts.label = "ld2415h_backside_parts"

    j4 = _box(J4["x0"], J4["y0"], -PCB_T - PART_H - J4["dz"], J4["dx"], J4["dy"], J4["dz"])
    j4.label = "ld2415h_j4_connector"

    asm = Compound(children=[pcb, parts, j4])
    asm.label = "hlk_ld2415h"
    return asm


if __name__ == "__main__":
    print(gen_step().bounding_box())
