// Seed: 3821890701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd13,
    parameter id_5 = 32'd33
) (
    input uwire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri _id_3,
    output tri id_4,
    input supply0 _id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output supply1 id_9,
    output wor id_10,
    output tri0 id_11
);
  logic [id_3 : id_5] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
