// Seed: 3728079502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  xor primCall (id_1, id_5, id_6, id_7);
  module_2 modCall_1 ();
endmodule
module module_1;
  tri0 id_1 = id_1++;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9 = 1;
  tri0 id_10;
  module_2 modCall_1 ();
  uwire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  uwire id_19;
  assign id_7 = ((id_13)) ? id_17 : 1 + id_5 ? (id_7) : id_7 / (id_19) == id_7 & 1;
  id_20(
      .id_0(id_12), .id_1(id_7), .id_2(), .id_3((1))
  );
endmodule
