//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Dir[1];
.global .align 8 .b8 texCoords[8];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 1 .b8 rnd_seeds[1];
.global .align 1 .b8 lightmapDirect[1];
.global .align 1 .b8 lightmapDirectDir[1];
.global .texref albedoTex;
.global .align 4 .u32 samples;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo9texCoordsE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename9texCoordsE[7] = {102, 108, 111, 97, 116, 50, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum9texCoordsE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 16 .b8 _ZN21rti_internal_semantic9texCoordsE[20] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 116, 101, 120, 67, 111, 111, 114, 100, 115, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation9texCoordsE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<101>;
	.reg .b16 	%rs<44>;
	.reg .f32 	%f<735>;
	.reg .b32 	%r<341>;
	.reg .b64 	%rd<147>;


	mov.u64 	%rd146, __local_depot0;
	cvta.local.u64 	%SP, %rd146;
	ld.global.v2.u32 	{%r105, %r106}, [pixelID];
	cvt.u64.u32	%rd20, %r105;
	cvt.u64.u32	%rd21, %r106;
	mov.u64 	%rd24, uvnormal;
	cvta.global.u64 	%rd19, %rd24;
	mov.u32 	%r103, 2;
	mov.u32 	%r104, 4;
	mov.u64 	%rd23, 0;
	// inline asm
	call (%rd18), _rt_buffer_get_64, (%rd19, %r103, %r104, %rd20, %rd21, %rd23, %rd23);
	// inline asm
	ld.u32 	%r1, [%rd18];
	shr.u32 	%r109, %r1, 16;
	cvt.u16.u32	%rs1, %r109;
	and.b16  	%rs2, %rs1, 255;
	cvt.u16.u32	%rs3, %r1;
	or.b16  	%rs4, %rs3, %rs2;
	setp.eq.s16	%p4, %rs4, 0;
	mov.f32 	%f684, 0f00000000;
	mov.f32 	%f685, %f684;
	mov.f32 	%f686, %f684;
	@%p4 bra 	BB0_2;

	ld.u8 	%rs5, [%rd18+1];
	and.b16  	%rs7, %rs3, 255;
	cvt.rn.f32.u16	%f151, %rs7;
	div.rn.f32 	%f152, %f151, 0f437F0000;
	fma.rn.f32 	%f153, %f152, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f154, %rs5;
	div.rn.f32 	%f155, %f154, 0f437F0000;
	fma.rn.f32 	%f156, %f155, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f157, %rs2;
	div.rn.f32 	%f158, %f157, 0f437F0000;
	fma.rn.f32 	%f159, %f158, 0f40000000, 0fBF800000;
	mul.f32 	%f160, %f156, %f156;
	fma.rn.f32 	%f161, %f153, %f153, %f160;
	fma.rn.f32 	%f162, %f159, %f159, %f161;
	sqrt.rn.f32 	%f163, %f162;
	rcp.rn.f32 	%f164, %f163;
	mul.f32 	%f684, %f153, %f164;
	mul.f32 	%f685, %f156, %f164;
	mul.f32 	%f686, %f159, %f164;

BB0_2:
	ld.global.v2.u32 	{%r110, %r111}, [pixelID];
	ld.global.v2.u32 	{%r113, %r114}, [tileInfo];
	add.s32 	%r2, %r110, %r113;
	add.s32 	%r3, %r111, %r114;
	setp.eq.f32	%p5, %f685, 0f00000000;
	setp.eq.f32	%p6, %f684, 0f00000000;
	and.pred  	%p7, %p6, %p5;
	setp.eq.f32	%p8, %f686, 0f00000000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_103;
	bra.uni 	BB0_3;

BB0_103:
	ld.global.u32 	%r339, [imageEnabled];
	and.b32  	%r285, %r339, 1;
	setp.eq.b32	%p97, %r285, 1;
	@!%p97 bra 	BB0_105;
	bra.uni 	BB0_104;

BB0_104:
	cvt.u64.u32	%rd106, %r2;
	cvt.u64.u32	%rd107, %r3;
	mov.u64 	%rd110, image;
	cvta.global.u64 	%rd105, %rd110;
	mov.u64 	%rd109, 0;
	// inline asm
	call (%rd104), _rt_buffer_get_64, (%rd105, %r103, %r104, %rd106, %rd107, %rd109, %rd109);
	// inline asm
	mov.u16 	%rs38, 0;
	st.v4.u8 	[%rd104], {%rs38, %rs38, %rs38, %rs38};
	ld.global.u32 	%r339, [imageEnabled];

BB0_105:
	and.b32  	%r288, %r339, 4;
	setp.eq.s32	%p98, %r288, 0;
	@%p98 bra 	BB0_107;

	cvt.u64.u32	%rd113, %r2;
	cvt.u64.u32	%rd114, %r3;
	mov.u64 	%rd117, image_HDR;
	cvta.global.u64 	%rd112, %rd117;
	mov.u32 	%r290, 8;
	mov.u64 	%rd116, 0;
	// inline asm
	call (%rd111), _rt_buffer_get_64, (%rd112, %r103, %r290, %rd113, %rd114, %rd116, %rd116);
	// inline asm
	mov.f32 	%f625, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f625;}

	// inline asm
	mov.u16 	%rs40, 0;
	st.v4.u16 	[%rd111], {%rs39, %rs39, %rs39, %rs40};
	ld.global.u32 	%r339, [imageEnabled];

BB0_107:
	and.b32  	%r291, %r339, 16;
	setp.eq.s32	%p99, %r291, 0;
	@%p99 bra 	BB0_109;

	cvt.u64.u32	%rd120, %r2;
	cvt.u64.u32	%rd121, %r3;
	mov.u64 	%rd124, image_HDR2;
	cvta.global.u64 	%rd119, %rd124;
	mov.u32 	%r293, 8;
	mov.u64 	%rd123, 0;
	// inline asm
	call (%rd118), _rt_buffer_get_64, (%rd119, %r103, %r293, %rd120, %rd121, %rd123, %rd123);
	// inline asm
	mov.f32 	%f626, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f626;}

	// inline asm
	mov.u16 	%rs42, 0;
	st.v4.u16 	[%rd118], {%rs41, %rs41, %rs41, %rs42};
	ld.global.u32 	%r339, [imageEnabled];

BB0_109:
	and.b32  	%r294, %r339, 64;
	setp.eq.s32	%p100, %r294, 0;
	@%p100 bra 	BB0_111;

	cvt.u64.u32	%rd127, %r2;
	cvt.u64.u32	%rd128, %r3;
	mov.u64 	%rd131, image_Dir;
	cvta.global.u64 	%rd126, %rd131;
	mov.u64 	%rd130, 0;
	// inline asm
	call (%rd125), _rt_buffer_get_64, (%rd126, %r103, %r104, %rd127, %rd128, %rd130, %rd130);
	// inline asm
	mov.u16 	%rs43, 0;
	st.v4.u8 	[%rd125], {%rs43, %rs43, %rs43, %rs43};
	bra.uni 	BB0_111;

BB0_3:
	ld.global.v2.u32 	{%r124, %r125}, [pixelID];
	cvt.u64.u32	%rd27, %r124;
	cvt.u64.u32	%rd28, %r125;
	mov.u64 	%rd43, lightmapDirect;
	cvta.global.u64 	%rd26, %rd43;
	mov.u32 	%r119, 8;
	// inline asm
	call (%rd25), _rt_buffer_get_64, (%rd26, %r103, %r119, %rd27, %rd28, %rd23, %rd23);
	// inline asm
	ld.v4.u16 	{%rs12, %rs13, %rs14, %rs15}, [%rd25];
	// inline asm
	{  cvt.f32.f16 %f165, %rs12;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f166, %rs13;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f167, %rs14;}

	// inline asm
	ld.global.v2.u32 	{%r128, %r129}, [pixelID];
	cvt.u64.u32	%rd33, %r128;
	cvt.u64.u32	%rd34, %r129;
	mov.u64 	%rd44, uvpos;
	cvta.global.u64 	%rd32, %rd44;
	mov.u32 	%r121, 12;
	// inline asm
	call (%rd31), _rt_buffer_get_64, (%rd32, %r103, %r121, %rd33, %rd34, %rd23, %rd23);
	// inline asm
	ld.f32 	%f174, [%rd31+8];
	ld.f32 	%f175, [%rd31+4];
	ld.f32 	%f176, [%rd31];
	mul.f32 	%f177, %f176, 0f3456BF95;
	mul.f32 	%f178, %f175, 0f3456BF95;
	mul.f32 	%f179, %f174, 0f3456BF95;
	abs.f32 	%f180, %f684;
	div.rn.f32 	%f181, %f177, %f180;
	abs.f32 	%f182, %f685;
	div.rn.f32 	%f183, %f178, %f182;
	abs.f32 	%f184, %f686;
	div.rn.f32 	%f185, %f179, %f184;
	abs.f32 	%f186, %f181;
	abs.f32 	%f187, %f183;
	abs.f32 	%f188, %f185;
	mov.f32 	%f189, 0f38D1B717;
	max.f32 	%f190, %f186, %f189;
	max.f32 	%f191, %f187, %f189;
	max.f32 	%f192, %f188, %f189;
	fma.rn.f32 	%f10, %f684, %f190, %f176;
	fma.rn.f32 	%f11, %f685, %f191, %f175;
	fma.rn.f32 	%f12, %f686, %f192, %f174;
	setp.gt.f32	%p10, %f180, %f184;
	neg.f32 	%f193, %f685;
	selp.f32	%f194, %f193, 0f00000000, %p10;
	neg.f32 	%f195, %f686;
	selp.f32	%f196, %f684, %f195, %p10;
	selp.f32	%f197, 0f00000000, %f685, %p10;
	mul.f32 	%f198, %f196, %f196;
	fma.rn.f32 	%f199, %f194, %f194, %f198;
	fma.rn.f32 	%f200, %f197, %f197, %f199;
	sqrt.rn.f32 	%f201, %f200;
	rcp.rn.f32 	%f202, %f201;
	mul.f32 	%f13, %f194, %f202;
	mul.f32 	%f14, %f196, %f202;
	mul.f32 	%f15, %f197, %f202;
	ld.global.v2.u32 	{%r132, %r133}, [pixelID];
	cvt.u64.u32	%rd39, %r132;
	cvt.u64.u32	%rd40, %r133;
	mov.u64 	%rd45, rnd_seeds;
	cvta.global.u64 	%rd38, %rd45;
	// inline asm
	call (%rd37), _rt_buffer_get_64, (%rd38, %r103, %r104, %rd39, %rd40, %rd23, %rd23);
	// inline asm
	ld.global.u32 	%r307, [samples];
	mov.f32 	%f711, 0f00000000;
	setp.lt.s32	%p11, %r307, 1;
	@%p11 bra 	BB0_4;

	cvt.rn.f32.s32	%f209, %r307;
	rcp.rn.f32 	%f16, %f209;
	ld.u32 	%r333, [%rd37];
	mul.f32 	%f17, %f10, 0f3456BF95;
	mul.f32 	%f18, %f11, 0f3456BF95;
	mul.f32 	%f19, %f12, 0f3456BF95;
	mul.f32 	%f210, %f684, %f14;
	mul.f32 	%f211, %f685, %f13;
	sub.f32 	%f20, %f211, %f210;
	mul.f32 	%f212, %f686, %f13;
	mul.f32 	%f213, %f684, %f15;
	sub.f32 	%f21, %f213, %f212;
	mul.f32 	%f214, %f685, %f15;
	mul.f32 	%f215, %f686, %f14;
	sub.f32 	%f22, %f215, %f214;
	mov.f32 	%f711, 0f00000000;
	mov.u32 	%r308, 0;
	abs.f32 	%f216, %f18;
	abs.f32 	%f217, %f17;
	max.f32 	%f218, %f217, %f216;
	abs.f32 	%f219, %f19;
	max.f32 	%f220, %f218, %f219;
	mov.f32 	%f712, %f711;
	mov.f32 	%f713, %f711;
	mov.f32 	%f714, %f711;
	mov.f32 	%f715, %f711;
	mov.f32 	%f716, %f711;

BB0_6:
	setp.lt.s32	%p12, %r307, 1;
	@%p12 bra 	BB0_55;

	mov.u32 	%r310, 0;

BB0_8:
	cvt.rn.f32.s32	%f678, %r308;
	mad.lo.s32 	%r138, %r333, 1664525, 1013904223;
	and.b32  	%r139, %r138, 16777215;
	cvt.rn.f32.u32	%f222, %r139;
	fma.rn.f32 	%f223, %f222, 0f33800000, %f678;
	mul.f32 	%f37, %f16, %f223;
	mad.lo.s32 	%r333, %r138, 1664525, 1013904223;
	and.b32  	%r140, %r333, 16777215;
	cvt.rn.f32.u32	%f224, %r140;
	cvt.rn.f32.s32	%f225, %r310;
	fma.rn.f32 	%f226, %f224, 0f33800000, %f225;
	mul.f32 	%f227, %f16, %f226;
	mul.f32 	%f228, %f37, %f37;
	mov.f32 	%f229, 0f3F800000;
	sub.f32 	%f230, %f229, %f228;
	mov.f32 	%f231, 0f00000000;
	max.f32 	%f232, %f231, %f230;
	sqrt.rn.f32 	%f38, %f232;
	mul.f32 	%f705, %f227, 0f40C90FDB;
	abs.f32 	%f40, %f705;
	setp.neu.f32	%p13, %f40, 0f7F800000;
	mov.f32 	%f699, %f705;
	@%p13 bra 	BB0_10;

	mul.rn.f32 	%f699, %f705, %f231;

BB0_10:
	mul.f32 	%f234, %f699, 0f3F22F983;
	cvt.rni.s32.f32	%r321, %f234;
	cvt.rn.f32.s32	%f235, %r321;
	neg.f32 	%f236, %f235;
	mov.f32 	%f237, 0f3FC90FDA;
	fma.rn.f32 	%f238, %f236, %f237, %f699;
	mov.f32 	%f239, 0f33A22168;
	fma.rn.f32 	%f240, %f236, %f239, %f238;
	mov.f32 	%f241, 0f27C234C5;
	fma.rn.f32 	%f700, %f236, %f241, %f240;
	abs.f32 	%f242, %f699;
	setp.leu.f32	%p14, %f242, 0f47CE4780;
	@%p14 bra 	BB0_21;

	add.u64 	%rd47, %SP, 12;
	cvta.to.local.u64 	%rd142, %rd47;
	mov.b32 	 %r13, %f699;
	shr.u32 	%r14, %r13, 23;
	shl.b32 	%r143, %r13, 8;
	or.b32  	%r15, %r143, -2147483648;
	mov.u32 	%r312, 0;
	mov.u64 	%rd143, 0;
	mov.u32 	%r313, %r312;

BB0_12:
	.pragma "nounroll";
	add.u64 	%rd138, %SP, 12;
	cvta.to.local.u64 	%rd137, %rd138;
	shl.b64 	%rd48, %rd143, 2;
	mov.u64 	%rd49, __cudart_i2opi_f;
	add.s64 	%rd50, %rd49, %rd48;
	ld.const.u32 	%r146, [%rd50];
	// inline asm
	{
	mad.lo.cc.u32   %r144, %r146, %r15, %r313;
	madc.hi.u32     %r313, %r146, %r15,  0;
	}
	// inline asm
	st.local.u32 	[%rd142], %r144;
	add.s32 	%r312, %r312, 1;
	cvt.s64.s32	%rd143, %r312;
	mul.wide.s32 	%rd53, %r312, 4;
	add.s64 	%rd142, %rd137, %rd53;
	setp.ne.s32	%p15, %r312, 6;
	@%p15 bra 	BB0_12;

	add.u64 	%rd139, %SP, 12;
	and.b32  	%r149, %r14, 255;
	add.s32 	%r150, %r149, -128;
	shr.u32 	%r151, %r150, 5;
	and.b32  	%r20, %r13, -2147483648;
	cvta.to.local.u64 	%rd55, %rd139;
	st.local.u32 	[%rd55+24], %r313;
	mov.u32 	%r152, 6;
	sub.s32 	%r153, %r152, %r151;
	mul.wide.s32 	%rd56, %r153, 4;
	add.s64 	%rd8, %rd55, %rd56;
	ld.local.u32 	%r314, [%rd8];
	ld.local.u32 	%r315, [%rd8+-4];
	and.b32  	%r23, %r14, 31;
	setp.eq.s32	%p16, %r23, 0;
	@%p16 bra 	BB0_15;

	mov.u32 	%r154, 32;
	sub.s32 	%r155, %r154, %r23;
	shr.u32 	%r156, %r315, %r155;
	shl.b32 	%r157, %r314, %r23;
	add.s32 	%r314, %r156, %r157;
	ld.local.u32 	%r158, [%rd8+-8];
	shr.u32 	%r159, %r158, %r155;
	shl.b32 	%r160, %r315, %r23;
	add.s32 	%r315, %r159, %r160;

BB0_15:
	shr.u32 	%r161, %r315, 30;
	shl.b32 	%r162, %r314, 2;
	add.s32 	%r316, %r161, %r162;
	shl.b32 	%r29, %r315, 2;
	shr.u32 	%r163, %r316, 31;
	shr.u32 	%r164, %r314, 30;
	add.s32 	%r30, %r163, %r164;
	setp.eq.s32	%p17, %r163, 0;
	@%p17 bra 	BB0_16;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r317, %r20;
	mov.u32 	%r318, %r29;
	bra.uni 	BB0_18;

BB0_17:
	not.b32 	%r165, %r316;
	neg.s32 	%r318, %r29;
	setp.eq.s32	%p18, %r29, 0;
	selp.u32	%r166, 1, 0, %p18;
	add.s32 	%r316, %r166, %r165;
	xor.b32  	%r317, %r20, -2147483648;

BB0_18:
	clz.b32 	%r320, %r316;
	setp.eq.s32	%p19, %r320, 0;
	shl.b32 	%r167, %r316, %r320;
	mov.u32 	%r168, 32;
	sub.s32 	%r169, %r168, %r320;
	shr.u32 	%r170, %r318, %r169;
	add.s32 	%r171, %r170, %r167;
	selp.b32	%r38, %r316, %r171, %p19;
	mov.u32 	%r172, -921707870;
	mul.hi.u32 	%r319, %r38, %r172;
	setp.eq.s32	%p20, %r20, 0;
	neg.s32 	%r173, %r30;
	selp.b32	%r321, %r30, %r173, %p20;
	setp.lt.s32	%p21, %r319, 1;
	@%p21 bra 	BB0_20;

	mul.lo.s32 	%r174, %r38, -921707870;
	shr.u32 	%r175, %r174, 31;
	shl.b32 	%r176, %r319, 1;
	add.s32 	%r319, %r175, %r176;
	add.s32 	%r320, %r320, 1;

BB0_20:
	mov.u32 	%r177, 126;
	sub.s32 	%r178, %r177, %r320;
	shl.b32 	%r179, %r178, 23;
	add.s32 	%r180, %r319, 1;
	shr.u32 	%r181, %r180, 7;
	add.s32 	%r182, %r181, 1;
	shr.u32 	%r183, %r182, 1;
	add.s32 	%r184, %r183, %r179;
	or.b32  	%r185, %r184, %r317;
	mov.b32 	 %f700, %r185;

BB0_21:
	mul.rn.f32 	%f46, %f700, %f700;
	add.s32 	%r46, %r321, 1;
	and.b32  	%r47, %r46, 1;
	setp.eq.s32	%p22, %r47, 0;
	@%p22 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	mov.f32 	%f245, 0f3C08839E;
	mov.f32 	%f246, 0fB94CA1F9;
	fma.rn.f32 	%f701, %f246, %f46, %f245;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f243, 0fBAB6061A;
	mov.f32 	%f244, 0f37CCF5CE;
	fma.rn.f32 	%f701, %f244, %f46, %f243;

BB0_24:
	@%p22 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mov.f32 	%f683, 0f00000000;
	mov.f32 	%f250, 0fBE2AAAA3;
	fma.rn.f32 	%f251, %f701, %f46, %f250;
	fma.rn.f32 	%f702, %f251, %f46, %f683;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f247, 0f3D2AAAA5;
	fma.rn.f32 	%f248, %f701, %f46, %f247;
	mov.f32 	%f249, 0fBF000000;
	fma.rn.f32 	%f702, %f248, %f46, %f249;

BB0_27:
	fma.rn.f32 	%f703, %f702, %f700, %f700;
	@%p22 bra 	BB0_29;

	mov.f32 	%f672, 0f3F800000;
	fma.rn.f32 	%f703, %f702, %f46, %f672;

BB0_29:
	and.b32  	%r186, %r46, 2;
	setp.eq.s32	%p25, %r186, 0;
	@%p25 bra 	BB0_31;

	mov.f32 	%f679, 0f00000000;
	mov.f32 	%f255, 0fBF800000;
	fma.rn.f32 	%f703, %f703, %f255, %f679;

BB0_31:
	@%p13 bra 	BB0_33;

	mov.f32 	%f682, 0f00000000;
	mul.rn.f32 	%f705, %f705, %f682;

BB0_33:
	mov.f32 	%f675, 0f27C234C5;
	mov.f32 	%f674, 0f33A22168;
	mov.f32 	%f673, 0f3FC90FDA;
	mul.f32 	%f257, %f705, 0f3F22F983;
	cvt.rni.s32.f32	%r331, %f257;
	cvt.rn.f32.s32	%f258, %r331;
	neg.f32 	%f259, %f258;
	fma.rn.f32 	%f261, %f259, %f673, %f705;
	fma.rn.f32 	%f263, %f259, %f674, %f261;
	fma.rn.f32 	%f706, %f259, %f675, %f263;
	abs.f32 	%f265, %f705;
	setp.leu.f32	%p27, %f265, 0f47CE4780;
	@%p27 bra 	BB0_44;

	mov.u64 	%rd145, 0;
	add.u64 	%rd58, %SP, 12;
	cvta.to.local.u64 	%rd9, %rd58;
	mov.b32 	 %r49, %f705;
	shr.u32 	%r50, %r49, 23;
	shl.b32 	%r189, %r49, 8;
	or.b32  	%r51, %r189, -2147483648;
	mov.u32 	%r322, 0;
	mov.u64 	%rd144, %rd9;
	mov.u32 	%r323, %r322;

BB0_35:
	.pragma "nounroll";
	shl.b64 	%rd59, %rd145, 2;
	mov.u64 	%rd60, __cudart_i2opi_f;
	add.s64 	%rd61, %rd60, %rd59;
	ld.const.u32 	%r192, [%rd61];
	// inline asm
	{
	mad.lo.cc.u32   %r190, %r192, %r51, %r323;
	madc.hi.u32     %r323, %r192, %r51,  0;
	}
	// inline asm
	st.local.u32 	[%rd144], %r190;
	add.s32 	%r322, %r322, 1;
	cvt.s64.s32	%rd145, %r322;
	mul.wide.s32 	%rd62, %r322, 4;
	add.s64 	%rd144, %rd9, %rd62;
	setp.ne.s32	%p28, %r322, 6;
	@%p28 bra 	BB0_35;

	add.u64 	%rd141, %SP, 12;
	and.b32  	%r195, %r50, 255;
	add.s32 	%r196, %r195, -128;
	shr.u32 	%r197, %r196, 5;
	and.b32  	%r56, %r49, -2147483648;
	cvta.to.local.u64 	%rd64, %rd141;
	st.local.u32 	[%rd64+24], %r323;
	mov.u32 	%r198, 6;
	sub.s32 	%r199, %r198, %r197;
	mul.wide.s32 	%rd65, %r199, 4;
	add.s64 	%rd15, %rd64, %rd65;
	ld.local.u32 	%r324, [%rd15];
	ld.local.u32 	%r325, [%rd15+-4];
	and.b32  	%r59, %r50, 31;
	setp.eq.s32	%p29, %r59, 0;
	@%p29 bra 	BB0_38;

	mov.u32 	%r200, 32;
	sub.s32 	%r201, %r200, %r59;
	shr.u32 	%r202, %r325, %r201;
	shl.b32 	%r203, %r324, %r59;
	add.s32 	%r324, %r202, %r203;
	ld.local.u32 	%r204, [%rd15+-8];
	shr.u32 	%r205, %r204, %r201;
	shl.b32 	%r206, %r325, %r59;
	add.s32 	%r325, %r205, %r206;

BB0_38:
	shr.u32 	%r207, %r325, 30;
	shl.b32 	%r208, %r324, 2;
	add.s32 	%r326, %r207, %r208;
	shl.b32 	%r65, %r325, 2;
	shr.u32 	%r209, %r326, 31;
	shr.u32 	%r210, %r324, 30;
	add.s32 	%r66, %r209, %r210;
	setp.eq.s32	%p30, %r209, 0;
	@%p30 bra 	BB0_39;
	bra.uni 	BB0_40;

BB0_39:
	mov.u32 	%r327, %r56;
	mov.u32 	%r328, %r65;
	bra.uni 	BB0_41;

BB0_40:
	not.b32 	%r211, %r326;
	neg.s32 	%r328, %r65;
	setp.eq.s32	%p31, %r65, 0;
	selp.u32	%r212, 1, 0, %p31;
	add.s32 	%r326, %r212, %r211;
	xor.b32  	%r327, %r56, -2147483648;

BB0_41:
	clz.b32 	%r330, %r326;
	setp.eq.s32	%p32, %r330, 0;
	shl.b32 	%r213, %r326, %r330;
	mov.u32 	%r214, 32;
	sub.s32 	%r215, %r214, %r330;
	shr.u32 	%r216, %r328, %r215;
	add.s32 	%r217, %r216, %r213;
	selp.b32	%r74, %r326, %r217, %p32;
	mov.u32 	%r218, -921707870;
	mul.hi.u32 	%r329, %r74, %r218;
	setp.eq.s32	%p33, %r56, 0;
	neg.s32 	%r219, %r66;
	selp.b32	%r331, %r66, %r219, %p33;
	setp.lt.s32	%p34, %r329, 1;
	@%p34 bra 	BB0_43;

	mul.lo.s32 	%r220, %r74, -921707870;
	shr.u32 	%r221, %r220, 31;
	shl.b32 	%r222, %r329, 1;
	add.s32 	%r329, %r221, %r222;
	add.s32 	%r330, %r330, 1;

BB0_43:
	mov.u32 	%r223, 126;
	sub.s32 	%r224, %r223, %r330;
	shl.b32 	%r225, %r224, 23;
	add.s32 	%r226, %r329, 1;
	shr.u32 	%r227, %r226, 7;
	add.s32 	%r228, %r227, 1;
	shr.u32 	%r229, %r228, 1;
	add.s32 	%r230, %r229, %r225;
	or.b32  	%r231, %r230, %r327;
	mov.b32 	 %f706, %r231;

BB0_44:
	mul.rn.f32 	%f63, %f706, %f706;
	and.b32  	%r82, %r331, 1;
	setp.eq.s32	%p35, %r82, 0;
	@%p35 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_46:
	mov.f32 	%f268, 0f3C08839E;
	mov.f32 	%f269, 0fB94CA1F9;
	fma.rn.f32 	%f707, %f269, %f63, %f268;
	bra.uni 	BB0_47;

BB0_45:
	mov.f32 	%f266, 0fBAB6061A;
	mov.f32 	%f267, 0f37CCF5CE;
	fma.rn.f32 	%f707, %f267, %f63, %f266;

BB0_47:
	@%p35 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	mov.f32 	%f681, 0f00000000;
	mov.f32 	%f273, 0fBE2AAAA3;
	fma.rn.f32 	%f274, %f707, %f63, %f273;
	fma.rn.f32 	%f708, %f274, %f63, %f681;
	bra.uni 	BB0_50;

BB0_48:
	mov.f32 	%f270, 0f3D2AAAA5;
	fma.rn.f32 	%f271, %f707, %f63, %f270;
	mov.f32 	%f272, 0fBF000000;
	fma.rn.f32 	%f708, %f271, %f63, %f272;

BB0_50:
	fma.rn.f32 	%f709, %f708, %f706, %f706;
	@%p35 bra 	BB0_52;

	mov.f32 	%f676, 0f3F800000;
	fma.rn.f32 	%f709, %f708, %f63, %f676;

BB0_52:
	and.b32  	%r232, %r331, 2;
	setp.eq.s32	%p38, %r232, 0;
	@%p38 bra 	BB0_54;

	mov.f32 	%f680, 0f00000000;
	mov.f32 	%f278, 0fBF800000;
	fma.rn.f32 	%f709, %f709, %f278, %f680;

BB0_54:
	max.f32 	%f677, %f220, %f189;
	mul.f32 	%f287, %f38, %f703;
	add.u64 	%rd66, %SP, 0;
	cvta.to.local.u64 	%rd67, %rd66;
	mul.f32 	%f288, %f38, %f709;
	mul.f32 	%f289, %f13, %f288;
	mul.f32 	%f290, %f14, %f288;
	mul.f32 	%f291, %f15, %f288;
	fma.rn.f32 	%f292, %f22, %f287, %f289;
	fma.rn.f32 	%f293, %f21, %f287, %f290;
	fma.rn.f32 	%f294, %f20, %f287, %f291;
	fma.rn.f32 	%f282, %f684, %f37, %f292;
	fma.rn.f32 	%f283, %f685, %f37, %f293;
	fma.rn.f32 	%f284, %f686, %f37, %f294;
	mov.u32 	%r234, 0;
	st.local.u32 	[%rd67+8], %r234;
	st.local.u32 	[%rd67+4], %r234;
	st.local.u32 	[%rd67], %r234;
	ld.global.u32 	%r233, [root];
	mov.f32 	%f286, 0f6C4ECB8F;
	// inline asm
	call _rt_trace_64, (%r233, %f10, %f11, %f12, %f282, %f283, %f284, %r234, %f677, %f286, %rd66, %r121);
	// inline asm
	ld.local.f32 	%f295, [%rd67];
	ld.local.f32 	%f296, [%rd67+4];
	mul.f32 	%f297, %f296, 0f3F372474;
	fma.rn.f32 	%f298, %f295, 0f3E59999A, %f297;
	ld.local.f32 	%f299, [%rd67+8];
	fma.rn.f32 	%f300, %f299, 0f3D93A92A, %f298;
	fma.rn.f32 	%f716, %f282, %f300, %f716;
	fma.rn.f32 	%f715, %f283, %f300, %f715;
	fma.rn.f32 	%f714, %f284, %f300, %f714;
	mul.f32 	%f301, %f685, %f283;
	fma.rn.f32 	%f302, %f684, %f282, %f301;
	fma.rn.f32 	%f303, %f686, %f284, %f302;
	cvt.sat.f32.f32	%f304, %f303;
	fma.rn.f32 	%f713, %f304, %f295, %f713;
	fma.rn.f32 	%f712, %f304, %f296, %f712;
	fma.rn.f32 	%f711, %f304, %f299, %f711;
	ld.global.u32 	%r307, [samples];
	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p39, %r310, %r307;
	@%p39 bra 	BB0_8;

BB0_55:
	add.s32 	%r308, %r308, 1;
	setp.lt.s32	%p40, %r308, %r307;
	@%p40 bra 	BB0_6;
	bra.uni 	BB0_56;

BB0_4:
	mov.f32 	%f712, %f711;
	mov.f32 	%f713, %f711;
	mov.f32 	%f714, %f711;
	mov.f32 	%f715, %f711;
	mov.f32 	%f716, %f711;

BB0_56:
	cvt.rn.f32.u32	%f305, %r3;
	cvt.rn.f32.u32	%f306, %r2;
	tex.2d.v4.f32.f32	{%f307, %f308, %f309, %f310}, [albedoTex, {%f306, %f305}];
	mul.lo.s32 	%r236, %r307, %r307;
	cvt.rn.f32.s32	%f311, %r236;
	rcp.rn.f32 	%f312, %f311;
	mul.f32 	%f313, %f713, %f312;
	mul.f32 	%f314, %f712, %f312;
	mul.f32 	%f315, %f711, %f312;
	fma.rn.f32 	%f316, %f713, %f312, %f313;
	fma.rn.f32 	%f317, %f712, %f312, %f314;
	fma.rn.f32 	%f318, %f711, %f312, %f315;
	mul.f32 	%f93, %f316, %f307;
	mul.f32 	%f94, %f317, %f308;
	mul.f32 	%f95, %f318, %f309;
	add.f32 	%f96, %f165, %f93;
	add.f32 	%f97, %f166, %f94;
	add.f32 	%f98, %f167, %f95;
	ld.global.u32 	%r336, [imageEnabled];
	and.b32  	%r237, %r336, 1;
	setp.eq.b32	%p41, %r237, 1;
	@!%p41 bra 	BB0_91;
	bra.uni 	BB0_57;

BB0_57:
	abs.f32 	%f100, %f96;
	setp.lt.f32	%p42, %f100, 0f00800000;
	mul.f32 	%f324, %f100, 0f4B800000;
	selp.f32	%f325, 0fC3170000, 0fC2FE0000, %p42;
	selp.f32	%f326, %f324, %f100, %p42;
	mov.b32 	 %r238, %f326;
	and.b32  	%r239, %r238, 8388607;
	or.b32  	%r240, %r239, 1065353216;
	mov.b32 	 %f327, %r240;
	shr.u32 	%r241, %r238, 23;
	cvt.rn.f32.u32	%f328, %r241;
	add.f32 	%f329, %f325, %f328;
	setp.gt.f32	%p43, %f327, 0f3FB504F3;
	mul.f32 	%f330, %f327, 0f3F000000;
	add.f32 	%f331, %f329, 0f3F800000;
	selp.f32	%f332, %f330, %f327, %p43;
	selp.f32	%f333, %f331, %f329, %p43;
	add.f32 	%f334, %f332, 0fBF800000;
	add.f32 	%f320, %f332, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f319,%f320;
	// inline asm
	add.f32 	%f335, %f334, %f334;
	mul.f32 	%f336, %f319, %f335;
	mul.f32 	%f337, %f336, %f336;
	mov.f32 	%f338, 0f3C4CAF63;
	mov.f32 	%f339, 0f3B18F0FE;
	fma.rn.f32 	%f340, %f339, %f337, %f338;
	mov.f32 	%f341, 0f3DAAAABD;
	fma.rn.f32 	%f342, %f340, %f337, %f341;
	mul.rn.f32 	%f343, %f342, %f337;
	mul.rn.f32 	%f344, %f343, %f336;
	sub.f32 	%f345, %f334, %f336;
	neg.f32 	%f346, %f336;
	add.f32 	%f347, %f345, %f345;
	fma.rn.f32 	%f348, %f346, %f334, %f347;
	mul.rn.f32 	%f349, %f319, %f348;
	add.f32 	%f350, %f344, %f336;
	sub.f32 	%f351, %f336, %f350;
	add.f32 	%f352, %f344, %f351;
	add.f32 	%f353, %f349, %f352;
	add.f32 	%f354, %f350, %f353;
	sub.f32 	%f355, %f350, %f354;
	add.f32 	%f356, %f353, %f355;
	mov.f32 	%f357, 0f3F317200;
	mul.rn.f32 	%f358, %f333, %f357;
	mov.f32 	%f359, 0f35BFBE8E;
	mul.rn.f32 	%f360, %f333, %f359;
	add.f32 	%f361, %f358, %f354;
	sub.f32 	%f362, %f358, %f361;
	add.f32 	%f363, %f354, %f362;
	add.f32 	%f364, %f356, %f363;
	add.f32 	%f365, %f360, %f364;
	add.f32 	%f366, %f361, %f365;
	sub.f32 	%f367, %f361, %f366;
	add.f32 	%f368, %f365, %f367;
	mov.f32 	%f369, 0f3EE66666;
	mul.rn.f32 	%f370, %f369, %f366;
	neg.f32 	%f371, %f370;
	fma.rn.f32 	%f372, %f369, %f366, %f371;
	fma.rn.f32 	%f373, %f369, %f368, %f372;
	mov.f32 	%f374, 0f00000000;
	fma.rn.f32 	%f375, %f374, %f366, %f373;
	add.rn.f32 	%f376, %f370, %f375;
	neg.f32 	%f377, %f376;
	add.rn.f32 	%f378, %f370, %f377;
	add.rn.f32 	%f379, %f378, %f375;
	mov.b32 	 %r242, %f376;
	setp.eq.s32	%p44, %r242, 1118925336;
	add.s32 	%r243, %r242, -1;
	mov.b32 	 %f380, %r243;
	add.f32 	%f381, %f379, 0f37000000;
	selp.f32	%f382, %f380, %f376, %p44;
	selp.f32	%f101, %f381, %f379, %p44;
	mul.f32 	%f383, %f382, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f384, %f383;
	mov.f32 	%f385, 0fBF317200;
	fma.rn.f32 	%f386, %f384, %f385, %f382;
	mov.f32 	%f387, 0fB5BFBE8E;
	fma.rn.f32 	%f388, %f384, %f387, %f386;
	mul.f32 	%f389, %f388, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f390, %f389;
	add.f32 	%f391, %f384, 0f00000000;
	ex2.approx.f32 	%f392, %f391;
	mul.f32 	%f393, %f390, %f392;
	setp.lt.f32	%p45, %f382, 0fC2D20000;
	selp.f32	%f394, 0f00000000, %f393, %p45;
	setp.gt.f32	%p46, %f382, 0f42D20000;
	selp.f32	%f723, 0f7F800000, %f394, %p46;
	setp.eq.f32	%p47, %f723, 0f7F800000;
	@%p47 bra 	BB0_59;

	fma.rn.f32 	%f723, %f723, %f101, %f723;

BB0_59:
	mov.f32 	%f630, 0f3E666666;
	cvt.rzi.f32.f32	%f629, %f630;
	fma.rn.f32 	%f628, %f629, 0fC0000000, 0f3EE66666;
	abs.f32 	%f627, %f628;
	setp.lt.f32	%p48, %f96, 0f00000000;
	setp.eq.f32	%p49, %f627, 0f3F800000;
	and.pred  	%p1, %p48, %p49;
	mov.b32 	 %r244, %f723;
	xor.b32  	%r245, %r244, -2147483648;
	mov.b32 	 %f395, %r245;
	selp.f32	%f725, %f395, %f723, %p1;
	setp.eq.f32	%p50, %f96, 0f00000000;
	@%p50 bra 	BB0_62;
	bra.uni 	BB0_60;

BB0_62:
	add.f32 	%f398, %f96, %f96;
	selp.f32	%f725, %f398, 0f00000000, %p49;
	bra.uni 	BB0_63;

BB0_60:
	setp.geu.f32	%p51, %f96, 0f00000000;
	@%p51 bra 	BB0_63;

	mov.f32 	%f657, 0f3EE66666;
	cvt.rzi.f32.f32	%f397, %f657;
	setp.neu.f32	%p52, %f397, 0f3EE66666;
	selp.f32	%f725, 0f7FFFFFFF, %f725, %p52;

BB0_63:
	add.f32 	%f632, %f165, %f93;
	abs.f32 	%f631, %f632;
	add.f32 	%f399, %f631, 0f3EE66666;
	mov.b32 	 %r246, %f399;
	setp.lt.s32	%p54, %r246, 2139095040;
	@%p54 bra 	BB0_68;

	add.f32 	%f654, %f165, %f93;
	abs.f32 	%f653, %f654;
	setp.gtu.f32	%p55, %f653, 0f7F800000;
	@%p55 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	add.f32 	%f725, %f96, 0f3EE66666;
	bra.uni 	BB0_68;

BB0_65:
	add.f32 	%f656, %f165, %f93;
	abs.f32 	%f655, %f656;
	setp.neu.f32	%p56, %f655, 0f7F800000;
	@%p56 bra 	BB0_68;

	selp.f32	%f725, 0fFF800000, 0f7F800000, %p1;

BB0_68:
	mov.f32 	%f641, 0fB5BFBE8E;
	mov.f32 	%f640, 0fBF317200;
	mov.f32 	%f639, 0f00000000;
	mov.f32 	%f638, 0f35BFBE8E;
	mov.f32 	%f637, 0f3F317200;
	mov.f32 	%f636, 0f3DAAAABD;
	mov.f32 	%f635, 0f3C4CAF63;
	mov.f32 	%f634, 0f3B18F0FE;
	mov.f32 	%f633, 0f3EE66666;
	setp.eq.f32	%p57, %f96, 0f3F800000;
	selp.f32	%f112, 0f3F800000, %f725, %p57;
	abs.f32 	%f113, %f97;
	setp.lt.f32	%p58, %f113, 0f00800000;
	mul.f32 	%f402, %f113, 0f4B800000;
	selp.f32	%f403, 0fC3170000, 0fC2FE0000, %p58;
	selp.f32	%f404, %f402, %f113, %p58;
	mov.b32 	 %r247, %f404;
	and.b32  	%r248, %r247, 8388607;
	or.b32  	%r249, %r248, 1065353216;
	mov.b32 	 %f405, %r249;
	shr.u32 	%r250, %r247, 23;
	cvt.rn.f32.u32	%f406, %r250;
	add.f32 	%f407, %f403, %f406;
	setp.gt.f32	%p59, %f405, 0f3FB504F3;
	mul.f32 	%f408, %f405, 0f3F000000;
	add.f32 	%f409, %f407, 0f3F800000;
	selp.f32	%f410, %f408, %f405, %p59;
	selp.f32	%f411, %f409, %f407, %p59;
	add.f32 	%f412, %f410, 0fBF800000;
	add.f32 	%f401, %f410, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f400,%f401;
	// inline asm
	add.f32 	%f413, %f412, %f412;
	mul.f32 	%f414, %f400, %f413;
	mul.f32 	%f415, %f414, %f414;
	fma.rn.f32 	%f418, %f634, %f415, %f635;
	fma.rn.f32 	%f420, %f418, %f415, %f636;
	mul.rn.f32 	%f421, %f420, %f415;
	mul.rn.f32 	%f422, %f421, %f414;
	sub.f32 	%f423, %f412, %f414;
	neg.f32 	%f424, %f414;
	add.f32 	%f425, %f423, %f423;
	fma.rn.f32 	%f426, %f424, %f412, %f425;
	mul.rn.f32 	%f427, %f400, %f426;
	add.f32 	%f428, %f422, %f414;
	sub.f32 	%f429, %f414, %f428;
	add.f32 	%f430, %f422, %f429;
	add.f32 	%f431, %f427, %f430;
	add.f32 	%f432, %f428, %f431;
	sub.f32 	%f433, %f428, %f432;
	add.f32 	%f434, %f431, %f433;
	mul.rn.f32 	%f436, %f411, %f637;
	mul.rn.f32 	%f438, %f411, %f638;
	add.f32 	%f439, %f436, %f432;
	sub.f32 	%f440, %f436, %f439;
	add.f32 	%f441, %f432, %f440;
	add.f32 	%f442, %f434, %f441;
	add.f32 	%f443, %f438, %f442;
	add.f32 	%f444, %f439, %f443;
	sub.f32 	%f445, %f439, %f444;
	add.f32 	%f446, %f443, %f445;
	mul.rn.f32 	%f448, %f633, %f444;
	neg.f32 	%f449, %f448;
	fma.rn.f32 	%f450, %f633, %f444, %f449;
	fma.rn.f32 	%f451, %f633, %f446, %f450;
	fma.rn.f32 	%f453, %f639, %f444, %f451;
	add.rn.f32 	%f454, %f448, %f453;
	neg.f32 	%f455, %f454;
	add.rn.f32 	%f456, %f448, %f455;
	add.rn.f32 	%f457, %f456, %f453;
	mov.b32 	 %r251, %f454;
	setp.eq.s32	%p60, %r251, 1118925336;
	add.s32 	%r252, %r251, -1;
	mov.b32 	 %f458, %r252;
	add.f32 	%f459, %f457, 0f37000000;
	selp.f32	%f460, %f458, %f454, %p60;
	selp.f32	%f114, %f459, %f457, %p60;
	mul.f32 	%f461, %f460, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f462, %f461;
	fma.rn.f32 	%f464, %f462, %f640, %f460;
	fma.rn.f32 	%f466, %f462, %f641, %f464;
	mul.f32 	%f467, %f466, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f468, %f467;
	add.f32 	%f469, %f462, 0f00000000;
	ex2.approx.f32 	%f470, %f469;
	mul.f32 	%f471, %f468, %f470;
	setp.lt.f32	%p61, %f460, 0fC2D20000;
	selp.f32	%f472, 0f00000000, %f471, %p61;
	setp.gt.f32	%p62, %f460, 0f42D20000;
	selp.f32	%f726, 0f7F800000, %f472, %p62;
	setp.eq.f32	%p63, %f726, 0f7F800000;
	@%p63 bra 	BB0_70;

	fma.rn.f32 	%f726, %f726, %f114, %f726;

BB0_70:
	setp.lt.f32	%p64, %f97, 0f00000000;
	and.pred  	%p2, %p64, %p49;
	mov.b32 	 %r253, %f726;
	xor.b32  	%r254, %r253, -2147483648;
	mov.b32 	 %f473, %r254;
	selp.f32	%f728, %f473, %f726, %p2;
	setp.eq.f32	%p66, %f97, 0f00000000;
	@%p66 bra 	BB0_73;
	bra.uni 	BB0_71;

BB0_73:
	add.f32 	%f476, %f97, %f97;
	selp.f32	%f728, %f476, 0f00000000, %p49;
	bra.uni 	BB0_74;

BB0_71:
	setp.geu.f32	%p67, %f97, 0f00000000;
	@%p67 bra 	BB0_74;

	mov.f32 	%f652, 0f3EE66666;
	cvt.rzi.f32.f32	%f475, %f652;
	setp.neu.f32	%p68, %f475, 0f3EE66666;
	selp.f32	%f728, 0f7FFFFFFF, %f728, %p68;

BB0_74:
	add.f32 	%f659, %f166, %f94;
	abs.f32 	%f658, %f659;
	add.f32 	%f477, %f658, 0f3EE66666;
	mov.b32 	 %r255, %f477;
	setp.lt.s32	%p70, %r255, 2139095040;
	@%p70 bra 	BB0_79;

	add.f32 	%f662, %f166, %f94;
	abs.f32 	%f661, %f662;
	setp.gtu.f32	%p71, %f661, 0f7F800000;
	@%p71 bra 	BB0_78;
	bra.uni 	BB0_76;

BB0_78:
	add.f32 	%f728, %f97, 0f3EE66666;
	bra.uni 	BB0_79;

BB0_76:
	add.f32 	%f664, %f166, %f94;
	abs.f32 	%f663, %f664;
	setp.neu.f32	%p72, %f663, 0f7F800000;
	@%p72 bra 	BB0_79;

	selp.f32	%f728, 0fFF800000, 0f7F800000, %p2;

BB0_79:
	mov.f32 	%f650, 0fB5BFBE8E;
	mov.f32 	%f649, 0fBF317200;
	mov.f32 	%f648, 0f00000000;
	mov.f32 	%f647, 0f35BFBE8E;
	mov.f32 	%f646, 0f3F317200;
	mov.f32 	%f645, 0f3DAAAABD;
	mov.f32 	%f644, 0f3C4CAF63;
	mov.f32 	%f643, 0f3B18F0FE;
	mov.f32 	%f642, 0f3EE66666;
	setp.eq.f32	%p73, %f97, 0f3F800000;
	selp.f32	%f125, 0f3F800000, %f728, %p73;
	abs.f32 	%f126, %f98;
	setp.lt.f32	%p74, %f126, 0f00800000;
	mul.f32 	%f480, %f126, 0f4B800000;
	selp.f32	%f481, 0fC3170000, 0fC2FE0000, %p74;
	selp.f32	%f482, %f480, %f126, %p74;
	mov.b32 	 %r256, %f482;
	and.b32  	%r257, %r256, 8388607;
	or.b32  	%r258, %r257, 1065353216;
	mov.b32 	 %f483, %r258;
	shr.u32 	%r259, %r256, 23;
	cvt.rn.f32.u32	%f484, %r259;
	add.f32 	%f485, %f481, %f484;
	setp.gt.f32	%p75, %f483, 0f3FB504F3;
	mul.f32 	%f486, %f483, 0f3F000000;
	add.f32 	%f487, %f485, 0f3F800000;
	selp.f32	%f488, %f486, %f483, %p75;
	selp.f32	%f489, %f487, %f485, %p75;
	add.f32 	%f490, %f488, 0fBF800000;
	add.f32 	%f479, %f488, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f478,%f479;
	// inline asm
	add.f32 	%f491, %f490, %f490;
	mul.f32 	%f492, %f478, %f491;
	mul.f32 	%f493, %f492, %f492;
	fma.rn.f32 	%f496, %f643, %f493, %f644;
	fma.rn.f32 	%f498, %f496, %f493, %f645;
	mul.rn.f32 	%f499, %f498, %f493;
	mul.rn.f32 	%f500, %f499, %f492;
	sub.f32 	%f501, %f490, %f492;
	neg.f32 	%f502, %f492;
	add.f32 	%f503, %f501, %f501;
	fma.rn.f32 	%f504, %f502, %f490, %f503;
	mul.rn.f32 	%f505, %f478, %f504;
	add.f32 	%f506, %f500, %f492;
	sub.f32 	%f507, %f492, %f506;
	add.f32 	%f508, %f500, %f507;
	add.f32 	%f509, %f505, %f508;
	add.f32 	%f510, %f506, %f509;
	sub.f32 	%f511, %f506, %f510;
	add.f32 	%f512, %f509, %f511;
	mul.rn.f32 	%f514, %f489, %f646;
	mul.rn.f32 	%f516, %f489, %f647;
	add.f32 	%f517, %f514, %f510;
	sub.f32 	%f518, %f514, %f517;
	add.f32 	%f519, %f510, %f518;
	add.f32 	%f520, %f512, %f519;
	add.f32 	%f521, %f516, %f520;
	add.f32 	%f522, %f517, %f521;
	sub.f32 	%f523, %f517, %f522;
	add.f32 	%f524, %f521, %f523;
	mul.rn.f32 	%f526, %f642, %f522;
	neg.f32 	%f527, %f526;
	fma.rn.f32 	%f528, %f642, %f522, %f527;
	fma.rn.f32 	%f529, %f642, %f524, %f528;
	fma.rn.f32 	%f531, %f648, %f522, %f529;
	add.rn.f32 	%f532, %f526, %f531;
	neg.f32 	%f533, %f532;
	add.rn.f32 	%f534, %f526, %f533;
	add.rn.f32 	%f535, %f534, %f531;
	mov.b32 	 %r260, %f532;
	setp.eq.s32	%p76, %r260, 1118925336;
	add.s32 	%r261, %r260, -1;
	mov.b32 	 %f536, %r261;
	add.f32 	%f537, %f535, 0f37000000;
	selp.f32	%f538, %f536, %f532, %p76;
	selp.f32	%f127, %f537, %f535, %p76;
	mul.f32 	%f539, %f538, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f540, %f539;
	fma.rn.f32 	%f542, %f540, %f649, %f538;
	fma.rn.f32 	%f544, %f540, %f650, %f542;
	mul.f32 	%f545, %f544, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f546, %f545;
	add.f32 	%f547, %f540, 0f00000000;
	ex2.approx.f32 	%f548, %f547;
	mul.f32 	%f549, %f546, %f548;
	setp.lt.f32	%p77, %f538, 0fC2D20000;
	selp.f32	%f550, 0f00000000, %f549, %p77;
	setp.gt.f32	%p78, %f538, 0f42D20000;
	selp.f32	%f729, 0f7F800000, %f550, %p78;
	setp.eq.f32	%p79, %f729, 0f7F800000;
	@%p79 bra 	BB0_81;

	fma.rn.f32 	%f729, %f729, %f127, %f729;

BB0_81:
	setp.lt.f32	%p80, %f98, 0f00000000;
	and.pred  	%p3, %p80, %p49;
	mov.b32 	 %r262, %f729;
	xor.b32  	%r263, %r262, -2147483648;
	mov.b32 	 %f551, %r263;
	selp.f32	%f731, %f551, %f729, %p3;
	setp.eq.f32	%p82, %f98, 0f00000000;
	@%p82 bra 	BB0_84;
	bra.uni 	BB0_82;

BB0_84:
	add.f32 	%f554, %f98, %f98;
	selp.f32	%f731, %f554, 0f00000000, %p49;
	bra.uni 	BB0_85;

BB0_82:
	setp.geu.f32	%p83, %f98, 0f00000000;
	@%p83 bra 	BB0_85;

	mov.f32 	%f651, 0f3EE66666;
	cvt.rzi.f32.f32	%f553, %f651;
	setp.neu.f32	%p84, %f553, 0f3EE66666;
	selp.f32	%f731, 0f7FFFFFFF, %f731, %p84;

BB0_85:
	add.f32 	%f666, %f167, %f95;
	abs.f32 	%f665, %f666;
	add.f32 	%f555, %f665, 0f3EE66666;
	mov.b32 	 %r264, %f555;
	setp.lt.s32	%p86, %r264, 2139095040;
	@%p86 bra 	BB0_90;

	add.f32 	%f669, %f167, %f95;
	abs.f32 	%f668, %f669;
	setp.gtu.f32	%p87, %f668, 0f7F800000;
	@%p87 bra 	BB0_89;
	bra.uni 	BB0_87;

BB0_89:
	add.f32 	%f731, %f98, 0f3EE66666;
	bra.uni 	BB0_90;

BB0_87:
	add.f32 	%f671, %f167, %f95;
	abs.f32 	%f670, %f671;
	setp.neu.f32	%p88, %f670, 0f7F800000;
	@%p88 bra 	BB0_90;

	selp.f32	%f731, 0fFF800000, 0f7F800000, %p3;

BB0_90:
	mov.u32 	%r298, 4;
	mov.u64 	%rd132, 0;
	mov.u32 	%r297, 2;
	setp.eq.f32	%p89, %f98, 0f3F800000;
	selp.f32	%f556, 0f3F800000, %f731, %p89;
	cvt.u64.u32	%rd72, %r3;
	cvt.u64.u32	%rd71, %r2;
	mov.u64 	%rd75, image;
	cvta.global.u64 	%rd70, %rd75;
	// inline asm
	call (%rd69), _rt_buffer_get_64, (%rd70, %r297, %r298, %rd71, %rd72, %rd132, %rd132);
	// inline asm
	cvt.sat.f32.f32	%f557, %f556;
	mul.f32 	%f558, %f557, 0f437FFD71;
	cvt.rzi.u32.f32	%r267, %f558;
	cvt.sat.f32.f32	%f559, %f125;
	mul.f32 	%f560, %f559, 0f437FFD71;
	cvt.rzi.u32.f32	%r268, %f560;
	cvt.sat.f32.f32	%f561, %f112;
	mul.f32 	%f562, %f561, 0f437FFD71;
	cvt.rzi.u32.f32	%r269, %f562;
	cvt.u16.u32	%rs16, %r267;
	cvt.u16.u32	%rs17, %r269;
	cvt.u16.u32	%rs18, %r268;
	mov.u16 	%rs19, 255;
	st.v4.u8 	[%rd69], {%rs16, %rs18, %rs17, %rs19};
	ld.global.u32 	%r336, [imageEnabled];

BB0_91:
	and.b32  	%r270, %r336, 4;
	setp.eq.s32	%p90, %r270, 0;
	@%p90 bra 	BB0_93;

	add.f32 	%f667, %f166, %f94;
	add.f32 	%f660, %f165, %f93;
	mov.u32 	%r300, 8;
	mov.u64 	%rd133, 0;
	mov.u32 	%r299, 2;
	cvt.u64.u32	%rd78, %r2;
	cvt.u64.u32	%rd79, %r3;
	mov.u64 	%rd82, image_HDR;
	cvta.global.u64 	%rd77, %rd82;
	// inline asm
	call (%rd76), _rt_buffer_get_64, (%rd77, %r299, %r300, %rd78, %rd79, %rd133, %rd133);
	// inline asm
	mov.f32 	%f566, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f566;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f98;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f667;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f660;}

	// inline asm
	st.v4.u16 	[%rd76], {%rs20, %rs21, %rs22, %rs23};
	ld.global.u32 	%r336, [imageEnabled];

BB0_93:
	and.b32  	%r273, %r336, 16;
	setp.eq.s32	%p91, %r273, 0;
	@%p91 bra 	BB0_95;

	mov.u32 	%r302, 8;
	mov.u64 	%rd134, 0;
	mov.u32 	%r301, 2;
	cvt.u64.u32	%rd85, %r2;
	cvt.u64.u32	%rd86, %r3;
	mov.u64 	%rd89, image_HDR2;
	cvta.global.u64 	%rd84, %rd89;
	// inline asm
	call (%rd83), _rt_buffer_get_64, (%rd84, %r301, %r302, %rd85, %rd86, %rd134, %rd134);
	// inline asm
	mov.f32 	%f570, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f570;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f95;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f94;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f93;}

	// inline asm
	st.v4.u16 	[%rd83], {%rs24, %rs25, %rs26, %rs27};
	ld.global.u32 	%r336, [imageEnabled];

BB0_95:
	and.b32  	%r276, %r336, 64;
	setp.eq.s32	%p92, %r276, 0;
	@%p92 bra 	BB0_111;

	mov.u32 	%r304, 4;
	mov.u64 	%rd135, 0;
	mov.u32 	%r303, 2;
	mul.f32 	%f571, %f166, 0f3F372474;
	fma.rn.f32 	%f572, %f165, 0f3E59999A, %f571;
	fma.rn.f32 	%f138, %f167, 0f3D93A92A, %f572;
	cvt.u64.u32	%rd93, %r3;
	cvt.u64.u32	%rd92, %r2;
	mov.u64 	%rd96, lightmapDirectDir;
	cvta.global.u64 	%rd91, %rd96;
	// inline asm
	call (%rd90), _rt_buffer_get_64, (%rd91, %r303, %r304, %rd92, %rd93, %rd135, %rd135);
	// inline asm
	ld.v4.u8 	{%rs28, %rs29, %rs30, %rs31}, [%rd90];
	cvt.rn.f32.u16	%f573, %rs28;
	div.rn.f32 	%f574, %f573, 0f437F0000;
	fma.rn.f32 	%f575, %f574, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f576, %rs29;
	div.rn.f32 	%f577, %f576, 0f437F0000;
	fma.rn.f32 	%f578, %f577, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f579, %rs30;
	div.rn.f32 	%f580, %f579, 0f437F0000;
	fma.rn.f32 	%f581, %f580, 0f40000000, 0fBF800000;
	mul.f32 	%f582, %f578, %f578;
	fma.rn.f32 	%f583, %f575, %f575, %f582;
	fma.rn.f32 	%f584, %f581, %f581, %f583;
	sqrt.rn.f32 	%f585, %f584;
	rcp.rn.f32 	%f586, %f585;
	mul.f32 	%f732, %f575, %f586;
	mul.f32 	%f733, %f578, %f586;
	mul.f32 	%f734, %f581, %f586;
	abs.f32 	%f587, %f716;
	setp.gt.f32	%p93, %f587, 0f00000000;
	@%p93 bra 	BB0_99;

	abs.f32 	%f588, %f715;
	setp.gt.f32	%p94, %f588, 0f00000000;
	@%p94 bra 	BB0_99;

	abs.f32 	%f589, %f714;
	setp.leu.f32	%p95, %f589, 0f00000000;
	@%p95 bra 	BB0_102;

BB0_99:
	ld.global.u8 	%rs32, [imageEnabled];
	and.b16  	%rs33, %rs32, 16;
	setp.ne.s16	%p96, %rs33, 0;
	@%p96 bra 	BB0_100;
	bra.uni 	BB0_101;

BB0_100:
	mov.f32 	%f732, %f716;
	mov.f32 	%f733, %f715;
	mov.f32 	%f734, %f714;
	bra.uni 	BB0_102;

BB0_101:
	mul.f32 	%f590, %f715, %f715;
	fma.rn.f32 	%f591, %f716, %f716, %f590;
	fma.rn.f32 	%f592, %f714, %f714, %f591;
	sqrt.rn.f32 	%f593, %f592;
	rcp.rn.f32 	%f594, %f593;
	mul.f32 	%f595, %f716, %f594;
	mul.f32 	%f596, %f715, %f594;
	mul.f32 	%f597, %f714, %f594;
	mul.f32 	%f598, %f94, 0f3F372474;
	fma.rn.f32 	%f599, %f93, 0f3E59999A, %f598;
	fma.rn.f32 	%f600, %f95, 0f3D93A92A, %f599;
	mul.f32 	%f601, %f600, %f595;
	mul.f32 	%f602, %f600, %f596;
	mul.f32 	%f603, %f600, %f597;
	fma.rn.f32 	%f732, %f138, %f732, %f601;
	fma.rn.f32 	%f733, %f138, %f733, %f602;
	fma.rn.f32 	%f734, %f138, %f734, %f603;

BB0_102:
	mov.u32 	%r306, 4;
	mov.u64 	%rd136, 0;
	mov.u32 	%r305, 2;
	mul.f32 	%f604, %f733, %f733;
	fma.rn.f32 	%f605, %f732, %f732, %f604;
	fma.rn.f32 	%f606, %f734, %f734, %f605;
	sqrt.rn.f32 	%f607, %f606;
	rcp.rn.f32 	%f608, %f607;
	mul.f32 	%f609, %f732, %f608;
	mul.f32 	%f610, %f733, %f608;
	mul.f32 	%f611, %f734, %f608;
	mul.f32 	%f612, %f685, %f610;
	fma.rn.f32 	%f613, %f684, %f609, %f612;
	fma.rn.f32 	%f614, %f686, %f611, %f613;
	fma.rn.f32 	%f615, %f614, 0f3F000000, 0f3F000000;
	mov.f32 	%f616, 0f3B808081;
	max.f32 	%f617, %f615, %f616;
	mul.f32 	%f618, %f617, 0f437F0000;
	cvt.rzi.s32.f32	%r281, %f618;
	mov.u64 	%rd103, image_Dir;
	cvta.global.u64 	%rd98, %rd103;
	// inline asm
	call (%rd97), _rt_buffer_get_64, (%rd98, %r305, %r306, %rd92, %rd93, %rd136, %rd136);
	// inline asm
	fma.rn.f32 	%f619, %f609, 0f3F000000, 0f3F000000;
	mul.f32 	%f620, %f619, 0f437F0000;
	cvt.rzi.u32.f32	%r282, %f620;
	fma.rn.f32 	%f621, %f610, 0f3F000000, 0f3F000000;
	mul.f32 	%f622, %f621, 0f437F0000;
	cvt.rzi.u32.f32	%r283, %f622;
	fma.rn.f32 	%f623, %f611, 0f3F000000, 0f3F000000;
	mul.f32 	%f624, %f623, 0f437F0000;
	cvt.rzi.u32.f32	%r284, %f624;
	cvt.u16.u32	%rs34, %r281;
	cvt.u16.u32	%rs35, %r284;
	cvt.u16.u32	%rs36, %r283;
	cvt.u16.u32	%rs37, %r282;
	st.v4.u8 	[%rd97], {%rs37, %rs36, %rs35, %rs34};

BB0_111:
	ret;
}


