
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
	Parameter n bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized1' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
	Parameter n bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/onepulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'pinball' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/pinball.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter DEPOSIT bound to: 3'b001 
	Parameter REFUND bound to: 3'b010 
	Parameter PLAY bound to: 3'b011 
	Parameter CHECK bound to: 3'b100 
	Parameter YES bound to: 1'b1 
	Parameter NO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/LFSR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (4#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/LFSR.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/pinball.v:163]
INFO: [Synth 8-6155] done synthesizing module 'pinball' (5#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/pinball.v:1]
INFO: [Synth 8-6157] synthesizing module 'servo_motor' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/servo_motor.v:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/servo_motor.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (6#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/servo_motor.v:30]
INFO: [Synth 8-6155] done synthesizing module 'servo_motor' (7#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/servo_motor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Four_Seven_Segment_Display' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Four_Seven_Segment_Display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Four_Seven_Segment_Display' (8#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Four_Seven_Segment_Display.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhinos_Project_VGA' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:167]
	Parameter YES bound to: 1'b1 
	Parameter NO bound to: 1'b0 
	Parameter waiting_deposit bound to: 3'b000 
	Parameter waiting_playing bound to: 3'b001 
	Parameter good_ball bound to: 3'b010 
	Parameter bad_ball bound to: 3'b011 
	Parameter highest_score_ever bound to: 3'b100 
	Parameter address_offset bound to: 85'b0000000000000000000100101100000000011100001000000000100101100000000010010110000000000 
INFO: [Synth 8-6157] synthesizing module 'rhinos_clock_divider' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:3]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rhinos_clock_divider' (9#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'rhinos_clock_divider__parameterized0' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:3]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rhinos_clock_divider__parameterized0' (9#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'rhinos_debounce' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rhinos_debounce' (10#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:24]
INFO: [Synth 8-6157] synthesizing module 'rhinos_onepulse' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:44]
INFO: [Synth 8-6155] done synthesizing module 'rhinos_onepulse' (11#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:44]
INFO: [Synth 8-6157] synthesizing module 'rhinos_vga_controller' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:65]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HS bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 800 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VS bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 525 - type: integer 
	Parameter hsync_default bound to: 1'b1 
	Parameter vsync_default bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rhinos_vga_controller' (12#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:65]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.runs/synth_1/.Xil/Vivado-10764-DESKTOP-3R4BB01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (13#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.runs/synth_1/.Xil/Vivado-10764-DESKTOP-3R4BB01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:408]
INFO: [Synth 8-6155] done synthesizing module 'rhinos_Project_VGA' (14#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_VGA/Project/Project_VGA.v:167]
WARNING: [Synth 8-7071] port 'io_highest_score_ever' of module 'rhinos_Project_VGA' is unconnected for instance 'nolabel_line111' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-7023] instance 'nolabel_line111' of module 'rhinos_Project_VGA' has 13 connections declared, but only 12 given [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-6157] synthesizing module 'rhinos_speaker' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:85]
	Parameter waiting_deposit bound to: 1'b0 
	Parameter waiting_playing bound to: 1'b1 
	Parameter silence bound to: 2'b00 
	Parameter good_ball bound to: 2'b01 
	Parameter bad_ball bound to: 2'b10 
	Parameter highest_score_ever bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider' (15#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider__parameterized0' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider__parameterized0' (15#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'music_Debounce' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:28]
INFO: [Synth 8-6155] done synthesizing module 'music_Debounce' (16#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:28]
INFO: [Synth 8-6157] synthesizing module 'music_One_Pulse' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:55]
INFO: [Synth 8-6155] done synthesizing module 'music_One_Pulse' (17#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:55]
INFO: [Synth 8-6157] synthesizing module 'music_clock_divider__parameterized1' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_clock_divider__parameterized1' (17#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:4]
INFO: [Synth 8-6157] synthesizing module 'player_control_L_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:1]
	Parameter LEN bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control_L_ch' (18#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control_R_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:55]
	Parameter LEN bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control_R_ch' (19#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/player_control.v:55]
WARNING: [Synth 8-689] width (10) of port connection 'ibeat_for_R_ch' does not match port width (8) of module 'player_control_R_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:379]
INFO: [Synth 8-6157] synthesizing module 'music_L_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:545]
INFO: [Synth 8-6155] done synthesizing module 'music_L_ch' (20#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_L_ch.v:3]
INFO: [Synth 8-6157] synthesizing module 'music_R_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:29]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:165]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:303]
INFO: [Synth 8-6155] done synthesizing module 'music_R_ch' (21#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/music_R_ch.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'ibeatNum' does not match port width (8) of module 'music_R_ch' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:397]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/note_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (22#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/note_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:45]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (23#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rhinos_speaker' (24#1) [C:/Users/a265589/Desktop/finalllllllll/Project/Verilog_Sound/MyCode_withChoosing/speaker.v:85]
WARNING: [Synth 8-7071] port 'io_highest_score_ever' of module 'rhinos_speaker' is unconnected for instance 'nolabel_line138' [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-7023] instance 'nolabel_line138' of module 'rhinos_speaker' has 15 connections declared, but only 14 given [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:138]
INFO: [Synth 8-6155] done synthesizing module 'Top' (25#1) [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/new/Top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1014.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line111/blk_mem_gen_0_inst'
Finished Parsing XDC File [c:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line111/blk_mem_gen_0_inst'
Parsing XDC File [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/constrs_1/new/123.xdc]
Finished Parsing XDC File [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/constrs_1/new/123.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.srcs/constrs_1/new/123.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line111/blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pinball'
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'Four_Seven_Segment_Display'
INFO: [Synth 8-802] inferred FSM for state register 'cur_pic_num_reg' in module 'rhinos_Project_VGA'
INFO: [Synth 8-802] inferred FSM for state register 'state_for_R_ch_reg' in module 'rhinos_speaker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 DEPOSIT |                            00010 |                              001
                    PLAY |                            00100 |                              011
                   CHECK |                            01000 |                              100
                  REFUND |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pinball'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_deposit |                              000 |                              000
         waiting_playing |                              001 |                              001
      highest_score_ever |                              010 |                              100
               good_ball |                              011 |                              010
                bad_ball |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_pic_num_reg' using encoding 'sequential' in module 'rhinos_Project_VGA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 silence |                               00 |                               00
      highest_score_ever |                               01 |                               11
               good_ball |                               10 |                               01
                bad_ball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_for_R_ch_reg' using encoding 'sequential' in module 'rhinos_speaker'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 51    
+---Multipliers : 
	               9x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	 256 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 47    
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP nolabel_line9/count_duty0, operation Mode is: A*B.
DSP Report: operator nolabel_line9/count_duty0 is absorbed into DSP nolabel_line9/count_duty0.
DSP Report: operator nolabel_line9/count_duty0 is absorbed into DSP nolabel_line9/count_duty0.
Why this net has no driver: _order_recur <const0>
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|music_L_ch  | toneL      | 1024x12       | LUT            | 
|music_L_ch  | toneL      | 1024x13       | LUT            | 
|music_R_ch  | toneR      | 256x9         | LUT            | 
|music_R_ch  | toneR      | 256x11        | LUT            | 
|music_L_ch  | toneL      | 1024x12       | LUT            | 
|music_L_ch  | toneL      | 1024x13       | LUT            | 
|music_R_ch  | toneR      | 256x9         | LUT            | 
|music_R_ch  | toneR      | 256x11        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm_gen     | A*B         | 23     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1018.566 ; gain = 4.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1021.820 ; gain = 7.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1087.191 ; gain = 72.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line111/blk_mem_gen_0_inst  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |   792|
|4     |DSP48E1     |     1|
|5     |LUT1        |   142|
|6     |LUT2        |  1100|
|7     |LUT3        |  1398|
|8     |LUT4        |   430|
|9     |LUT5        |   255|
|10    |LUT6        |   454|
|11    |MUXF7       |    12|
|12    |FDCE        |   331|
|13    |FDPE        |     4|
|14    |FDRE        |   235|
|15    |FDSE        |     2|
|16    |IBUF        |    18|
|17    |OBUF        |    46|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1093.418 ; gain = 79.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.418 ; gain = 79.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1094.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1094.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 6 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1094.973 ; gain = 80.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/a265589/Desktop/finalllllllll/Project/ChenBoJun/project_2/project_2.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 11:46:21 2021...
