VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/share/raptor/etc/devices/gemini/gemini_vpr.xml bytewrite_sp_ram_wf_post_synth.v --sdc_file bytewrite_sp_ram_wf_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report bytewrite_sp_ram_wf_post_place_timing.rpt --device castor82x68_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: bytewrite_sp_ram_wf_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 13.4 MiB, delta_rss +4.1 MiB)

Timing analysis: ON
Circuit netlist file: bytewrite_sp_ram_wf_post_synth.net
Circuit placement file: bytewrite_sp_ram_wf_post_synth.place
Circuit routing file: bytewrite_sp_ram_wf_post_synth.route
Circuit SDC file: bytewrite_sp_ram_wf_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: bytewrite_sp_ram_wf_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 192
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 26: lut_block[0].o5_up[0] unconnected pin in architecture.
Warning 27: lut_block[0].o5_up[1] unconnected pin in architecture.
Warning 28: lut_block[0].o5_up[2] unconnected pin in architecture.
Warning 29: lut_block[0].o5_up[3] unconnected pin in architecture.
Warning 30: lut_block[0].o5_up[4] unconnected pin in architecture.
Warning 31: lut_block[0].o5_up[5] unconnected pin in architecture.
Warning 32: lut_block[0].o5_up[6] unconnected pin in architecture.
Warning 33: lut_block[0].o5_up[7] unconnected pin in architecture.
Warning 34: lut_block[0].o5_dn[0] unconnected pin in architecture.
Warning 35: lut_block[0].o5_dn[1] unconnected pin in architecture.
Warning 36: lut_block[0].o5_dn[2] unconnected pin in architecture.
Warning 37: lut_block[0].o5_dn[3] unconnected pin in architecture.
Warning 38: lut_block[0].o5_dn[4] unconnected pin in architecture.
Warning 39: lut_block[0].o5_dn[5] unconnected pin in architecture.
Warning 40: lut_block[0].o5_dn[6] unconnected pin in architecture.
Warning 41: lut_block[0].o5_dn[7] unconnected pin in architecture.
Warning 42: frac_lut[0].o5_up[0] unconnected pin in architecture.
Warning 43: frac_lut[0].o5_dn[0] unconnected pin in architecture.
Warning 44: frac_lut[1].o5_up[0] unconnected pin in architecture.
Warning 45: frac_lut[1].o5_dn[0] unconnected pin in architecture.
Warning 46: frac_lut[2].o5_up[0] unconnected pin in architecture.
Warning 47: frac_lut[2].o5_dn[0] unconnected pin in architecture.
Warning 48: frac_lut[3].o5_up[0] unconnected pin in architecture.
Warning 49: frac_lut[3].o5_dn[0] unconnected pin in architecture.
Warning 50: frac_lut[4].o5_up[0] unconnected pin in architecture.
Warning 51: frac_lut[4].o5_dn[0] unconnected pin in architecture.
Warning 52: frac_lut[5].o5_up[0] unconnected pin in architecture.
Warning 53: frac_lut[5].o5_dn[0] unconnected pin in architecture.
Warning 54: frac_lut[6].o5_up[0] unconnected pin in architecture.
Warning 55: frac_lut[6].o5_dn[0] unconnected pin in architecture.
Warning 56: frac_lut[7].o5_up[0] unconnected pin in architecture.
Warning 57: frac_lut[7].o5_dn[0] unconnected pin in architecture.
Warning 58: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 59: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 60: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 61: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 62: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 63: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 64: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 65: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 66: dsp[0].I10[0] unconnected pin in architecture.
Warning 67: dsp[0].I10[1] unconnected pin in architecture.
Warning 68: dsp[0].I10[2] unconnected pin in architecture.
Warning 69: dsp[0].I10[3] unconnected pin in architecture.
Warning 70: dsp[0].I10[4] unconnected pin in architecture.
Warning 71: dsp[0].I10[5] unconnected pin in architecture.
Warning 72: dsp[0].I10[6] unconnected pin in architecture.
Warning 73: dsp[0].I10[7] unconnected pin in architecture.
Warning 74: dsp[0].I10[8] unconnected pin in architecture.
Warning 75: dsp[0].I10[9] unconnected pin in architecture.
Warning 76: dsp[0].I10[10] unconnected pin in architecture.
Warning 77: dsp[0].I10[11] unconnected pin in architecture.
Warning 78: dsp[0].I11[0] unconnected pin in architecture.
Warning 79: dsp[0].I11[1] unconnected pin in architecture.
Warning 80: dsp[0].I11[2] unconnected pin in architecture.
Warning 81: dsp[0].I11[3] unconnected pin in architecture.
Warning 82: dsp[0].I11[4] unconnected pin in architecture.
Warning 83: dsp[0].I11[5] unconnected pin in architecture.
Warning 84: dsp[0].I11[6] unconnected pin in architecture.
Warning 85: dsp[0].I11[7] unconnected pin in architecture.
Warning 86: dsp[0].I11[8] unconnected pin in architecture.
Warning 87: dsp[0].I11[9] unconnected pin in architecture.
Warning 88: dsp[0].I11[10] unconnected pin in architecture.
Warning 89: dsp[0].I11[11] unconnected pin in architecture.
Warning 90: dsp[0].IS1[0] unconnected pin in architecture.
Warning 91: dsp[0].IS1[1] unconnected pin in architecture.
Warning 92: dsp[0].IS1[2] unconnected pin in architecture.
Warning 93: dsp[0].IS1[3] unconnected pin in architecture.
Warning 94: dsp[0].IS1[4] unconnected pin in architecture.
Warning 95: dsp[0].IS1[5] unconnected pin in architecture.
Warning 96: dsp[0].I12[0] unconnected pin in architecture.
Warning 97: dsp[0].I12[1] unconnected pin in architecture.
Warning 98: dsp[0].I12[2] unconnected pin in architecture.
Warning 99: dsp[0].I12[3] unconnected pin in architecture.
Warning 100: dsp[0].I12[4] unconnected pin in architecture.
Warning 101: dsp[0].I12[5] unconnected pin in architecture.
Warning 102: dsp[0].I12[6] unconnected pin in architecture.
Warning 103: dsp[0].I12[7] unconnected pin in architecture.
Warning 104: dsp[0].I12[8] unconnected pin in architecture.
Warning 105: dsp[0].I12[9] unconnected pin in architecture.
Warning 106: dsp[0].I12[10] unconnected pin in architecture.
Warning 107: dsp[0].I12[11] unconnected pin in architecture.
Warning 108: dsp[0].IS2[0] unconnected pin in architecture.
Warning 109: dsp[0].IS2[1] unconnected pin in architecture.
Warning 110: dsp[0].IS2[2] unconnected pin in architecture.
Warning 111: dsp[0].IS2[3] unconnected pin in architecture.
Warning 112: dsp[0].IS2[4] unconnected pin in architecture.
Warning 113: dsp[0].IS2[5] unconnected pin in architecture.
Warning 114: opt[0].I[0] unconnected pin in architecture.
Warning 115: opt[0].I[1] unconnected pin in architecture.
Warning 116: opt[0].I[2] unconnected pin in architecture.
Warning 117: opt[0].I[3] unconnected pin in architecture.
Warning 118: opt[0].I[4] unconnected pin in architecture.
Warning 119: opt[0].I[5] unconnected pin in architecture.
Warning 120: opt[0].I[6] unconnected pin in architecture.
Warning 121: opt[0].I[7] unconnected pin in architecture.
Warning 122: opt[0].I[8] unconnected pin in architecture.
Warning 123: opt[0].I[9] unconnected pin in architecture.
Warning 124: opt[0].I[10] unconnected pin in architecture.
Warning 125: opt[0].I[11] unconnected pin in architecture.
Warning 126: opt[0].I[12] unconnected pin in architecture.
Warning 127: opt[0].I[13] unconnected pin in architecture.
Warning 128: opt[0].I[14] unconnected pin in architecture.
Warning 129: opt[0].I[15] unconnected pin in architecture.
Warning 130: opt[0].I[16] unconnected pin in architecture.
Warning 131: opt[0].I[17] unconnected pin in architecture.
Warning 132: opt[0].I[18] unconnected pin in architecture.
Warning 133: opt[0].I[19] unconnected pin in architecture.
Warning 134: opt[0].I[20] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 175: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 176: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 177: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 178: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 179: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 180: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 181: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 182: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 183: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 184: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 185: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 186: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 187: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 188: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 189: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 190: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 191: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 192: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 193: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 194: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 195: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 196: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 197: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 198: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 199: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 200: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 201: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 202: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 203: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 204: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 205: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 206: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 207: flush_opt[0].I[0] unconnected pin in architecture.
Warning 208: flush_opt[0].I[1] unconnected pin in architecture.
Warning 209: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 210: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 211: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 212: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 213: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 214: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 215: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 216: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 24.7 MiB, delta_rss +11.3 MiB)
Circuit file: bytewrite_sp_ram_wf_post_synth.v
# Load circuit
-- Analyzing Verilog file 'bytewrite_sp_ram_wf_post_synth.v' (VERI-1482)
bytewrite_sp_ram_wf_post_synth.v(29): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(32): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(35): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(38): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(41): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(44): WARNING: attribute 'src' is already specified; last one will take precedence (VERI-2541)
bytewrite_sp_ram_wf_post_synth.v(3): INFO: compiling module 'bytewrite_sp_ram_wf' (VERI-1018)
bytewrite_sp_ram_wf_post_synth.v(52): WARNING: instantiating unknown module '$lut' (VERI-1063)
bytewrite_sp_ram_wf_post_synth.v(110): WARNING: instantiating unknown module 'RS_TDP36K' (VERI-1063)
bytewrite_sp_ram_wf_post_synth.v(3): INFO: netlist bytewrite_sp_ram_wf was instantiated 0 time(s) by netlist bytewrite_sp_ram_wf
INFO: netlist RS_TDP36K(INIT_i=36864'bx,MODE_BITS=81'b100000001010000000010100000010010010010000000000101000000000101000000100100100100) was instantiated 1 time(s) by netlist bytewrite_sp_ram_wf
INFO: netlist $lut(LUT=4'b1000,WIDTH=32'b010) was instantiated 4 time(s) by netlist bytewrite_sp_ram_wf
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 31.1 MiB, delta_rss +6.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 88
    .input   :      48
    .output  :      32
    0-LUT    :       3
    6-LUT    :       4
    RS_TDP36K:       1
  Nets  : 87
    Avg Fanout:     2.2
    Max Fanout:    36.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 380
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 4 pins (1.4%), 1 blocks (1.1%)
# Load Timing Constraints

SDC file 'bytewrite_sp_ram_wf_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'bytewrite_sp_ram_wf_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 66.8 MiB, delta_rss +35.7 MiB)
Warning 217: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 87
Netlist num_blocks: 82
Netlist EMPTY blocks: 0.
Netlist io blocks: 80.
Netlist io_corner blocks: 0.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 48
Netlist output pins: 32

Pb types usage...
  io                 : 80
   io_output         : 32
    outpad           : 32
   io_input          : 48
    inpad            : 48
  clb                : 1
   fle_wrapper       : 1
    comb_block       : 1
     lut_block       : 1
      frac_lut       : 7
       mux_wrap      : 7
        lut6         : 7
         lut         : 7
  bram               : 1
   bram_rtl          : 1
    RS_TDP36K        : 1

# Create Device
## Build Device Grid
FPGA sized to 84 x 70: 5880 grid tiles (castor82x68_heterogeneous)

Resource usage...
	Netlist
		80	blocks of type: io
	Architecture
		5760	blocks of type: io_top
		4752	blocks of type: io_right
		5760	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		1	blocks of type: clb
	Architecture
		4356	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		154	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		154	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.9 MiB, delta_rss +0.0 MiB)
Warning 218: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 219: Sized nonsensical R=0 transistor to minimum width
Warning 220: Sized nonsensical R=0 transistor to minimum width
Warning 221: Sized nonsensical R=0 transistor to minimum width
Warning 222: Sized nonsensical R=0 transistor to minimum width
Warning 223: Node: 1778983 with RR_type: CHANX  at Location:CHANX:1778983 L4 length:1 (82,1)->(82,1), had no out-going switches
Warning 224: in check_rr_graph: fringe node 1778983 CHANX at (82,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 22.65 seconds (max_rss 940.8 MiB, delta_rss +873.9 MiB)
  RR Graph Nodes: 2467080
  RR Graph Edges: 15611202
# Create Device took 24.18 seconds (max_rss 940.8 MiB, delta_rss +873.9 MiB)

# Load Placement
Reading bytewrite_sp_ram_wf_post_synth.place.

Successfully read bytewrite_sp_ram_wf_post_synth.place.

# Load Placement took 0.10 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.13 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.05 seconds (max_rss 940.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 56067147
Circuit successfully routed with a channel width factor of 192.
Warning 225: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 1.94186  Maximum # of bends: 10

Number of global nets: 1
Number of routed nets (nonglobal): 86
Wire length results (in units of 1 clb segments)...
	Total wirelength: 811, average net length: 9.43023
	Maximum net length: 31

Wire length results in terms of physical segments...
	Total wiring segments used: 273, average wire segments per net: 3.17442
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)    14 (  0.1%) |
[        0:      0.1) 11440 ( 99.9%) |*********************************************
Maximum routing channel utilization:      0.18 at (59,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      35   1.595      192
                         1      31   1.238      192
                         2      18   0.690      192
                         3      22   0.952      192
                         4      23   0.905      192
                         5       1   0.048      192
                         6       0   0.000      192
                         7       0   0.000      192
                         8       0   0.000      192
                         9       0   0.000      192
                        10       0   0.000      192
                        11       0   0.000      192
                        12       0   0.000      192
                        13       0   0.000      192
                        14       0   0.000      192
                        15       0   0.000      192
                        16       0   0.000      192
                        17       0   0.000      192
                        18       0   0.000      192
                        19       0   0.000      192
                        20       0   0.000      192
                        21       0   0.000      192
                        22       0   0.000      192
                        23       0   0.000      192
                        24       0   0.000      192
                        25       0   0.000      192
                        26       0   0.000      192
                        27       0   0.000      192
                        28       0   0.000      192
                        29       0   0.000      192
                        30       0   0.000      192
                        31       0   0.000      192
                        32       0   0.000      192
                        33       0   0.000      192
                        34       0   0.000      192
                        35       0   0.000      192
                        36       0   0.000      192
                        37       0   0.000      192
                        38       0   0.000      192
                        39       0   0.000      192
                        40       0   0.000      192
                        41       0   0.000      192
                        42       0   0.000      192
                        43       0   0.000      192
                        44       0   0.000      192
                        45       0   0.000      192
                        46       0   0.000      192
                        47       0   0.000      192
                        48       0   0.000      192
                        49       0   0.000      192
                        50       0   0.000      192
                        51       0   0.000      192
                        52       0   0.000      192
                        53       0   0.000      192
                        54       0   0.000      192
                        55       0   0.000      192
                        56       0   0.000      192
                        57       0   0.000      192
                        58       0   0.000      192
                        59       0   0.000      192
                        60       0   0.000      192
                        61       0   0.000      192
                        62       0   0.000      192
                        63       0   0.000      192
                        64       0   0.000      192
                        65       0   0.000      192
                        66       0   0.000      192
                        67       0   0.000      192
                        68       0   0.000      192
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      192
                         1       0   0.000      192
                         2       0   0.000      192
                         3       0   0.000      192
                         4       0   0.000      192
                         5       0   0.000      192
                         6       0   0.000      192
                         7       0   0.000      192
                         8       0   0.000      192
                         9       0   0.000      192
                        10       0   0.000      192
                        11       0   0.000      192
                        12       0   0.000      192
                        13       0   0.000      192
                        14       0   0.000      192
                        15       0   0.000      192
                        16       0   0.000      192
                        17       0   0.000      192
                        18       0   0.000      192
                        19       0   0.000      192
                        20       0   0.000      192
                        21       0   0.000      192
                        22       0   0.000      192
                        23       0   0.000      192
                        24       0   0.000      192
                        25       0   0.000      192
                        26       0   0.000      192
                        27       0   0.000      192
                        28       0   0.000      192
                        29       0   0.000      192
                        30       0   0.000      192
                        31       0   0.000      192
                        32       0   0.000      192
                        33       0   0.000      192
                        34       0   0.000      192
                        35       0   0.000      192
                        36       0   0.000      192
                        37       0   0.000      192
                        38       0   0.000      192
                        39       0   0.000      192
                        40       0   0.000      192
                        41       0   0.000      192
                        42       0   0.000      192
                        43       0   0.000      192
                        44       0   0.000      192
                        45       0   0.000      192
                        46       0   0.000      192
                        47       0   0.000      192
                        48       0   0.000      192
                        49       0   0.000      192
                        50       0   0.000      192
                        51       0   0.000      192
                        52       0   0.000      192
                        53       0   0.000      192
                        54       0   0.000      192
                        55       6   0.257      192
                        56       2   0.114      192
                        57      12   0.543      192
                        58       7   0.243      192
                        59      60   2.686      192
                        60      14   0.743      192
                        61       6   0.243      192
                        62       6   0.243      192
                        63       0   0.000      192
                        64       0   0.000      192
                        65       0   0.000      192
                        66       0   0.000      192
                        67       0   0.000      192
                        68       0   0.000      192
                        69       0   0.000      192
                        70       0   0.000      192
                        71       0   0.000      192
                        72       0   0.000      192
                        73       0   0.000      192
                        74       0   0.000      192
                        75       0   0.000      192
                        76       0   0.000      192
                        77       0   0.000      192
                        78       0   0.000      192
                        79       0   0.000      192
                        80       0   0.000      192
                        81       0   0.000      192
                        82       0   0.000      192

Total tracks in x-direction: 13248, in y-direction: 15936

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.03532e+08
	Total used logic block area: 601894

Routing area (in minimum width transistor areas)...
	Total routing area: 8.64369e+07, per logic tile: 14700.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 114402
                                                      Y      2 114374
                                                      X      4 234186
                                                      Y      4 235222

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2     0.00049
                                            4    0.000371

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2    0.000472
                                            4    0.000323

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L2    0    0.000962
                                 L4    1    0.000693

Final hold Worst Negative Slack (hWNS): -0.0733 ns
Final hold Total Negative Slack (hTNS): -0.5864 ns

Final hold slack histogram:
[ -7.3e-11:  6.5e-11) 29 ( 25.9%) |************************************
[  6.5e-11:    2e-10) 39 ( 34.8%) |************************************************
[    2e-10:  3.4e-10)  6 (  5.4%) |*******
[  3.4e-10:  4.8e-10)  0 (  0.0%) |
[  4.8e-10:  6.2e-10)  1 (  0.9%) |*
[  6.2e-10:  7.6e-10)  3 (  2.7%) |****
[  7.6e-10:    9e-10)  4 (  3.6%) |*****
[    9e-10:    1e-09)  5 (  4.5%) |******
[    1e-09:  1.2e-09) 14 ( 12.5%) |*****************
[  1.2e-09:  1.3e-09) 11 (  9.8%) |**************

Final critical path delay (least slack): 2.2234 ns, Fmax: 449.762 MHz
Final setup Worst Negative Slack (sWNS): -2.2234 ns
Final setup Total Negative Slack (sTNS): -134.847 ns

Final setup slack histogram:
[ -2.2e-09: -2.1e-09)  2 (  1.8%) |**
[ -2.1e-09:   -2e-09)  2 (  1.8%) |**
[   -2e-09: -1.8e-09)  1 (  0.9%) |*
[ -1.8e-09: -1.7e-09)  1 (  0.9%) |*
[ -1.7e-09: -1.6e-09)  0 (  0.0%) |
[ -1.6e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.3e-09)  4 (  3.6%) |****
[ -1.3e-09: -1.2e-09) 52 ( 46.4%) |************************************************
[ -1.2e-09:   -1e-09) 35 ( 31.2%) |********************************
[   -1e-09:   -9e-10) 15 ( 13.4%) |**************

Final geomean non-virtual intra-domain period: 2.2234 ns (449.762 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.2234 ns (449.762 MHz)

Writing Implementation Netlist: bytewrite_sp_ram_wf_post_synthesis.v
Writing Implementation Netlist: bytewrite_sp_ram_wf_post_synthesis.blif
Writing Implementation SDF    : bytewrite_sp_ram_wf_post_synthesis.sdf
Incr Slack updates 1 in 1.5376e-05 sec
Full Max Req/Worst Slack updates 1 in 7.304e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4405e-05 sec
Flow timing analysis took 0.00293684 seconds (0.00277294 STA, 0.000163898 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 25.56 seconds (max_rss 940.8 MiB)
Incr Slack updates 1 in 2.0103e-05 sec
Full Max Req/Worst Slack updates 1 in 1.039e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.3237e-05 sec
