#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 31 20:15:34 2022
# Process ID: 15104
# Current directory: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18008 C:\Users\Rodrigo Herrera\OneDrive\Escritorio\project_lab8_Contador4bits\project_lab8_Contador4bits.xpr
# Log file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/vivado.log
# Journal file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lba8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lba8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flipflop_D'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab8_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sim_1/new/lba8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lba8_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cacc80c8110b4468a359b563bd4ffe93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lba8_tb_behav xil_defaultlib.lba8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop_D [flipflop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.lab8_ds [lab8_ds_default]
Compiling architecture behavioral of entity xil_defaultlib.lba8_tb
Built simulation snapshot lba8_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rodrigo -notrace
couldn't read file "C:/Users/Rodrigo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 20:16:10 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lba8_tb_behav -key {Behavioral:sim_1:Functional:lba8_tb} -tclbatch {lba8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lba8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lba8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 809.574 ; gain = 23.961
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: lab8_ds
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 904.945 ; gain = 89.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_ds' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:43]
INFO: [Synth 8-3491] module 'Clock' declared at 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:4' bound to instance 'reloj_1' of component 'Clock' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Clock' (1#1) [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:10]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt1' of component 'flipflop_D' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:69]
INFO: [Synth 8-638] synthesizing module 'flipflop_D' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flipflop_D' (2#1) [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:11]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt2' of component 'flipflop_D' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:70]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt3' of component 'flipflop_D' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:71]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt4' of component 'flipflop_D' [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lab8_ds' (3#1) [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 935.242 ; gain = 119.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 935.242 ; gain = 119.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 935.242 ; gain = 119.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/constrs_1/new/lab8_cons.xdc]
Finished Parsing XDC File [C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/constrs_1/new/lab8_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1326.945 ; gain = 511.508
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1326.945 ; gain = 511.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lba8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lba8_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cacc80c8110b4468a359b563bd4ffe93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lba8_tb_behav xil_defaultlib.lba8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lba8_tb_behav -key {Behavioral:sim_1:Functional:lba8_tb} -tclbatch {lba8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lba8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lba8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/And_3to1.v} w ]
add_files {{C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/And_3to1.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/And_2to1.v} w ]
add_files {{C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/And_2to1.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Or_2to1.v} w ]
add_files {{C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Or_2to1.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lba8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lba8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sim_1/new/lba8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lba8_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cacc80c8110b4468a359b563bd4ffe93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lba8_tb_behav xil_defaultlib.lba8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop_D [flipflop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.lab8_ds [lab8_ds_default]
Compiling architecture behavioral of entity xil_defaultlib.lba8_tb
Built simulation snapshot lba8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab8_Contador4bits/project_lab8_Contador4bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lba8_tb_behav -key {Behavioral:sim_1:Functional:lba8_tb} -tclbatch {lba8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lba8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lba8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 00:52:23 2022...
