;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @68, -0
	MOV @4, @2
	JMN 0, <332
	SPL <127, 106
	ADD 210, 60
	SUB @127, 106
	SUB 0, -100
	ADD 270, 10
	SUB @0, <-0
	SPL 0, <332
	ADD 270, 60
	ADD 210, 60
	SPL 100, @203
	SPL 720, 20
	MOV @4, @2
	JMZ -7, @-20
	SUB 0, -0
	ADD 2, @0
	SUB @0, @2
	SUB 720, 20
	SPL 9, <392
	SUB 274, @60
	SPL 600, 701
	SUB 274, @60
	SUB 274, @60
	JMP 72, <207
	JMN @0, 9
	SUB @121, 103
	JMN 121, #100
	SUB @0, @2
	SPL <127, 106
	SPL <107, 6
	SUB @127, 106
	SPL 0, 10
	SPL 0, 10
	SPL 0, 10
	SLT 130, 9
	SLT -0, 90
	SLT 130, 9
	SLT 130, 9
	SLT 130, 9
	SPL 14, <0
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <-2
	CMP -207, <-120
