`timescale 1ns/1ns
module tb_flip_flop();

reg sys_clk;
reg sys_rst_n;
reg key_in ;

wire led_out;

initial
	begin
		sys_clk = 1'b1;
		key_in  = 1'b0;
		#20
		sys_rst_n = 1'b1;
		#210
		sys_rst_n <= 1'b0;
		#40
		sys_rst_n <= 1'b1;
	end
	
always #10 sys_clk <= ~sys_clk;
always #20 key_in <= {$random}%2;

initial
	begin
		$timeformat(-9,0,"ns",6);
		$monitor("@time %t:key_in=%b led_out=%b"
					,$time,key_in,led_out);
	end

flip_flop	tb_flip_flop_inst1
(
	.sys_clk	(sys_clk),	//50MHZ
	.sys_rst_n  (sys_rst_n),	
	.Key_in		(key_in),
	
	.led_out    (led_out)
);

endmodule