{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "28", "@timestamp": "2021-06-28T12:48:56.000056-04:00", "@year": "2021", "@month": "06"}, "ait:date-sort": {"@day": "01", "@year": "2021", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": [{"xocs:funding-agency-matched-string": "Foundation for Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "UIDB/00127/2020", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, {"xocs:funding-agency-matched-string": "FCT?Foundation for Science and Technology", "xocs:funding-agency-acronym": "FST", "xocs:funding-agency": "Foundation for Science and Technology", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100019370", "xocs:funding-agency-country": "http://sws.geonames.org/2635167/"}], "xocs:funding-addon-generated-timestamp": "2021-07-01T19:07:26.919064Z", "xocs:funding-text": [{"$": "This work was supported by National Funds through the FCT?Foundation for Science and Technology, in the context of the project UIDB/00127/2020."}, {"$": "Funding: This work was supported by National Funds through the FCT\u2014Foundation for Science and Technology, in the context of the project UIDB/00127/2020."}], "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA)"}, {"$": "Campus Universit\u00e1rio de Santiago"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@affiliation-instance-id": "2007564833-e50580321ddc17b438e0bb7684c9ea82", "ce:source-text": "Department of Electronics, Telecommunications and Informatics, Institute of Electronics and Informatics Engineering of Aveiro (IEETA), Campus Universit\u00e1rio de Santiago, University of Aveiro, 3810-193, Aveiro, Portugal;", "@dptid": "113005820"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@author-instance-id": "2007564833-db24854cdc71b8356068c14e3b0042b9", "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Accelerating population count with a hardware co-processor for microblaze", "abstracts": "\u00a9 2021 by the author. Licensee MDPI, Basel, Switzerland.This paper proposes a Field-Programmable Gate Array (FPGA)-based hardware accelerator for assisting the embedded MicroBlaze soft-core processor in calculating population count. The population count is frequently required to be executed in cyber-physical systems and can be applied to large data sets, such as in the case of molecular similarity search in cheminformatics, or assisting with computations performed by binarized neural networks. The MicroBlaze instruction set architecture (ISA) does not support this operation natively, so the count has to be realized as either a sequence of native instructions (in software) or in parallel in a dedicated hardware accelerator. Different hardware accelerator architectures are analyzed and compared to one another and to implementing the population count operation in MicroBlaze. The achieved experimental results with large vector lengths (up to 217) demonstrate that the best hardware accelerator with DMA (Direct Memory Access) is ~31 times faster than the best software version running on MicroBlaze. The proposed architectures are scalable and can easily be adjusted to both smaller and bigger input vector lengths. The entire system was implemented and tested on a Nexys-4 prototyping board containing a low-cost/low-power Artix-7 FPGA.", "correspondence": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA)"}, {"$": "Campus Universit\u00e1rio de Santiago"}, {"$": "University of Aveiro"}], "ce:source-text": "Department of Electronics, Telecommunications and Informatics, Institute of Electronics and Informatics Engineering of Aveiro (IEETA), Campus Universit\u00e1rio de Santiago, University of Aveiro, 3810-193, Aveiro, Portugal;"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Computation", "@xml:lang": "eng", "@original": "y"}, {"$": "Cyber-physical systems", "@xml:lang": "eng", "@original": "y"}, {"$": "Embedded systems", "@xml:lang": "eng", "@original": "y"}, {"$": "Hardware accelerator", "@xml:lang": "eng", "@original": "y"}, {"$": "Population count", "@xml:lang": "eng", "@original": "y"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.mdpi.com/2079-9268/11/2/20/pdf", "@type": "email"}}, "translated-sourcetitle": {"$": "Journal of Low Power Electronics and Applications", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "11", "@issue": "2"}}, "@type": "j", "sourcetitle": "Journal of Low Power Electronics and Applications", "publicationdate": {"month": "06", "year": "2021", "date-text": "June 2021", "day": "01"}, "sourcetitle-abbrev": "J. Low Power Electron. Appl.", "@country": "che", "issn": {"$": "20799268", "@type": "electronic"}, "publicationyear": {"@first": "2021"}, "publisher": {"publishername": "MDPI AG"}, "article-number": "20", "@srcid": "21100332242"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "y", "grant-text": {"$": "This work was supported by National Funds through the FCT\u2014Foundation for Science and Technology, in the context of the project UIDB/00127/2020.", "@xml:lang": "eng"}, "grant": {"grant-id": "UIDB/00127/2020", "grant-acronym": "FCT", "grant-agency": {"@iso-code": "prt", "$": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}, "grant-agency-id": "501100001871"}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@timestamp": "BST 07:39:37", "@year": "2021", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "2007564833", "@idtype": "PUI"}, {"$": "933945517", "@idtype": "CAR-ID"}, {"$": "20212522431", "@idtype": "REAXYSCAR"}, {"$": "20212100047", "@idtype": "SCOPUS"}, {"$": "2021088118", "@idtype": "SNCPX"}, {"$": "20219002451353", "@idtype": "TPA-ID"}, {"$": "85108422282", "@idtype": "SCP"}, {"$": "85108422282", "@idtype": "SGR"}], "ce:doi": "10.3390/JLPEA11020020"}}, "tail": {"bibliography": {"@refcount": "35", "reference": [{"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Kim, K.D.; Kumar, P.R. An overview and some challenges in cyber-physical systems. J. Indian Inst. Sci. 2013, 93, 341\u2013352.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "An overview and some challenges in cyber-physical systems"}, "refd-itemidlist": {"itemid": {"$": "84886685433", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "93"}, "pagerange": {"@first": "341", "@last": "352"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.D.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim K.D."}, {"@seq": "2", "ce:initials": "P.R.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar P.R."}]}, "ref-sourcetitle": "J. Indian Inst. Sci"}, "ce:source-text": "Kim, K.D.; Kumar, P.R. An overview and some challenges in cyber-physical systems. J. Indian Inst. Sci. 2013, 93, 341\u2013352."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Mosterman, P.J.; Zander, J. Cyber-physical systems challenges: A needs analysis for collaborating embedded software systems. Softw. Syst. Model 2016, 15, 5\u201316. [CrossRef]", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Cyber-physical systems challenges: A needs analysis for collaborating embedded software systems"}, "refd-itemidlist": {"itemid": {"$": "85013764660", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15"}, "pagerange": {"@first": "5", "@last": "16"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Mosterman", "ce:indexed-name": "Mosterman P.J."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Zander", "ce:indexed-name": "Zander J."}]}, "ref-sourcetitle": "Softw. Syst. Model"}, "ce:source-text": "Mosterman, P.J.; Zander, J. Cyber-physical systems challenges: A needs analysis for collaborating embedded software systems. Softw. Syst. Model 2016, 15, 5\u201316. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Rodr\u00edguez, A.; Valverde, J.; Portilla, J.; Otero, A.; Riesgo, T.; de la Torre, E. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework. Sensors 2018, 18, 1877. [CrossRef]", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework"}, "refd-itemidlist": {"itemid": {"$": "85048338248", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18"}, "pagerange": {"@first": "1877"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rodr\u00edguez", "ce:indexed-name": "Rodriguez A."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Valverde", "ce:indexed-name": "Valverde J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Portilla", "ce:indexed-name": "Portilla J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Otero", "ce:indexed-name": "Otero A."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Riesgo", "ce:indexed-name": "Riesgo T."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "de la Torre", "ce:indexed-name": "de la Torre E."}]}, "ref-sourcetitle": "Sensors"}, "ce:source-text": "Rodr\u00edguez, A.; Valverde, J.; Portilla, J.; Otero, A.; Riesgo, T.; de la Torre, E. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework. Sensors 2018, 18, 1877. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Qasaimeh, M.; Denolf, K.; Vissers, J.L.K.; Zambreno, J.; Jones, P.H. Comparing Energy Efficiency of CPU, GPU and FPGA Implementations for Vision Kernels. In Proceedings of the 2019 IEEE International Conference on Embedded Software and Systems (ICESS), Las Vegas, NV, USA, 2\u20133 June 2019; pp. 1\u20138. [CrossRef]", "@id": "4", "ref-info": {"ref-title": {"ref-titletext": "Comparing Energy Efficiency of CPU, GPU and FPGA Implementations for Vision Kernels"}, "refd-itemidlist": {"itemid": {"$": "85070913064", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-text": "Las Vegas, NV, USA, 2\u20133 June 2019; [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Qasaimeh", "ce:indexed-name": "Qasaimeh M."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Denolf", "ce:indexed-name": "Denolf K."}, {"@seq": "3", "ce:initials": "J.L.K.", "@_fa": "true", "ce:surname": "Vissers", "ce:indexed-name": "Vissers J.L.K."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Zambreno", "ce:indexed-name": "Zambreno J."}, {"@seq": "5", "ce:initials": "P.H.", "@_fa": "true", "ce:surname": "Jones", "ce:indexed-name": "Jones P.H."}]}, "ref-sourcetitle": "Proceedings of the 2019 IEEE International Conference on Embedded Software and Systems (ICESS)"}, "ce:source-text": "Qasaimeh, M.; Denolf, K.; Vissers, J.L.K.; Zambreno, J.; Jones, P.H. Comparing Energy Efficiency of CPU, GPU and FPGA Implementations for Vision Kernels. In Proceedings of the 2019 IEEE International Conference on Embedded Software and Systems (ICESS), Las Vegas, NV, USA, 2\u20133 June 2019; pp. 1\u20138. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Hong, T.; Kang, Y.; Chung, J. InSight: An FPGA-Based Neuromorphic Computing System for Deep Neural Networks. J. Low Power Electron. Appl. 2020, 10, 36. [CrossRef]", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "InSight: An FPGA-Based Neuromorphic Computing System for Deep Neural Networks"}, "refd-itemidlist": {"itemid": {"$": "85094851791", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10"}, "pagerange": {"@first": "36"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hong", "ce:indexed-name": "Hong T."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Kang", "ce:indexed-name": "Kang Y."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung J."}]}, "ref-sourcetitle": "J. Low Power Electron. Appl"}, "ce:source-text": "Hong, T.; Kang, Y.; Chung, J. InSight: An FPGA-Based Neuromorphic Computing System for Deep Neural Networks. J. Low Power Electron. Appl. 2020, 10, 36. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Spagnolo, F.; Perri, S.; Frustaci, F.; Corsonello, P. Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA. J. Low Power Electron. Appl. 2020, 10, 1. [CrossRef]", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA"}, "refd-itemidlist": {"itemid": {"$": "85077592713", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10"}, "pagerange": {"@first": "1"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Spagnolo", "ce:indexed-name": "Spagnolo F."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Perri", "ce:indexed-name": "Perri S."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Frustaci", "ce:indexed-name": "Frustaci F."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Corsonello", "ce:indexed-name": "Corsonello P."}]}, "ref-sourcetitle": "J. Low Power Electron. Appl"}, "ce:source-text": "Spagnolo, F.; Perri, S.; Frustaci, F.; Corsonello, P. Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA. J. Low Power Electron. Appl. 2020, 10, 1. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sarwar, I.; Turvani, G.; Casu, M.R.; Tobon, J.A.; Vipiana, F.; Scapaticci, R.; Crocco, L. Low-Cost Low-Power Acceleration of a Microwave Imaging Algorithm for Brain Stroke Monitoring. J. Low Power Electron. Appl. 2018, 8, 43. [CrossRef]", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Low-Cost Low-Power Acceleration of a Microwave Imaging Algorithm for Brain Stroke Monitoring"}, "refd-itemidlist": {"itemid": {"$": "85057271838", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8"}, "pagerange": {"@first": "43"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Sarwar", "ce:indexed-name": "Sarwar I."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Turvani", "ce:indexed-name": "Turvani G."}, {"@seq": "3", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Casu", "ce:indexed-name": "Casu M.R."}, {"@seq": "4", "ce:initials": "J.A.", "@_fa": "true", "ce:surname": "Tobon", "ce:indexed-name": "Tobon J.A."}, {"@seq": "5", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Vipiana", "ce:indexed-name": "Vipiana F."}, {"@seq": "6", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Scapaticci", "ce:indexed-name": "Scapaticci R."}, {"@seq": "7", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Crocco", "ce:indexed-name": "Crocco L."}]}, "ref-sourcetitle": "J. Low Power Electron. Appl"}, "ce:source-text": "Sarwar, I.; Turvani, G.; Casu, M.R.; Tobon, J.A.; Vipiana, F.; Scapaticci, R.; Crocco, L. Low-Cost Low-Power Acceleration of a Microwave Imaging Algorithm for Brain Stroke Monitoring. J. Low Power Electron. Appl. 2018, 8, 43. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Intel Corp. Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 2 (2A, 2B, 2C & 2D): Instruction Set Reference, A\u2013Z. 2016. Available online: https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf (accessed on 14 March 2021).", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "34447569672", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}}, "ref-text": "Intel Corp. (2A, 2B, 2C & 2D): Instruction Set Reference, A\u2013Z. (accessed on 14 March 2021)", "ref-sourcetitle": "Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual"}, "ce:source-text": "Intel Corp. Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 2 (2A, 2B, 2C & 2D): Instruction Set Reference, A\u2013Z. 2016. Available online: https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Arm, Lda., Arm Armv8-A A32/T32 Instruction Set Architecture. Available online: https://developer.arm.com/documentation/ddi0597/2020-12/SIMD-FP-Instructions/VCNT---Vector-Count-Set-Bits-?lang=en (accessed on 14 March 2021).", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://developer.arm.com/documentation/ddi0597/2020-12/SIMD-FP-Instructions/VCNT---Vector-Count-Set-Bits-?lang=en", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85108448549", "@idtype": "SGR"}}, "ref-text": "Arm, Lda., (accessed on 14 March 2021)", "ref-sourcetitle": "Arm Armv8-A A32/T32 Instruction Set Architecture"}, "ce:source-text": "Arm, Lda., Arm Armv8-A A32/T32 Instruction Set Architecture. Available online: https://developer.arm.com/documentation/ddi0597/2020-12/SIMD-FP-Instructions/VCNT---Vector-Count-Set-Bits-?lang=en (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Xilinx, Inc. MicroBlaze Processor Reference Guide. UG081 (v9.0). 2008. Available online: https://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf (accessed on 14 March 2021).", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "12744265750", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc. UG081 (v9.0). (accessed on 14 March 2021)", "ref-sourcetitle": "MicroBlaze Processor Reference Guide"}, "ce:source-text": "Xilinx, Inc. MicroBlaze Processor Reference Guide. UG081 (v9.0). 2008. Available online: https://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Nurvitadhi, E.; Sheffield, D.; Sim, J.; Mishra, A.; Venkatesh, G.; Marr, D. Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. In Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT), Xi\u2019an, China, 7\u20139 December 2016; pp. 77\u201384. [CrossRef]", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC"}, "refd-itemidlist": {"itemid": {"$": "85016000557", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "77", "@last": "84"}}, "ref-text": "Xi\u2019an, China, 7\u20139 December 2016; [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Nurvitadhi", "ce:indexed-name": "Nurvitadhi E."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Sheffield", "ce:indexed-name": "Sheffield D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Sim", "ce:indexed-name": "Sim J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mishra", "ce:indexed-name": "Mishra A."}, {"@seq": "5", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Venkatesh", "ce:indexed-name": "Venkatesh G."}, {"@seq": "6", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Marr", "ce:indexed-name": "Marr D."}]}, "ref-sourcetitle": "Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT)"}, "ce:source-text": "Nurvitadhi, E.; Sheffield, D.; Sim, J.; Mishra, A.; Venkatesh, G.; Marr, D. Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. In Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT), Xi\u2019an, China, 7\u20139 December 2016; pp. 77\u201384. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Kim, J.H.; Lee, J.; Anderson, J.H. FPGA Architecture Enhancements for Efficient BNN Implementation. In Proceedings of the 2018 International Conference on Field-Programmable Technology (FPT), Naha, Japan, 10\u201314 December 2018; pp. 214\u2013221. [CrossRef]", "@id": "12", "ref-info": {"ref-title": {"ref-titletext": "FPGA Architecture Enhancements for Efficient BNN Implementation"}, "refd-itemidlist": {"itemid": {"$": "85068348982", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "214", "@last": "221"}}, "ref-text": "Naha, Japan, 10\u201314 December 2018; [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.H.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim J.H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J."}, {"@seq": "3", "ce:initials": "J.H.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson J.H."}]}, "ref-sourcetitle": "Proceedings of the 2018 International Conference on Field-Programmable Technology (FPT)"}, "ce:source-text": "Kim, J.H.; Lee, J.; Anderson, J.H. FPGA Architecture Enhancements for Efficient BNN Implementation. In Proceedings of the 2018 International Conference on Field-Programmable Technology (FPT), Naha, Japan, 10\u201314 December 2018; pp. 214\u2013221. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Agrawal, A.; Jaiswal, A.; Roy, D.; Han, B.; Srinivasan, G.; Ankit, A.; Roy, K. Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 2019, 66, 3064\u20133076. [CrossRef]", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays"}, "refd-itemidlist": {"itemid": {"$": "85068700963", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "66"}, "pagerange": {"@first": "3064", "@last": "3076"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Agrawal", "ce:indexed-name": "Agrawal A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Jaiswal", "ce:indexed-name": "Jaiswal A."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Roy", "ce:indexed-name": "Roy D."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Han", "ce:indexed-name": "Han B."}, {"@seq": "5", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Srinivasan", "ce:indexed-name": "Srinivasan G."}, {"@seq": "6", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ankit", "ce:indexed-name": "Ankit A."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Roy", "ce:indexed-name": "Roy K."}]}, "ref-sourcetitle": "IEEE Trans. Circuits Syst. I Regul. Pap"}, "ce:source-text": "Agrawal, A.; Jaiswal, A.; Roy, D.; Han, B.; Srinivasan, G.; Ankit, A.; Roy, K. Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 2019, 66, 3064\u20133076. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Huang, C.H.; Chen, P.J.; Lin, Y.J.; Chen, B.W.; Zheng, J.X. A robot-based intelligent management design for agricultural cyber-physical systems. Comput. Electron. Agric. 2021, 181. [CrossRef]", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "A robot-based intelligent management design for agricultural cyber-physical systems"}, "refd-itemidlist": {"itemid": {"$": "85100144946", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "181"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang C.H."}, {"@seq": "2", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen P.J."}, {"@seq": "3", "ce:initials": "Y.J.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin Y.J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen B.W."}, {"@seq": "5", "ce:initials": "J.X.", "@_fa": "true", "ce:surname": "Zheng", "ce:indexed-name": "Zheng J.X."}]}, "ref-sourcetitle": "Comput. Electron. Agric"}, "ce:source-text": "Huang, C.H.; Chen, P.J.; Lin, Y.J.; Chen, B.W.; Zheng, J.X. A robot-based intelligent management design for agricultural cyber-physical systems. Comput. Electron. Agric. 2021, 181. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Schanck, J. Improving Post-Quantum Cryptography through Cryptanalysis. Ph.D. Thesis, University of Waterloo, Waterloo, ON, Canada, 2020. Available online: https://uwspace.uwaterloo.ca/bitstream/handle/10012/16060/Schanck_John.pdf?sequence= 3&isAllowed=y (accessed on 14 March 2021).", "@id": "15", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://uwspace.uwaterloo.ca/bitstream/handle/10012/16060/Schanck_John.pdf?sequence=3&isAllowed=y", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85108412545", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, University of Waterloo, Waterloo, ON, Canada, 2020. (accessed on 14 March 2021)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Schanck", "ce:indexed-name": "Schanck J."}]}, "ref-sourcetitle": "Improving Post-Quantum Cryptography through Cryptanalysis"}, "ce:source-text": "Schanck, J. Improving Post-Quantum Cryptography through Cryptanalysis. Ph.D. Thesis, University of Waterloo, Waterloo, ON, Canada, 2020. Available online: https://uwspace.uwaterloo.ca/bitstream/handle/10012/16060/Schanck_John.pdf?sequence= 3&isAllowed=y (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Coron, J.S.; Gini, A. Improved cryptanalysis of the AJPS Mersenne based cryptosystem. J. Math. Cryptol. 2020, 14, 218\u2013223. [CrossRef]", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Improved cryptanalysis of the AJPS Mersenne based cryptosystem"}, "refd-itemidlist": {"itemid": {"$": "85075758109", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14"}, "pagerange": {"@first": "218", "@last": "223"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Gini", "ce:indexed-name": "Gini A."}]}, "ref-sourcetitle": "J. Math. Cryptol"}, "ce:source-text": "Coron, J.S.; Gini, A. Improved cryptanalysis of the AJPS Mersenne based cryptosystem. J. Math. Cryptol. 2020, 14, 218\u2013223. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Mitchell, R.; Chen, I.R. A Survey of Intrusion Detection Techniques for Cyber-Physical Systems. ACM Comput. Surv. 2014, 55. [CrossRef]", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A Survey of Intrusion Detection Techniques for Cyber-Physical Systems"}, "refd-itemidlist": {"itemid": {"$": "84901192690", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "55"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mitchell", "ce:indexed-name": "Mitchell R."}, {"@seq": "2", "ce:initials": "I.R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen I.R."}]}, "ref-sourcetitle": "ACM Comput. Surv"}, "ce:source-text": "Mitchell, R.; Chen, I.R. A Survey of Intrusion Detection Techniques for Cyber-Physical Systems. ACM Comput. Surv. 2014, 55. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "John, I.N.; Kamaku, P.W.; Macharia, D.K.; Mutua, N.M. Error Detection and Correction Using Hamming and Cyclic Codes in a Communication Channel. Pure Appl. Math. J. 2016, 5, 220\u2013231. [CrossRef]", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Error Detection and Correction Using Hamming and Cyclic Codes in a Communication Channel"}, "refd-itemidlist": {"itemid": {"$": "85068761162", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5"}, "pagerange": {"@first": "220", "@last": "231"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.N.", "@_fa": "true", "ce:surname": "John", "ce:indexed-name": "John I.N."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Kamaku", "ce:indexed-name": "Kamaku P.W."}, {"@seq": "3", "ce:initials": "D.K.", "@_fa": "true", "ce:surname": "Macharia", "ce:indexed-name": "Macharia D.K."}, {"@seq": "4", "ce:initials": "N.M.", "@_fa": "true", "ce:surname": "Mutua", "ce:indexed-name": "Mutua N.M."}]}, "ref-sourcetitle": "Pure Appl. Math. J"}, "ce:source-text": "John, I.N.; Kamaku, P.W.; Macharia, D.K.; Mutua, N.M. Error Detection and Correction Using Hamming and Cyclic Codes in a Communication Channel. Pure Appl. Math. J. 2016, 5, 220\u2013231. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Dalke, A. The chemfp project. J. Cheminform. 2019, 11, 76. [CrossRef]", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "The chemfp project"}, "refd-itemidlist": {"itemid": {"$": "85076231098", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11"}, "pagerange": {"@first": "76"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dalke", "ce:indexed-name": "Dalke A."}]}, "ref-sourcetitle": "J. Cheminform"}, "ce:source-text": "Dalke, A. The chemfp project. J. Cheminform. 2019, 11, 76. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Gonzalez-Dom\u00ednguez, J.; Schmidt, B. ParDRe: Faster parallel duplicated reads removal tool for sequencing studies. Bioinformatics 2016, 32, 1562\u20131564. [CrossRef]", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "ParDRe: Faster parallel duplicated reads removal tool for sequencing studies"}, "refd-itemidlist": {"itemid": {"$": "84970015987", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "32"}, "pagerange": {"@first": "1562", "@last": "1564"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gonzalez-Dom\u00ednguez", "ce:indexed-name": "Gonzalez-Dominguez J."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Schmidt", "ce:indexed-name": "Schmidt B."}]}, "ref-sourcetitle": "Bioinformatics"}, "ce:source-text": "Gonzalez-Dom\u00ednguez, J.; Schmidt, B. ParDRe: Faster parallel duplicated reads removal tool for sequencing studies. Bioinformatics 2016, 32, 1562\u20131564. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Anderson, S.E. Bit Twiddling Hacks. Available online: http://graphics.stanford.edu/~{}seander/bithacks.html#CountBitsSetTable (accessed on 14 March 2021).", "@id": "21", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://graphics.stanford.edu/~{}seander/bithacks.html#CountBitsSetTable", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35348930836", "@idtype": "SGR"}}, "ref-text": "(accessed on 14 March 2021)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.E.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson S.E."}]}, "ref-sourcetitle": "Bit Twiddling Hacks"}, "ce:source-text": "Anderson, S.E. Bit Twiddling Hacks. Available online: http://graphics.stanford.edu/~{}seander/bithacks.html#CountBitsSetTable (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sklyarov, V.; Skliarova, I.; Silva, J. On-chip reconfigurable hardware accelerators for popcount computations. Int. J. Re Config. Comput. 2016, 2016, 8972065. [CrossRef]", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "On-chip reconfigurable hardware accelerators for popcount computations"}, "refd-itemidlist": {"itemid": {"$": "84961904282", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2016"}, "pagerange": {"@first": "8972065"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}]}, "ref-sourcetitle": "Int. J. Re Config. Comput"}, "ce:source-text": "Sklyarov, V.; Skliarova, I.; Silva, J. On-chip reconfigurable hardware accelerators for popcount computations. Int. J. Re Config. Comput. 2016, 2016, 8972065. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA. Adv. Electr. Comput. Eng. 2014, 14, 63\u201368. [CrossRef]", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA"}, "refd-itemidlist": {"itemid": {"$": "84901843912", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14"}, "pagerange": {"@first": "63", "@last": "68"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv. Electr. Comput. Eng"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA. Adv. Electr. Comput. Eng. 2014, 14, 63\u201368. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Parhami, B. Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Trans. Circuits Syst. Ii Express Briefs 2009, 56, 167\u2013171. [CrossRef]", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. Circuits Syst. Ii Express Briefs"}, "ce:source-text": "Parhami, B. Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Trans. Circuits Syst. Ii Express Briefs 2009, 56, 167\u2013171. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Piestrak, S.J. Efficient Hamming weight comparators of binary vectors. Electron. Lett. 2007, 43, 611\u2013612. [CrossRef]", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electron. Lett"}, "ce:source-text": "Piestrak, S.J. Efficient Hamming weight comparators of binary vectors. Electron. Lett. 2007, 43, 611\u2013612. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Design and implementation of counting networks. Computing 2015, 97, 557\u2013577. [CrossRef]", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Design and implementation of counting networks. Computing 2015, 97, 557\u2013577. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "El-Qawasmeh, E. Beating the Popcount. Int. J. Inf. Technol. 2003, 9, 1\u201318. Available online: http://intjit.org/cms/journal/volume/9/1/91_1.pdf (accessed on 14 March 2021).", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-website": {"ce:e-address": {"$": "http://intjit.org/cms/journal/volume/9/1/91_1.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Beating the Popcount"}, "refd-itemidlist": {"itemid": {"$": "84928377419", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9"}, "pagerange": {"@first": "1", "@last": "18"}}, "ref-text": "(accessed on 14 March 2021)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "El-Qawasmeh", "ce:indexed-name": "El-Qawasmeh E."}]}, "ref-sourcetitle": "Int. J. Inf. Technol"}, "ce:source-text": "El-Qawasmeh, E. Beating the Popcount. Int. J. Inf. Technol. 2003, 9, 1\u201318. Available online: http://intjit.org/cms/journal/volume/9/1/91_1.pdf (accessed on 14 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Multi-core DSP-based vector set bits counters/comparators. J. Signal. Process. Syst. 2015, 80, 309\u2013322. [CrossRef]", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-core DSP-based vector set bits counters/comparators"}, "refd-itemidlist": {"itemid": {"$": "84928376304", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "80"}, "pagerange": {"@first": "309", "@last": "322"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "J. Signal. Process. Syst"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Multi-core DSP-based vector set bits counters/comparators. J. Signal. Process. Syst. 2015, 80, 309\u2013322. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Sklyarov, V.; Skliarova, I.; Barkalov, A.; Titarenko, L. Synthesis and Optimization of FPGA-Based Systems; Springer: Berlin, Germany, 2014.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer: Berlin, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-Based Systems"}, "ce:source-text": "Sklyarov, V.; Skliarova, I.; Barkalov, A.; Titarenko, L. Synthesis and Optimization of FPGA-Based Systems; Springer: Berlin, Germany, 2014."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Pilz, S.; Porrmann, F.; Kaiser, M.; Hagemeyer, J.; Hogan, J.M.; R\u00fcckert, U. Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs. Algorithms 2020, 13, 47. [CrossRef]", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "85081128256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13"}, "pagerange": {"@first": "47"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Pilz", "ce:indexed-name": "Pilz S."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Porrmann", "ce:indexed-name": "Porrmann F."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kaiser", "ce:indexed-name": "Kaiser M."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Hagemeyer", "ce:indexed-name": "Hagemeyer J."}, {"@seq": "5", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Hogan", "ce:indexed-name": "Hogan J.M."}, {"@seq": "6", "ce:initials": "U.", "@_fa": "true", "ce:surname": "R\u00fcckert", "ce:indexed-name": "Ruckert U."}]}, "ref-sourcetitle": "Algorithms"}, "ce:source-text": "Pilz, S.; Porrmann, F.; Kaiser, M.; Hagemeyer, J.; Hogan, J.M.; R\u00fcckert, U. Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs. Algorithms 2020, 13, 47. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Umuroglu, Y.; Conficconi, D.; Rasnayake, L.K.; Preu\u00dfer, T.B.; Sj\u00e4lander, M. Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing. ACM Trans. Reconfig. Technol. Syst. 2019, 12, 1\u201324. [CrossRef]", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing"}, "refd-itemidlist": {"itemid": {"$": "85075545551", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12"}, "pagerange": {"@first": "1", "@last": "24"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Umuroglu", "ce:indexed-name": "Umuroglu Y."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Conficconi", "ce:indexed-name": "Conficconi D."}, {"@seq": "3", "ce:initials": "L.K.", "@_fa": "true", "ce:surname": "Rasnayake", "ce:indexed-name": "Rasnayake L.K."}, {"@seq": "4", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Preu\u00dfer", "ce:indexed-name": "Preusser T.B."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sj\u00e4lander", "ce:indexed-name": "Sjalander M."}]}, "ref-sourcetitle": "ACM Trans. Reconfig. Technol. Syst"}, "ce:source-text": "Umuroglu, Y.; Conficconi, D.; Rasnayake, L.K.; Preu\u00dfer, T.B.; Sj\u00e4lander, M. Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing. ACM Trans. Reconfig. Technol. Syst. 2019, 12, 1\u201324. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Rasoulinezhad, S.; Siddhartha; Zhou, H.; Wang, L.; Boland, D.; Leong, P.H.W. LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 26\u201328 February 2020; pp. 161\u2013171. [CrossRef]", "@id": "32", "ref-info": {"ref-title": {"ref-titletext": "LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations"}, "refd-itemidlist": {"itemid": {"$": "85082050918", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "161", "@last": "171"}}, "ref-text": "Monterey, CA, USA, 26\u201328 February 2020; [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rasoulinezhad", "ce:indexed-name": "Rasoulinezhad S."}, {"@seq": "2", "@_fa": "true", "ce:surname": "Siddhartha", "ce:indexed-name": "Siddhartha"}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Zhou", "ce:indexed-name": "Zhou H."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang L."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Boland", "ce:indexed-name": "Boland D."}, {"@seq": "6", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}]}, "ref-sourcetitle": "Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"}, "ce:source-text": "Rasoulinezhad, S.; Siddhartha; Zhou, H.; Wang, L.; Boland, D.; Leong, P.H.W. LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 26\u201328 February 2020; pp. 161\u2013171. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Preu\u00dfer, T.B. Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs. In Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, 4\u20138 September 2017; pp. 1\u20137. [CrossRef]", "@id": "33", "ref-info": {"ref-title": {"ref-titletext": "Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs"}, "refd-itemidlist": {"itemid": {"$": "85034421305", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "7"}}, "ref-text": "Ghent, Belgium, 4\u20138 September 2017; [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Preu\u00dfer", "ce:indexed-name": "Preusser T.B."}]}, "ref-sourcetitle": "Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL)"}, "ce:source-text": "Preu\u00dfer, T.B. Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs. In Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, 4\u20138 September 2017; pp. 1\u20137. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Xilinx, Inc. 7 Series FPGAs Data Sheet: Overview. 2020. Available online: https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf (accessed on 21 March 2021).", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85089573602", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc. (accessed on 21 March 2021)", "ref-sourcetitle": "7 Series FPGAs Data Sheet: Overview"}, "ce:source-text": "Xilinx, Inc. 7 Series FPGAs Data Sheet: Overview. 2020. Available online: https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf (accessed on 21 March 2021)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181", "ref-fulltext": "Digilent, Nexys 4 Reference Manual. Available online: https://reference.digilentinc.com/reference/programmable-logic/nexys-4/reference-manual (accessed on 21 March 2021).", "@id": "35", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://reference.digilentinc.com/reference/programmable-logic/nexys-4/reference-manual", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85019243043", "@idtype": "SGR"}}, "ref-text": "Digilent, (accessed on 21 March 2021)", "ref-sourcetitle": "Nexys 4 Reference Manual"}, "ce:source-text": "Digilent, Nexys 4 Reference Manual. Available online: https://reference.digilentinc.com/reference/programmable-logic/nexys-4/reference-manual (accessed on 21 March 2021)."}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "2", "eid": "2-s2.0-85108422282", "dc:description": "\u00a9 2021 by the author. Licensee MDPI, Basel, Switzerland.This paper proposes a Field-Programmable Gate Array (FPGA)-based hardware accelerator for assisting the embedded MicroBlaze soft-core processor in calculating population count. The population count is frequently required to be executed in cyber-physical systems and can be applied to large data sets, such as in the case of molecular similarity search in cheminformatics, or assisting with computations performed by binarized neural networks. The MicroBlaze instruction set architecture (ISA) does not support this operation natively, so the count has to be realized as either a sequence of native instructions (in software) or in parallel in a dedicated hardware accelerator. Different hardware accelerator architectures are analyzed and compared to one another and to implementing the population count operation in MicroBlaze. The achieved experimental results with large vector lengths (up to 217) demonstrate that the best hardware accelerator with DMA (Direct Memory Access) is ~31 times faster than the best software version running on MicroBlaze. The proposed architectures are scalable and can easily be adjusted to both smaller and bigger input vector lengths. The entire system was implemented and tested on a Nexys-4 prototyping board containing a low-cost/low-power Artix-7 FPGA.", "prism:coverDate": "2021-06-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85108422282", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85108422282"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85108422282&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85108422282&origin=inward"}], "prism:publicationName": "Journal of Low Power Electronics and Applications", "source-id": "21100332242", "citedby-count": "3", "prism:volume": "11", "subtype": "ar", "dc:title": "Accelerating population count with a hardware co-processor for microblaze", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.3390/JLPEA11020020", "prism:issn": "20799268", "article-number": "20", "dc:identifier": "SCOPUS_ID:85108422282", "dc:publisher": "MDPI AG"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Computation"}, {"@_fa": "true", "$": "Cyber-physical systems"}, {"@_fa": "true", "$": "Embedded systems"}, {"@_fa": "true", "$": "Hardware accelerator"}, {"@_fa": "true", "$": "Population count"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}