<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='996' type='void llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;()'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='477' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='830' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='360' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='393' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1062' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1096' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops12removeIfDeadEPN4llvm12MachineInstrE'/>
