<stg><name>hls_xfft2real_Loop_realfft_be_descramble_pro</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="14">
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="114">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="11">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="11" to="12">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="12" to="13">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="2">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i1_0_i = phi i10 [ %i, %0 ], [ 0, %newFuncRoot ]

]]></node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:1  %exitcond_i = icmp eq i10 %i1_0_i, -512

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %i = add i10 %i1_0_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %exitcond_i, label %"xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub", label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="10">
<![CDATA[
_ifconv:0  %tmp = trunc i10 %i1_0_i to i9

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:20  %tmp_s = icmp eq i10 %i1_0_i, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:21  br i1 %tmp_s, label %1, label %_ifconv1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:0  %tmp_4 = sub i9 0, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:1  %tmp_18 = trunc i9 %tmp_4 to i8

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:7  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_4, i32 8)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:2  %newIndex5 = zext i8 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %descramble_buf_0_M_real_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_ad_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %descramble_buf_1_M_real_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_ad_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %descramble_buf_0_M_imag_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_ad_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %descramble_buf_1_M_imag_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_ad_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:8  %descramble_buf_0_M_real_V_lo_1 = load i16* %descramble_buf_0_M_real_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_lo_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:9  %descramble_buf_1_M_real_V_lo_1 = load i16* %descramble_buf_1_M_real_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_lo_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:11  %descramble_buf_0_M_imag_V_lo_1 = load i16* %descramble_buf_0_M_imag_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_lo_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:12  %descramble_buf_1_M_imag_V_lo_1 = load i16* %descramble_buf_1_M_imag_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_lo_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:6  %tmp_7 = trunc i10 %i1_0_i to i8

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:7  %newIndex3 = zext i8 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %descramble_buf_0_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_ad"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %descramble_buf_1_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_ad"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:12  %descramble_buf_0_M_real_V_lo = load i16* %descramble_buf_0_M_real_V_ad, align 4

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_lo"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:13  %descramble_buf_1_M_real_V_lo = load i16* %descramble_buf_1_M_real_V_ad, align 4

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_lo"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %descramble_buf_0_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_ad"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %descramble_buf_1_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_ad"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:17  %descramble_buf_0_M_imag_V_lo = load i16* %descramble_buf_0_M_imag_V_ad, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_lo"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:18  %descramble_buf_1_M_imag_V_lo = load i16* %descramble_buf_1_M_imag_V_ad, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_lo"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:8  %descramble_buf_0_M_real_V_lo_1 = load i16* %descramble_buf_0_M_real_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_lo_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:9  %descramble_buf_1_M_real_V_lo_1 = load i16* %descramble_buf_1_M_real_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_lo_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:11  %descramble_buf_0_M_imag_V_lo_1 = load i16* %descramble_buf_0_M_imag_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_lo_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:12  %descramble_buf_1_M_imag_V_lo_1 = load i16* %descramble_buf_1_M_imag_V_ad_1, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_lo_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %i1_0_i, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:11  %icmp = icmp eq i2 %tmp_12, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:12  %descramble_buf_0_M_real_V_lo = load i16* %descramble_buf_0_M_real_V_ad, align 4

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_real_V_lo"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:13  %descramble_buf_1_M_real_V_lo = load i16* %descramble_buf_1_M_real_V_ad, align 4

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_real_V_lo"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:17  %descramble_buf_0_M_imag_V_lo = load i16* %descramble_buf_0_M_imag_V_ad, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_0_M_imag_V_lo"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:18  %descramble_buf_1_M_imag_V_lo = load i16* %descramble_buf_1_M_imag_V_ad, align 2

]]></node>
<StgValue><ssdm name="descramble_buf_1_M_imag_V_lo"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:10  %p_Val2_4 = select i1 %tmp_23, i16 %descramble_buf_1_M_real_V_lo_1, i16 %descramble_buf_0_M_real_V_lo_1

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:13  %p_Val2_3 = select i1 %tmp_23, i16 %descramble_buf_1_M_imag_V_lo_1, i16 %descramble_buf_0_M_imag_V_lo_1

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:14  %p_Val2_6 = sub i16 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:14  %p_Val2_s = select i1 %icmp, i16 %descramble_buf_0_M_real_V_lo, i16 %descramble_buf_1_M_real_V_lo

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:19  %p_Val2_2 = select i1 %icmp, i16 %descramble_buf_0_M_imag_V_lo, i16 %descramble_buf_1_M_imag_V_lo

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:15  %tmp_6 = sext i16 %p_Val2_4 to i17

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:16  %tmp_1 = sext i16 %p_Val2_6 to i17

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:17  %tmp_5 = sext i16 %p_Val2_s to i17

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:18  %r_V = add i17 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:20  %r_V_2 = sub i17 %tmp_6, %tmp_5

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:22  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:25  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:28  %tmp_11 = sext i16 %p_Val2_2 to i17

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:29  %r_V_1 = add i17 %tmp_11, %tmp_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:31  %p_Val2_5 = sub i17 %tmp_1, %tmp_11

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:32  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:35  %tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V_1, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:40  %tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %p_Val2_5, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:44  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_2, i32 16)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:47  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V_2, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:5  %tmp_9 = zext i10 %i1_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:19  %tmp_19_tr = zext i17 %r_V to i18

]]></node>
<StgValue><ssdm name="tmp_19_tr"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:21  %tmp_31_tr = zext i17 %r_V_2 to i18

]]></node>
<StgValue><ssdm name="tmp_31_tr"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:23  %p_neg1 = sub i18 0, %tmp_19_tr

]]></node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:24  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg1, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:30  %tmp_24_tr = zext i17 %r_V_1 to i18

]]></node>
<StgValue><ssdm name="tmp_24_tr"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:33  %p_neg2 = sub i18 0, %tmp_24_tr

]]></node>
<StgValue><ssdm name="p_neg2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:34  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg2, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:38  %t_V_2 = sub i17 0, %p_Val2_5

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:39  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %t_V_2, i32 16)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:41  %p_neg_t = sub i16 0, %tmp_16

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:42  %tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %t_V_2, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:43  %p_y_M_real_V_read_assign = select i1 %tmp_26, i16 %p_neg_t, i16 %tmp_17

]]></node>
<StgValue><ssdm name="p_y_M_real_V_read_assign"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:45  %p_neg = sub i18 0, %tmp_31_tr

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:46  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:50  %twid_rom_0_addr = getelementptr [512 x i16]* @twid_rom_0, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="twid_rom_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="9">
<![CDATA[
_ifconv1:51  %p_Val2_7 = load i16* %twid_rom_0_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:52  %twid_rom_1_addr = getelementptr [512 x i16]* @twid_rom_1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="twid_rom_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="16" op_0_bw="9">
<![CDATA[
_ifconv1:53  %p_Val2_8 = load i16* %twid_rom_1_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:26  %tmp_10 = sub i16 0, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:27  %f_M_real_V = select i1 %tmp_24, i16 %tmp_10, i16 %tmp_3

]]></node>
<StgValue><ssdm name="f_M_real_V"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:36  %tmp_15 = sub i16 0, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:37  %f_M_imag_V = select i1 %tmp_25, i16 %tmp_15, i16 %tmp_14

]]></node>
<StgValue><ssdm name="f_M_imag_V"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:48  %tmp_21 = sub i16 0, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:49  %p_y_M_imag_V_read_assign = select i1 %tmp_27, i16 %tmp_21, i16 %tmp_20

]]></node>
<StgValue><ssdm name="p_y_M_imag_V_read_assign"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="9">
<![CDATA[
_ifconv1:51  %p_Val2_7 = load i16* %twid_rom_0_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="16" op_0_bw="9">
<![CDATA[
_ifconv1:53  %p_Val2_8 = load i16* %twid_rom_1_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="31" op_0_bw="16">
<![CDATA[
_ifconv1:54  %tmp_i = sext i16 %p_Val2_7 to i31

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="31" op_0_bw="16">
<![CDATA[
_ifconv1:55  %tmp_1_i = sext i16 %p_y_M_real_V_read_assign to i31

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="31" op_0_bw="16">
<![CDATA[
_ifconv1:56  %tmp_2_i = sext i16 %p_Val2_8 to i31

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp1_cast_i"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_3_cast_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="31" op_0_bw="16">
<![CDATA[
_ifconv1:57  %tmp_3_i = sext i16 %p_y_M_imag_V_read_assign to i31

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp1_cast_i"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_1_cast_i"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_2_cast_i"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_3_cast_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp1_cast_i"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_1_cast_i"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_2_cast_i"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_3_cast_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_1_cast_i"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:60  %p_Val2_9 = sub i31 %tmp1_cast_i, %tmp_1_cast_i

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_2_cast_i"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:64  %p_Val2_10 = add i31 %tmp_3_cast_i, %tmp_2_cast_i

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %cdata_M_real_V = add i16 %p_Val2_2, %p_Val2_s

]]></node>
<StgValue><ssdm name="cdata_M_real_V"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %p_Val2_1 = sub i16 %p_Val2_s, %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:61  %p_r_M_real_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_9, i32 15, i32 30)

]]></node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:65  %p_r_M_imag_V_3 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_10, i32 15, i32 30)

]]></node>
<StgValue><ssdm name="p_r_M_imag_V_3"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:66  %p_r_M_real_V_1 = add i16 %f_M_real_V, %p_r_M_real_V

]]></node>
<StgValue><ssdm name="p_r_M_real_V_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:67  %p_r_M_imag_V = add i16 %f_M_imag_V, %p_r_M_imag_V_3

]]></node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:68  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %tmp_M_real_V = phi i16 [ %cdata_M_real_V, %1 ], [ %p_r_M_real_V_1, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="tmp_M_real_V"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %cdata_M_imag_V = phi i16 [ %p_Val2_1, %1 ], [ %p_r_M_imag_V, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="cdata_M_imag_V"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %tmp_22 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %cdata_M_imag_V, i16 %tmp_M_real_V)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_22)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str4, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0">
<![CDATA[
xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
