// Seed: 2444578878
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    output wire id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    output logic id_6,
    output wand id_7,
    input wor id_8,
    output supply0 id_9
);
  id_11(
      .id_0(1), .id_1(id_0), .id_2(id_0), .id_3(id_0), .id_4(id_6 == 1'b0)
  ); module_0(
      id_2, id_7, id_7, id_2, id_8, id_1, id_3, id_9
  );
  wand id_12 = id_8;
  always @(posedge 1 == 1'b0 or negedge id_0) begin
    id_6 <= 1;
  end
endmodule
