$date
	Tue Dec  7 20:31:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_reg16_tb $end
$var wire 16 ! Q [15:0] $end
$var reg 1 " Clk $end
$var reg 16 # D [15:0] $end
$var reg 1 $ En $end
$var reg 1 % Reset $end
$scope module dut $end
$var wire 1 " Clk $end
$var wire 16 & D [15:0] $end
$var wire 1 $ En $end
$var wire 1 % Reset $end
$var reg 16 ' Q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1010101010101010 &
1%
1$
b1010101010101010 #
0"
b0 !
$end
#500
1"
#1000
0"
#1500
1"
#2000
0"
b1011101110111011 #
b1011101110111011 &
0%
#2500
b1011101110111011 !
b1011101110111011 '
1"
#3000
0"
#3500
1"
#4000
0"
0$
#4500
1"
#5000
0"
#5500
1"
#6000
0"
1$
#6500
1"
#7000
0"
#7500
1"
#8000
0"
#8500
1"
#8750
b0 !
b0 '
1%
#9000
0"
#9500
1"
#10000
0"
0%
#10500
b1011101110111011 !
b1011101110111011 '
1"
#11000
0"
#11500
1"
#12000
0"
0$
#12500
1"
#13000
0"
#13500
1"
#14000
b0 !
b0 '
0"
1%
#14500
1"
#15000
0"
