#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21be5a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2202240 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x21bc8d0 .functor NOT 1, L_0x2236340, C4<0>, C4<0>, C4<0>;
L_0x2236050 .functor XOR 8, L_0x2235df0, L_0x2235fb0, C4<00000000>, C4<00000000>;
L_0x2236230 .functor XOR 8, L_0x2236050, L_0x2236160, C4<00000000>, C4<00000000>;
v0x22339d0_0 .net *"_ivl_10", 7 0, L_0x2236160;  1 drivers
v0x2233ad0_0 .net *"_ivl_12", 7 0, L_0x2236230;  1 drivers
v0x2233bb0_0 .net *"_ivl_2", 7 0, L_0x2235d50;  1 drivers
v0x2233c70_0 .net *"_ivl_4", 7 0, L_0x2235df0;  1 drivers
v0x2233d50_0 .net *"_ivl_6", 7 0, L_0x2235fb0;  1 drivers
v0x2233e80_0 .net *"_ivl_8", 7 0, L_0x2236050;  1 drivers
v0x2233f60_0 .net "areset", 0 0, L_0x21bcce0;  1 drivers
v0x2234000_0 .var "clk", 0 0;
v0x22340a0_0 .net "predict_history_dut", 6 0, v0x2232bf0_0;  1 drivers
v0x22341f0_0 .net "predict_history_ref", 6 0, L_0x2235bc0;  1 drivers
v0x2234290_0 .net "predict_pc", 6 0, L_0x2234e50;  1 drivers
v0x2234330_0 .net "predict_taken_dut", 0 0, v0x2232ec0_0;  1 drivers
v0x22343d0_0 .net "predict_taken_ref", 0 0, L_0x2235a00;  1 drivers
v0x2234470_0 .net "predict_valid", 0 0, v0x222fea0_0;  1 drivers
v0x2234510_0 .var/2u "stats1", 223 0;
v0x22345b0_0 .var/2u "strobe", 0 0;
v0x2234670_0 .net "tb_match", 0 0, L_0x2236340;  1 drivers
v0x2234820_0 .net "tb_mismatch", 0 0, L_0x21bc8d0;  1 drivers
v0x22348c0_0 .net "train_history", 6 0, L_0x2235400;  1 drivers
v0x2234980_0 .net "train_mispredicted", 0 0, L_0x22352a0;  1 drivers
v0x2234a20_0 .net "train_pc", 6 0, L_0x2235590;  1 drivers
v0x2234ae0_0 .net "train_taken", 0 0, L_0x2235080;  1 drivers
v0x2234b80_0 .net "train_valid", 0 0, v0x2230820_0;  1 drivers
v0x2234c20_0 .net "wavedrom_enable", 0 0, v0x22308f0_0;  1 drivers
v0x2234cc0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2230990_0;  1 drivers
v0x2234d60_0 .net "wavedrom_title", 511 0, v0x2230a70_0;  1 drivers
L_0x2235d50 .concat [ 7 1 0 0], L_0x2235bc0, L_0x2235a00;
L_0x2235df0 .concat [ 7 1 0 0], L_0x2235bc0, L_0x2235a00;
L_0x2235fb0 .concat [ 7 1 0 0], v0x2232bf0_0, v0x2232ec0_0;
L_0x2236160 .concat [ 7 1 0 0], L_0x2235bc0, L_0x2235a00;
L_0x2236340 .cmp/eeq 8, L_0x2235d50, L_0x2236230;
S_0x21bbc50 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2202240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x220d3b0 .param/l "LNT" 0 3 22, C4<01>;
P_0x220d3f0 .param/l "LT" 0 3 22, C4<10>;
P_0x220d430 .param/l "SNT" 0 3 22, C4<00>;
P_0x220d470 .param/l "ST" 0 3 22, C4<11>;
P_0x220d4b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x21bd1c0 .functor XOR 7, v0x222e040_0, L_0x2234e50, C4<0000000>, C4<0000000>;
L_0x21e84f0 .functor XOR 7, L_0x2235400, L_0x2235590, C4<0000000>, C4<0000000>;
v0x21fb480_0 .net *"_ivl_11", 0 0, L_0x2235910;  1 drivers
L_0x7f85843cd1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21fb750_0 .net *"_ivl_12", 0 0, L_0x7f85843cd1c8;  1 drivers
L_0x7f85843cd210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21bc940_0 .net *"_ivl_16", 6 0, L_0x7f85843cd210;  1 drivers
v0x21bcb80_0 .net *"_ivl_4", 1 0, L_0x2235720;  1 drivers
v0x21bcd50_0 .net *"_ivl_6", 8 0, L_0x2235820;  1 drivers
L_0x7f85843cd180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x21bd2b0_0 .net *"_ivl_9", 1 0, L_0x7f85843cd180;  1 drivers
v0x222dd20_0 .net "areset", 0 0, L_0x21bcce0;  alias, 1 drivers
v0x222dde0_0 .net "clk", 0 0, v0x2234000_0;  1 drivers
v0x222dea0 .array "pht", 0 127, 1 0;
v0x222df60_0 .net "predict_history", 6 0, L_0x2235bc0;  alias, 1 drivers
v0x222e040_0 .var "predict_history_r", 6 0;
v0x222e120_0 .net "predict_index", 6 0, L_0x21bd1c0;  1 drivers
v0x222e200_0 .net "predict_pc", 6 0, L_0x2234e50;  alias, 1 drivers
v0x222e2e0_0 .net "predict_taken", 0 0, L_0x2235a00;  alias, 1 drivers
v0x222e3a0_0 .net "predict_valid", 0 0, v0x222fea0_0;  alias, 1 drivers
v0x222e460_0 .net "train_history", 6 0, L_0x2235400;  alias, 1 drivers
v0x222e540_0 .net "train_index", 6 0, L_0x21e84f0;  1 drivers
v0x222e620_0 .net "train_mispredicted", 0 0, L_0x22352a0;  alias, 1 drivers
v0x222e6e0_0 .net "train_pc", 6 0, L_0x2235590;  alias, 1 drivers
v0x222e7c0_0 .net "train_taken", 0 0, L_0x2235080;  alias, 1 drivers
v0x222e880_0 .net "train_valid", 0 0, v0x2230820_0;  alias, 1 drivers
E_0x21cdd80 .event posedge, v0x222dd20_0, v0x222dde0_0;
L_0x2235720 .array/port v0x222dea0, L_0x2235820;
L_0x2235820 .concat [ 7 2 0 0], L_0x21bd1c0, L_0x7f85843cd180;
L_0x2235910 .part L_0x2235720, 1, 1;
L_0x2235a00 .functor MUXZ 1, L_0x7f85843cd1c8, L_0x2235910, v0x222fea0_0, C4<>;
L_0x2235bc0 .functor MUXZ 7, L_0x7f85843cd210, v0x222e040_0, v0x222fea0_0, C4<>;
S_0x21bfdd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x21bbc50;
 .timescale -12 -12;
v0x21fb060_0 .var/i "i", 31 0;
S_0x222eaa0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2202240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x222ec50 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x21bcce0 .functor BUFZ 1, v0x222ff70_0, C4<0>, C4<0>, C4<0>;
L_0x7f85843cd0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x222f730_0 .net *"_ivl_10", 0 0, L_0x7f85843cd0a8;  1 drivers
L_0x7f85843cd0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x222f810_0 .net *"_ivl_14", 6 0, L_0x7f85843cd0f0;  1 drivers
L_0x7f85843cd138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x222f8f0_0 .net *"_ivl_18", 6 0, L_0x7f85843cd138;  1 drivers
L_0x7f85843cd018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x222f9b0_0 .net *"_ivl_2", 6 0, L_0x7f85843cd018;  1 drivers
L_0x7f85843cd060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x222fa90_0 .net *"_ivl_6", 0 0, L_0x7f85843cd060;  1 drivers
v0x222fbc0_0 .net "areset", 0 0, L_0x21bcce0;  alias, 1 drivers
v0x222fc60_0 .net "clk", 0 0, v0x2234000_0;  alias, 1 drivers
v0x222fd30_0 .net "predict_pc", 6 0, L_0x2234e50;  alias, 1 drivers
v0x222fe00_0 .var "predict_pc_r", 6 0;
v0x222fea0_0 .var "predict_valid", 0 0;
v0x222ff70_0 .var "reset", 0 0;
v0x2230010_0 .net "tb_match", 0 0, L_0x2236340;  alias, 1 drivers
v0x22300d0_0 .net "train_history", 6 0, L_0x2235400;  alias, 1 drivers
v0x22301c0_0 .var "train_history_r", 6 0;
v0x2230280_0 .net "train_mispredicted", 0 0, L_0x22352a0;  alias, 1 drivers
v0x2230350_0 .var "train_mispredicted_r", 0 0;
v0x22303f0_0 .net "train_pc", 6 0, L_0x2235590;  alias, 1 drivers
v0x22305f0_0 .var "train_pc_r", 6 0;
v0x22306b0_0 .net "train_taken", 0 0, L_0x2235080;  alias, 1 drivers
v0x2230780_0 .var "train_taken_r", 0 0;
v0x2230820_0 .var "train_valid", 0 0;
v0x22308f0_0 .var "wavedrom_enable", 0 0;
v0x2230990_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2230a70_0 .var "wavedrom_title", 511 0;
E_0x21cd220/0 .event negedge, v0x222dde0_0;
E_0x21cd220/1 .event posedge, v0x222dde0_0;
E_0x21cd220 .event/or E_0x21cd220/0, E_0x21cd220/1;
L_0x2234e50 .functor MUXZ 7, L_0x7f85843cd018, v0x222fe00_0, v0x222fea0_0, C4<>;
L_0x2235080 .functor MUXZ 1, L_0x7f85843cd060, v0x2230780_0, v0x2230820_0, C4<>;
L_0x22352a0 .functor MUXZ 1, L_0x7f85843cd0a8, v0x2230350_0, v0x2230820_0, C4<>;
L_0x2235400 .functor MUXZ 7, L_0x7f85843cd0f0, v0x22301c0_0, v0x2230820_0, C4<>;
L_0x2235590 .functor MUXZ 7, L_0x7f85843cd138, v0x22305f0_0, v0x2230820_0, C4<>;
S_0x222ed10 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x222eaa0;
 .timescale -12 -12;
v0x222ef70_0 .var/2u "arfail", 0 0;
v0x222f050_0 .var "async", 0 0;
v0x222f110_0 .var/2u "datafail", 0 0;
v0x222f1b0_0 .var/2u "srfail", 0 0;
E_0x21ccfd0 .event posedge, v0x222dde0_0;
E_0x21ae9f0 .event negedge, v0x222dde0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x21ccfd0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ccfd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x21ae9f0;
    %load/vec4 v0x2230010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x222f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %wait E_0x21ccfd0;
    %load/vec4 v0x2230010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x222ef70_0, 0, 1;
    %wait E_0x21ccfd0;
    %load/vec4 v0x2230010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x222f1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %load/vec4 v0x222f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x222ef70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x222f050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x222f110_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x222f050_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x222f270 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x222eaa0;
 .timescale -12 -12;
v0x222f470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x222f550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x222eaa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2230cf0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2202240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x21d7100 .functor XOR 7, L_0x2234e50, v0x2232a20_0, C4<0000000>, C4<0000000>;
L_0x220e710 .functor XOR 7, L_0x2235590, L_0x2235400, C4<0000000>, C4<0000000>;
v0x2231740 .array "PHT", 0 127, 1 0;
v0x2232820_0 .net "areset", 0 0, L_0x21bcce0;  alias, 1 drivers
v0x2232930_0 .net "clk", 0 0, v0x2234000_0;  alias, 1 drivers
v0x2232a20_0 .var "global_history", 6 0;
v0x2232ac0_0 .var "next_global_history", 6 0;
v0x2232bf0_0 .var "predict_history", 6 0;
v0x2232cd0_0 .net "predict_index", 6 0, L_0x21d7100;  1 drivers
v0x2232db0_0 .net "predict_pc", 6 0, L_0x2234e50;  alias, 1 drivers
v0x2232ec0_0 .var "predict_taken", 0 0;
v0x2232f80_0 .net "predict_valid", 0 0, v0x222fea0_0;  alias, 1 drivers
v0x2233020_0 .net "train_history", 6 0, L_0x2235400;  alias, 1 drivers
v0x2233130_0 .net "train_index", 6 0, L_0x220e710;  1 drivers
v0x2233210_0 .net "train_mispredicted", 0 0, L_0x22352a0;  alias, 1 drivers
v0x2233300_0 .net "train_pc", 6 0, L_0x2235590;  alias, 1 drivers
v0x2233410_0 .net "train_taken", 0 0, L_0x2235080;  alias, 1 drivers
v0x2233500_0 .net "train_valid", 0 0, v0x2230820_0;  alias, 1 drivers
v0x2231740_0 .array/port v0x2231740, 0;
v0x2231740_1 .array/port v0x2231740, 1;
E_0x22138a0/0 .event anyedge, v0x222e3a0_0, v0x2232cd0_0, v0x2231740_0, v0x2231740_1;
v0x2231740_2 .array/port v0x2231740, 2;
v0x2231740_3 .array/port v0x2231740, 3;
v0x2231740_4 .array/port v0x2231740, 4;
v0x2231740_5 .array/port v0x2231740, 5;
E_0x22138a0/1 .event anyedge, v0x2231740_2, v0x2231740_3, v0x2231740_4, v0x2231740_5;
v0x2231740_6 .array/port v0x2231740, 6;
v0x2231740_7 .array/port v0x2231740, 7;
v0x2231740_8 .array/port v0x2231740, 8;
v0x2231740_9 .array/port v0x2231740, 9;
E_0x22138a0/2 .event anyedge, v0x2231740_6, v0x2231740_7, v0x2231740_8, v0x2231740_9;
v0x2231740_10 .array/port v0x2231740, 10;
v0x2231740_11 .array/port v0x2231740, 11;
v0x2231740_12 .array/port v0x2231740, 12;
v0x2231740_13 .array/port v0x2231740, 13;
E_0x22138a0/3 .event anyedge, v0x2231740_10, v0x2231740_11, v0x2231740_12, v0x2231740_13;
v0x2231740_14 .array/port v0x2231740, 14;
v0x2231740_15 .array/port v0x2231740, 15;
v0x2231740_16 .array/port v0x2231740, 16;
v0x2231740_17 .array/port v0x2231740, 17;
E_0x22138a0/4 .event anyedge, v0x2231740_14, v0x2231740_15, v0x2231740_16, v0x2231740_17;
v0x2231740_18 .array/port v0x2231740, 18;
v0x2231740_19 .array/port v0x2231740, 19;
v0x2231740_20 .array/port v0x2231740, 20;
v0x2231740_21 .array/port v0x2231740, 21;
E_0x22138a0/5 .event anyedge, v0x2231740_18, v0x2231740_19, v0x2231740_20, v0x2231740_21;
v0x2231740_22 .array/port v0x2231740, 22;
v0x2231740_23 .array/port v0x2231740, 23;
v0x2231740_24 .array/port v0x2231740, 24;
v0x2231740_25 .array/port v0x2231740, 25;
E_0x22138a0/6 .event anyedge, v0x2231740_22, v0x2231740_23, v0x2231740_24, v0x2231740_25;
v0x2231740_26 .array/port v0x2231740, 26;
v0x2231740_27 .array/port v0x2231740, 27;
v0x2231740_28 .array/port v0x2231740, 28;
v0x2231740_29 .array/port v0x2231740, 29;
E_0x22138a0/7 .event anyedge, v0x2231740_26, v0x2231740_27, v0x2231740_28, v0x2231740_29;
v0x2231740_30 .array/port v0x2231740, 30;
v0x2231740_31 .array/port v0x2231740, 31;
v0x2231740_32 .array/port v0x2231740, 32;
v0x2231740_33 .array/port v0x2231740, 33;
E_0x22138a0/8 .event anyedge, v0x2231740_30, v0x2231740_31, v0x2231740_32, v0x2231740_33;
v0x2231740_34 .array/port v0x2231740, 34;
v0x2231740_35 .array/port v0x2231740, 35;
v0x2231740_36 .array/port v0x2231740, 36;
v0x2231740_37 .array/port v0x2231740, 37;
E_0x22138a0/9 .event anyedge, v0x2231740_34, v0x2231740_35, v0x2231740_36, v0x2231740_37;
v0x2231740_38 .array/port v0x2231740, 38;
v0x2231740_39 .array/port v0x2231740, 39;
v0x2231740_40 .array/port v0x2231740, 40;
v0x2231740_41 .array/port v0x2231740, 41;
E_0x22138a0/10 .event anyedge, v0x2231740_38, v0x2231740_39, v0x2231740_40, v0x2231740_41;
v0x2231740_42 .array/port v0x2231740, 42;
v0x2231740_43 .array/port v0x2231740, 43;
v0x2231740_44 .array/port v0x2231740, 44;
v0x2231740_45 .array/port v0x2231740, 45;
E_0x22138a0/11 .event anyedge, v0x2231740_42, v0x2231740_43, v0x2231740_44, v0x2231740_45;
v0x2231740_46 .array/port v0x2231740, 46;
v0x2231740_47 .array/port v0x2231740, 47;
v0x2231740_48 .array/port v0x2231740, 48;
v0x2231740_49 .array/port v0x2231740, 49;
E_0x22138a0/12 .event anyedge, v0x2231740_46, v0x2231740_47, v0x2231740_48, v0x2231740_49;
v0x2231740_50 .array/port v0x2231740, 50;
v0x2231740_51 .array/port v0x2231740, 51;
v0x2231740_52 .array/port v0x2231740, 52;
v0x2231740_53 .array/port v0x2231740, 53;
E_0x22138a0/13 .event anyedge, v0x2231740_50, v0x2231740_51, v0x2231740_52, v0x2231740_53;
v0x2231740_54 .array/port v0x2231740, 54;
v0x2231740_55 .array/port v0x2231740, 55;
v0x2231740_56 .array/port v0x2231740, 56;
v0x2231740_57 .array/port v0x2231740, 57;
E_0x22138a0/14 .event anyedge, v0x2231740_54, v0x2231740_55, v0x2231740_56, v0x2231740_57;
v0x2231740_58 .array/port v0x2231740, 58;
v0x2231740_59 .array/port v0x2231740, 59;
v0x2231740_60 .array/port v0x2231740, 60;
v0x2231740_61 .array/port v0x2231740, 61;
E_0x22138a0/15 .event anyedge, v0x2231740_58, v0x2231740_59, v0x2231740_60, v0x2231740_61;
v0x2231740_62 .array/port v0x2231740, 62;
v0x2231740_63 .array/port v0x2231740, 63;
v0x2231740_64 .array/port v0x2231740, 64;
v0x2231740_65 .array/port v0x2231740, 65;
E_0x22138a0/16 .event anyedge, v0x2231740_62, v0x2231740_63, v0x2231740_64, v0x2231740_65;
v0x2231740_66 .array/port v0x2231740, 66;
v0x2231740_67 .array/port v0x2231740, 67;
v0x2231740_68 .array/port v0x2231740, 68;
v0x2231740_69 .array/port v0x2231740, 69;
E_0x22138a0/17 .event anyedge, v0x2231740_66, v0x2231740_67, v0x2231740_68, v0x2231740_69;
v0x2231740_70 .array/port v0x2231740, 70;
v0x2231740_71 .array/port v0x2231740, 71;
v0x2231740_72 .array/port v0x2231740, 72;
v0x2231740_73 .array/port v0x2231740, 73;
E_0x22138a0/18 .event anyedge, v0x2231740_70, v0x2231740_71, v0x2231740_72, v0x2231740_73;
v0x2231740_74 .array/port v0x2231740, 74;
v0x2231740_75 .array/port v0x2231740, 75;
v0x2231740_76 .array/port v0x2231740, 76;
v0x2231740_77 .array/port v0x2231740, 77;
E_0x22138a0/19 .event anyedge, v0x2231740_74, v0x2231740_75, v0x2231740_76, v0x2231740_77;
v0x2231740_78 .array/port v0x2231740, 78;
v0x2231740_79 .array/port v0x2231740, 79;
v0x2231740_80 .array/port v0x2231740, 80;
v0x2231740_81 .array/port v0x2231740, 81;
E_0x22138a0/20 .event anyedge, v0x2231740_78, v0x2231740_79, v0x2231740_80, v0x2231740_81;
v0x2231740_82 .array/port v0x2231740, 82;
v0x2231740_83 .array/port v0x2231740, 83;
v0x2231740_84 .array/port v0x2231740, 84;
v0x2231740_85 .array/port v0x2231740, 85;
E_0x22138a0/21 .event anyedge, v0x2231740_82, v0x2231740_83, v0x2231740_84, v0x2231740_85;
v0x2231740_86 .array/port v0x2231740, 86;
v0x2231740_87 .array/port v0x2231740, 87;
v0x2231740_88 .array/port v0x2231740, 88;
v0x2231740_89 .array/port v0x2231740, 89;
E_0x22138a0/22 .event anyedge, v0x2231740_86, v0x2231740_87, v0x2231740_88, v0x2231740_89;
v0x2231740_90 .array/port v0x2231740, 90;
v0x2231740_91 .array/port v0x2231740, 91;
v0x2231740_92 .array/port v0x2231740, 92;
v0x2231740_93 .array/port v0x2231740, 93;
E_0x22138a0/23 .event anyedge, v0x2231740_90, v0x2231740_91, v0x2231740_92, v0x2231740_93;
v0x2231740_94 .array/port v0x2231740, 94;
v0x2231740_95 .array/port v0x2231740, 95;
v0x2231740_96 .array/port v0x2231740, 96;
v0x2231740_97 .array/port v0x2231740, 97;
E_0x22138a0/24 .event anyedge, v0x2231740_94, v0x2231740_95, v0x2231740_96, v0x2231740_97;
v0x2231740_98 .array/port v0x2231740, 98;
v0x2231740_99 .array/port v0x2231740, 99;
v0x2231740_100 .array/port v0x2231740, 100;
v0x2231740_101 .array/port v0x2231740, 101;
E_0x22138a0/25 .event anyedge, v0x2231740_98, v0x2231740_99, v0x2231740_100, v0x2231740_101;
v0x2231740_102 .array/port v0x2231740, 102;
v0x2231740_103 .array/port v0x2231740, 103;
v0x2231740_104 .array/port v0x2231740, 104;
v0x2231740_105 .array/port v0x2231740, 105;
E_0x22138a0/26 .event anyedge, v0x2231740_102, v0x2231740_103, v0x2231740_104, v0x2231740_105;
v0x2231740_106 .array/port v0x2231740, 106;
v0x2231740_107 .array/port v0x2231740, 107;
v0x2231740_108 .array/port v0x2231740, 108;
v0x2231740_109 .array/port v0x2231740, 109;
E_0x22138a0/27 .event anyedge, v0x2231740_106, v0x2231740_107, v0x2231740_108, v0x2231740_109;
v0x2231740_110 .array/port v0x2231740, 110;
v0x2231740_111 .array/port v0x2231740, 111;
v0x2231740_112 .array/port v0x2231740, 112;
v0x2231740_113 .array/port v0x2231740, 113;
E_0x22138a0/28 .event anyedge, v0x2231740_110, v0x2231740_111, v0x2231740_112, v0x2231740_113;
v0x2231740_114 .array/port v0x2231740, 114;
v0x2231740_115 .array/port v0x2231740, 115;
v0x2231740_116 .array/port v0x2231740, 116;
v0x2231740_117 .array/port v0x2231740, 117;
E_0x22138a0/29 .event anyedge, v0x2231740_114, v0x2231740_115, v0x2231740_116, v0x2231740_117;
v0x2231740_118 .array/port v0x2231740, 118;
v0x2231740_119 .array/port v0x2231740, 119;
v0x2231740_120 .array/port v0x2231740, 120;
v0x2231740_121 .array/port v0x2231740, 121;
E_0x22138a0/30 .event anyedge, v0x2231740_118, v0x2231740_119, v0x2231740_120, v0x2231740_121;
v0x2231740_122 .array/port v0x2231740, 122;
v0x2231740_123 .array/port v0x2231740, 123;
v0x2231740_124 .array/port v0x2231740, 124;
v0x2231740_125 .array/port v0x2231740, 125;
E_0x22138a0/31 .event anyedge, v0x2231740_122, v0x2231740_123, v0x2231740_124, v0x2231740_125;
v0x2231740_126 .array/port v0x2231740, 126;
v0x2231740_127 .array/port v0x2231740, 127;
E_0x22138a0/32 .event anyedge, v0x2231740_126, v0x2231740_127, v0x2232a20_0;
E_0x22138a0 .event/or E_0x22138a0/0, E_0x22138a0/1, E_0x22138a0/2, E_0x22138a0/3, E_0x22138a0/4, E_0x22138a0/5, E_0x22138a0/6, E_0x22138a0/7, E_0x22138a0/8, E_0x22138a0/9, E_0x22138a0/10, E_0x22138a0/11, E_0x22138a0/12, E_0x22138a0/13, E_0x22138a0/14, E_0x22138a0/15, E_0x22138a0/16, E_0x22138a0/17, E_0x22138a0/18, E_0x22138a0/19, E_0x22138a0/20, E_0x22138a0/21, E_0x22138a0/22, E_0x22138a0/23, E_0x22138a0/24, E_0x22138a0/25, E_0x22138a0/26, E_0x22138a0/27, E_0x22138a0/28, E_0x22138a0/29, E_0x22138a0/30, E_0x22138a0/31, E_0x22138a0/32;
S_0x2231440 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 41, 4 41 0, S_0x2230cf0;
 .timescale 0 0;
v0x2231640_0 .var/i "i", 31 0;
S_0x22337b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2202240;
 .timescale -12 -12;
E_0x2213b90 .event anyedge, v0x22345b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22345b0_0;
    %nor/r;
    %assign/vec4 v0x22345b0_0, 0;
    %wait E_0x2213b90;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x222eaa0;
T_4 ;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222fea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230350_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x22305f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222fea0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x222fe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x222f050_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x222ed10;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x222f550;
    %join;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222fea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x222fe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222fea0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22305f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230350_0, 0;
    %wait E_0x21ae9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ccfd0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ccfd0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x222f550;
    %join;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x222fe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x222fea0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22305f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230350_0, 0;
    %wait E_0x21ae9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x222ff70_0, 0;
    %wait E_0x21ccfd0;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ccfd0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x22301c0_0, 0;
    %wait E_0x21ccfd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2230820_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ccfd0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x222f550;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21cd220;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2230820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2230780_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x22305f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x222fe00_0, 0;
    %assign/vec4 v0x222fea0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x22301c0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2230350_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21bbc50;
T_5 ;
    %wait E_0x21cdd80;
    %load/vec4 v0x222dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x21bfdd0;
    %jmp t_0;
    .scope S_0x21bfdd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21fb060_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x21fb060_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x21fb060_0;
    %store/vec4a v0x222dea0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x21fb060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x21fb060_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x21bbc50;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x222e040_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x222e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x222e040_0;
    %load/vec4 v0x222e2e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x222e040_0, 0;
T_5.5 ;
    %load/vec4 v0x222e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x222dea0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x222e7c0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x222dea0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x222dea0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x222dea0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x222e7c0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x222dea0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x222e540_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x222dea0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x222e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x222e460_0;
    %load/vec4 v0x222e7c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x222e040_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2230cf0;
T_6 ;
    %wait E_0x22138a0;
    %load/vec4 v0x2232f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x2232cd0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2231740, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x2232ec0_0, 0, 1;
    %load/vec4 v0x2232a20_0;
    %store/vec4 v0x2232bf0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2232ec0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2232bf0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2230cf0;
T_7 ;
    %wait E_0x21cdd80;
    %load/vec4 v0x2232820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x2231440;
    %jmp t_2;
    .scope S_0x2231440;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2231640_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2231640_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2231640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2231740, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x2231640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2231640_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2232a20_0, 0;
    %end;
    .scope S_0x2230cf0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2233500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x2233410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2231740, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2231740, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2231740, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2231740, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2231740, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2233130_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2231740, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x2233210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x2233020_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2233410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2232ac0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x2232a20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2233410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2232ac0_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x2232f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x2232a20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2232ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2232ac0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x2232a20_0;
    %assign/vec4 v0x2232ac0_0, 0;
T_7.16 ;
T_7.6 ;
    %load/vec4 v0x2232ac0_0;
    %assign/vec4 v0x2232a20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2202240;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2234000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22345b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2202240;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2234000_0;
    %inv;
    %store/vec4 v0x2234000_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2202240;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x222fc60_0, v0x2234820_0, v0x2234000_0, v0x2233f60_0, v0x2234470_0, v0x2234290_0, v0x2234b80_0, v0x2234ae0_0, v0x2234980_0, v0x22348c0_0, v0x2234a20_0, v0x22343d0_0, v0x2234330_0, v0x22341f0_0, v0x22340a0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2202240;
T_11 ;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2234510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2202240;
T_12 ;
    %wait E_0x21cd220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2234510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
    %load/vec4 v0x2234670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2234510_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x22343d0_0;
    %load/vec4 v0x22343d0_0;
    %load/vec4 v0x2234330_0;
    %xor;
    %load/vec4 v0x22343d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x22341f0_0;
    %load/vec4 v0x22341f0_0;
    %load/vec4 v0x22340a0_0;
    %xor;
    %load/vec4 v0x22341f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x2234510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2234510_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter9/response0/top_module.sv";
