

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Tue Mar 22 12:32:13 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |             & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ eucHW                          |     -|  0.04|        9|  90.000|         -|       10|     -|        no|     -|   -|  555 (1%)|  1465 (8%)|    -|
    | + grp_sqrt_fixed_33_33_s_fu_49  |    II|  0.04|        7|  70.000|         -|        1|     -|       yes|     -|   -|  528 (1%)|  1341 (7%)|    -|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 8        |
| B         | ap_none | 8        |
| C         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| A        | in        | unsigned char* |
| B        | in        | unsigned char* |
| C        | out       | int*           |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+----------+---------+
| Argument | HW Name  | HW Type |
+----------+----------+---------+
| A        | A        | port    |
| B        | B        | port    |
| C        | C        | port    |
| C        | C_ap_vld | port    |
+----------+----------+---------+


================================================================
== M_AXI Burst Information
================================================================

