{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@430:521@HdlStmIf", "  .lane_latency(status_lane_latency)\n);\n\nend\n\nif (LINK_MODE[1] == 1) begin : mode_64b66b\n\nwire [NUM_LANES-1:0] emb_lock;\n\nalways @(*) begin\n  core_reset = reset;\nend\n\njesd204_rx_ctrl_64b  #(\n  .NUM_LANES(NUM_LANES)\n) i_jesd204_rx_ctrl_64b (\n  .clk(clk),\n  .reset(core_reset),\n\n  .cfg_lanes_disable(cfg_lanes_disable),\n\n  .phy_block_sync(phy_block_sync_r),\n  .emb_lock(emb_lock),\n\n  .all_emb_lock(all_emb_lock),\n  .buffer_release_n(buffer_release_n),\n\n  .status_state(status_ctrl_state)\n);\n\nfor (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n\n  localparam D_START = i * DATA_PATH_WIDTH*8;\n  localparam D_STOP = D_START + DATA_PATH_WIDTH*8-1;\n  localparam H_START = i * 2;\n  localparam H_STOP = H_START + 2-1;\n\n  wire [7:0] status_lane_skew;\n\n  jesd204_rx_lane_64b #(\n    .ELASTIC_BUFFER_SIZE(ELASTIC_BUFFER_SIZE)\n  ) i_lane (\n    .clk(clk),\n    .reset(core_reset),\n\n    .phy_data(phy_data_r[D_STOP:D_START]),\n    .phy_header(phy_header_r[H_STOP:H_START]),\n    .phy_block_sync(phy_block_sync_r[i]),\n\n    .cfg_disable_scrambler(cfg_disable_scrambler),\n    .cfg_header_mode(2'b0),\n    .cfg_rx_thresh_emb_err(5'd8),\n    .cfg_beats_per_multiframe(cfg_beats_per_multiframe),\n\n    .rx_data(rx_data_s[D_STOP:D_START]),\n\n    .buffer_release_n(buffer_release_n),\n    .buffer_ready_n(buffer_ready_n[i]),\n    .all_buffer_ready_n(all_buffer_ready_n),\n\n    .lmfc_edge(lmfc_edge),\n    .emb_lock(emb_lock[i]),\n\n    .ctrl_err_statistics_reset(ctrl_err_statistics_reset),\n    .ctrl_err_statistics_mask(ctrl_err_statistics_mask[6:3]),\n    .status_err_statistics_cnt(status_err_statistics_cnt[32*i+31:32*i]),\n\n    .status_lane_emb_state(status_lane_emb_state[3*i+2:3*i]),\n    .status_lane_skew(status_lane_skew)\n  );\n\nassign status_lane_latency[14*(i+1)-1:14*i] = {3'b0,status_lane_skew,3'b0};\n\nend\n\n// Assign unused outputs\nassign sync = 'b0;\nassign phy_en_char_align = 1'b0;\n\nassign ilas_config_valid ='b0;\nassign ilas_config_addr = 'b0;\nassign ilas_config_data = 'b0;\nassign status_lane_cgs_state = 'b0;\nassign status_lane_ifs_ready = {NUM_LANES{1'b1}};\nassign event_frame_alignment_error = 1'b0;\n\nend\n\n\nendgenerate\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[457, "  .status_state(status_ctrl_state)\n"]], "Add": [[457, "  .status_state(status_ctrl_state),\n"], [457, "  .event_unexpected_lane_state_error(event_unexpected_lane_state_error)\n"]]}}