// Seed: 1075111783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_23 = -1;
  assign id_15 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output logic id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    output wire id_11,
    output supply0 id_12,
    input tri id_13,
    input wire id_14,
    input wand id_15
);
  always_latch @(id_15 or posedge -1 or posedge id_4)
    @(posedge id_13)
      #1
        for (id_7 = -1; 1; id_7 = -1)
          id_2 <= -1'b0;
  tri0 id_17;
  localparam id_18 = -1;
  assign id_17 = id_17;
  assign id_5  = id_13;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_19,
      id_17,
      id_17,
      id_17,
      id_18,
      id_19,
      id_18,
      id_17
  );
  id_20(
      .id_0(1), .id_1(id_14), .id_2(id_9)
  );
  assign id_17 = id_17 - 1;
  generate
    wire id_21;
  endgenerate
endmodule
