// Seed: 2960906796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wor id_2;
  input wire id_1;
  wire id_19;
  ;
  logic [-1 : ""] id_20;
  ;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd6
) (
    input uwire id_0
    , id_9,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri id_6,
    input wor _id_7
);
  logic [-1 : id_7] id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10,
      id_9,
      id_10,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9
  );
endmodule
