#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Nov 25 11:06:48 2019
# Process ID: 1556
# Current directory: N:/Final_Project_ECE540
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9696 N:\Final_Project_ECE540\ece_540_project_4_v1.xpr
# Log file: N:/Final_Project_ECE540/vivado.log
# Journal file: N:/Final_Project_ECE540\vivado.jou
#-----------------------------------------------------------
start_gui
open_project N:/Final_Project_ECE540/ece_540_project_4_v1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bupbup/ece_540_project_4_v1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'N:/Downloads/proj2_release_f19/ece540_ip_repo/rojobot31', nor could it be found using path 'C:/Users/bupbup/Downloads/proj2_release_f19/ece540_ip_repo/rojobot31'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/bupbup/ece_540_project_4/ece_540_project_2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'n:/Downloads/proj2_release_f19/ece540_ip_repo/rojobot31'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 815.066 ; gain = 120.797
update_compile_order -fileset sources_1
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-2994] overwriting previous definition of module world_map [N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v:39]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'world_map()' found in library 'xil_defaultlib'
Duplicate found at line 39 of file N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.v
	(Active) Duplicate found at line 39 of file N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v
CRITICAL WARNING: [IP_Flow 19-4664] The IP Cache location 'C:/Users/bupbup/ece_540_project_4/ece_540_project_2.cache/ip' is marked as non-writeable in the file system. Vivado will be unable to add IP to the IP Cache repository.
Change the permissions of the IP Cache location to allow write permissions.
[Mon Nov 25 11:10:52 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/clk_wiz_0_synth_1/runme.log
[Mon Nov 25 11:10:52 2019] Launched synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov 25 11:19:06 2019] Launched impl_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 708 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.680 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 76 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1934.719 ; gain = 1063.020
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2130.824 ; gain = 180.609
close_design
export_ip_user_files -of_objects  [get_files N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/world_maps/world_map_lr/world_map.ngc] -no_script -reset -force -quiet
remove_files  N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/world_maps/world_map_lr/world_map.ngc
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/Final_Project_ECE540/yourmap.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
generate_target {instantiation_template} [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
CRITICAL WARNING: [IP_Flow 19-4664] The IP Cache location 'C:/Users/bupbup/ece_540_project_4/ece_540_project_2.cache/ip' is marked as non-writeable in the file system. Vivado will be unable to add IP to the IP Cache repository.
Change the permissions of the IP Cache location to allow write permissions.
[Mon Nov 25 11:32:11 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory N:/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.ngc] -no_script -reset -force -quiet
remove_files  N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.ngc
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name world_map -dir n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {world_map} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {2} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/Final_Project_ECE540/yourmap.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'world_map' to 'world_map' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'n:/Final_Project_ECE540/yourmap.coe' provided. It will be converted relative to IP Instance files '../../../../yourmap.coe'
generate_target {instantiation_template} [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'world_map'...
generate_target all [get_files  n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'world_map'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'world_map'...
catch { config_ip_cache -export [get_ips -all world_map] }
export_ip_user_files -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci]
launch_runs -jobs 4 world_map_synth_1
CRITICAL WARNING: [IP_Flow 19-4664] The IP Cache location 'C:/Users/bupbup/ece_540_project_4/ece_540_project_2.cache/ip' is marked as non-writeable in the file system. Vivado will be unable to add IP to the IP Cache repository.
Change the permissions of the IP Cache location to allow write permissions.
[Mon Nov 25 11:35:53 2019] Launched world_map_synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/world_map_synth_1/runme.log
export_simulation -of_objects [get_files n:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/ip/world_map/world_map.xci] -directory N:/ece_540_project_4/ece_540_project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files -ipstatic_source_dir N:/ece_540_project_4/ece_540_project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/modelsim} {questa=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/questa} {riviera=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/riviera} {activehdl=N:/Final_Project_ECE540/ece_540_project_4_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Final_Project_ECE540/ece_540_project_4_v1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [HDL 9-2994] overwriting previous definition of module world_map [N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v:39]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'world_map()' found in library 'xil_defaultlib'
Duplicate found at line 39 of file N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/Downloads/proj2_release_f19/hdl_part1/world_maps_part1/world_map.v
	(Active) Duplicate found at line 39 of file N:/Final_Project_ECE540/ece_540_project_4_v1.srcs/sources_1/imports/bupbup/ece_540_project_4/ece_540_project_2.srcs/sources_1/imports/world_maps_part1/world_map.v
[Mon Nov 25 11:36:48 2019] Launched world_map_synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/world_map_synth_1/runme.log
[Mon Nov 25 11:36:48 2019] Launched synth_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov 25 11:45:18 2019] Launched impl_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 11:51:03 2019] Launched impl_1...
Run output will be captured here: N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2154.500 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292743024A
set_property PROGRAM.FILE {N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Final_Project_ECE540/ece_540_project_4_v1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
