static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 , int V_5 )\r\n{\r\nF_2 ( V_2 -> V_6 , F_3 ( V_2 ) -> V_5 , V_5 ,\r\nV_4 -> V_7 [ V_5 ] ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_11 -> V_7 [ V_14 ] = V_9 -> V_15 = V_8 ;\r\nif ( V_9 -> V_15 && F_6 ( V_2 -> V_6 ) ) {\r\nV_11 -> V_7 [ V_14 ] = 0x80 ;\r\nV_11 -> V_7 [ V_16 ] = V_9 -> V_15 << 2 ;\r\nF_1 ( V_2 , V_11 , V_16 ) ;\r\n}\r\nF_1 ( V_2 , V_11 , V_14 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_9 -> V_17 = V_8 ;\r\nif ( V_8 < 0 )\r\nV_8 += 0x40 ;\r\nV_11 -> V_18 = V_8 ;\r\nF_8 ( V_2 -> V_6 , V_9 -> V_5 , V_19 , V_11 -> V_18 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 , struct V_20 * V_21 , int V_22 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_25 * V_26 = V_25 ( V_24 -> V_27 ) ;\r\nstruct V_28 * V_29 = V_28 ( V_24 -> V_27 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_11 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_32 * V_33 = & V_11 -> V_34 ;\r\nstruct V_35 V_36 ;\r\nif ( F_10 ( V_26 , V_9 -> V_5 ? V_37 : V_38 ,\r\n& V_36 ) )\r\nreturn;\r\nV_33 -> V_39 = 0 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 > 0x40 && V_22 <= ( V_36 . V_41 . V_42 / 2 ) )\r\nmemset ( & V_36 . V_43 , 0 , sizeof( V_36 . V_43 ) ) ;\r\nif ( ! V_29 -> V_44 ( V_29 , & V_36 , V_22 , V_33 ) )\r\nreturn;\r\nV_31 -> V_45 &= V_46 | V_47 | V_48 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nV_31 -> V_45 |= V_51 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 < 0x41 )\r\nV_31 -> V_45 |= V_52 |\r\nV_53 ;\r\nV_31 -> V_45 |= V_9 -> V_5 ? V_47 : V_46 ;\r\nif ( V_33 -> V_39 )\r\nF_12 ( V_24 , L_1 ,\r\nV_33 -> V_54 , V_33 -> V_55 , V_33 -> V_56 , V_33 -> V_57 , V_33 -> V_58 ) ;\r\nelse\r\nF_12 ( V_24 , L_2 ,\r\nV_33 -> V_54 , V_33 -> V_56 , V_33 -> V_58 ) ;\r\nV_9 -> V_59 . V_60 ( V_9 , V_9 -> V_59 . V_61 ) ;\r\n}\r\nstatic void\r\nF_13 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nunsigned char V_62 = 0 , V_63 = 0 ;\r\nunsigned char V_64 ;\r\nF_12 ( V_24 , L_3 , V_21 ,\r\nV_9 -> V_5 ) ;\r\nif ( V_9 -> V_65 == V_21 )\r\nreturn;\r\nV_9 -> V_65 = V_21 ;\r\nif ( F_14 ( V_6 ) )\r\nF_15 ( V_6 , V_9 -> V_5 ) ;\r\nV_64 = F_16 ( V_6 , V_9 -> V_5 ,\r\nV_66 ) & ~ 0xC0 ;\r\nswitch ( V_21 ) {\r\ncase V_67 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x80 ;\r\nV_64 |= 0x80 ;\r\nbreak;\r\ncase V_68 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x80 ;\r\nV_64 |= 0x40 ;\r\nbreak;\r\ncase V_69 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x00 ;\r\nV_64 |= 0xC0 ;\r\nbreak;\r\ncase V_70 :\r\ndefault:\r\nV_62 = 0x00 ;\r\nV_63 = 0x80 ;\r\nbreak;\r\n}\r\nF_17 ( V_6 , V_9 -> V_5 , true ) ;\r\nV_62 |= ( F_18 ( V_6 , V_9 -> V_5 , V_71 ) & ~ 0x20 ) ;\r\nF_19 ( V_6 , V_9 -> V_5 , V_71 , V_62 ) ;\r\nV_63 |= ( F_16 ( V_6 , V_9 -> V_5 , V_72 ) & ~ 0x80 ) ;\r\nF_20 ( 10 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_72 , V_63 ) ;\r\nF_17 ( V_6 , V_9 -> V_5 , false ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_66 , V_64 ) ;\r\n}\r\nstatic bool\r\nF_21 ( struct V_1 * V_2 , const struct V_20 * V_21 ,\r\nstruct V_20 * V_73 )\r\n{\r\nreturn true ;\r\n}\r\nstatic void\r\nF_22 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_75 = V_2 -> V_75 ;\r\nint V_76 = ( V_21 -> V_77 >> 3 ) - 1 ;\r\nint V_78 = ( V_21 -> V_79 >> 3 ) + 1 ;\r\nint V_80 = ( V_21 -> V_81 >> 3 ) + 1 ;\r\nint V_82 = ( V_21 -> V_83 >> 3 ) - 5 ;\r\nint V_84 = ( V_21 -> V_77 >> 3 ) - 1 ;\r\nint V_85 = ( V_21 -> V_83 >> 3 ) - 1 ;\r\nint V_86 = V_21 -> V_87 - 1 ;\r\nint V_88 = V_21 -> V_89 - 1 ;\r\nint V_90 = V_21 -> V_91 - 1 ;\r\nint V_92 = V_21 -> V_93 - 2 ;\r\nint V_94 = V_21 -> V_87 - 1 ;\r\nint V_95 = V_21 -> V_93 - 1 ;\r\nstruct V_96 * V_97 ;\r\nbool V_98 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_99 * V_100 = V_99 ( V_97 ) ;\r\nif ( V_97 -> V_2 == V_2 &&\r\n( V_100 -> V_101 -> type == V_102 ||\r\nV_100 -> V_101 -> type == V_103 ) )\r\nV_98 = true ;\r\n}\r\nif ( V_98 ) {\r\nV_88 = V_92 - 3 ;\r\nV_90 = V_92 - 2 ;\r\nV_94 = V_88 ;\r\nV_78 = V_82 - 5 ;\r\nV_80 = V_82 - 2 ;\r\nV_85 = V_82 + 4 ;\r\n#if 0\r\nif (dev->overlayAdaptor && nv_device(drm->device)->card_type >= NV_10)\r\nhorizTotal += 2;\r\n#endif\r\n}\r\nif ( V_21 -> V_104 & V_105 )\r\nV_92 |= 1 ;\r\n#if 0\r\nErrorF("horizDisplay: 0x%X \n", horizDisplay);\r\nErrorF("horizStart: 0x%X \n", horizStart);\r\nErrorF("horizEnd: 0x%X \n", horizEnd);\r\nErrorF("horizTotal: 0x%X \n", horizTotal);\r\nErrorF("horizBlankStart: 0x%X \n", horizBlankStart);\r\nErrorF("horizBlankEnd: 0x%X \n", horizBlankEnd);\r\nErrorF("vertDisplay: 0x%X \n", vertDisplay);\r\nErrorF("vertStart: 0x%X \n", vertStart);\r\nErrorF("vertEnd: 0x%X \n", vertEnd);\r\nErrorF("vertTotal: 0x%X \n", vertTotal);\r\nErrorF("vertBlankStart: 0x%X \n", vertBlankStart);\r\nErrorF("vertBlankEnd: 0x%X \n", vertBlankEnd);\r\n#endif\r\nif ( ( V_21 -> V_104 & ( V_106 | V_107 ) )\r\n&& ( V_21 -> V_104 & ( V_108 | V_109 ) ) ) {\r\nV_11 -> V_110 = 0x23 ;\r\nif ( V_21 -> V_104 & V_107 )\r\nV_11 -> V_110 |= 0x40 ;\r\nif ( V_21 -> V_104 & V_109 )\r\nV_11 -> V_110 |= 0x80 ;\r\n} else {\r\nint V_111 = V_21 -> V_111 ;\r\nif ( V_21 -> V_104 & V_112 )\r\nV_111 *= 2 ;\r\nif ( V_21 -> V_113 > 1 )\r\nV_111 *= V_21 -> V_113 ;\r\nif ( V_111 < 400 )\r\nV_11 -> V_110 = 0xA3 ;\r\nelse if ( V_111 < 480 )\r\nV_11 -> V_110 = 0x63 ;\r\nelse if ( V_111 < 768 )\r\nV_11 -> V_110 = 0xE3 ;\r\nelse\r\nV_11 -> V_110 = 0x23 ;\r\n}\r\nV_11 -> V_114 [ V_115 ] = 0x00 ;\r\nif ( V_21 -> V_104 & V_116 )\r\nV_11 -> V_114 [ V_71 ] = 0x29 ;\r\nelse\r\nV_11 -> V_114 [ V_71 ] = 0x21 ;\r\nV_11 -> V_114 [ V_117 ] = 0x0F ;\r\nV_11 -> V_114 [ V_118 ] = 0x00 ;\r\nV_11 -> V_114 [ V_119 ] = 0x0E ;\r\nV_11 -> V_7 [ V_120 ] = V_82 ;\r\nV_11 -> V_7 [ V_121 ] = V_76 ;\r\nV_11 -> V_7 [ V_122 ] = V_84 ;\r\nV_11 -> V_7 [ V_123 ] = ( 1 << 7 ) |\r\nF_24 ( V_85 , 0 , V_124 ) ;\r\nV_11 -> V_7 [ V_125 ] = V_78 ;\r\nV_11 -> V_7 [ V_126 ] = F_24 ( V_85 , 5 , V_127 ) |\r\nF_24 ( V_80 , 0 , V_128 ) ;\r\nV_11 -> V_7 [ V_129 ] = V_92 ;\r\nV_11 -> V_7 [ V_130 ] = F_24 ( V_88 , 9 , V_131 ) |\r\nF_24 ( V_86 , 9 , V_132 ) |\r\nF_24 ( V_92 , 9 , V_133 ) |\r\n( 1 << 4 ) |\r\nF_24 ( V_94 , 8 , V_134 ) |\r\nF_24 ( V_88 , 8 , V_135 ) |\r\nF_24 ( V_86 , 8 , V_136 ) |\r\nF_24 ( V_92 , 8 , V_137 ) ;\r\nV_11 -> V_7 [ V_138 ] = 0x00 ;\r\nV_11 -> V_7 [ V_139 ] = ( ( V_21 -> V_104 & V_112 ) ? F_25 ( V_140 ) : 0 ) |\r\n1 << 6 |\r\nF_24 ( V_94 , 9 , V_141 ) ;\r\nV_11 -> V_7 [ V_142 ] = 0x00 ;\r\nV_11 -> V_7 [ V_143 ] = 0x00 ;\r\nV_11 -> V_7 [ V_144 ] = 0x00 ;\r\nV_11 -> V_7 [ V_145 ] = 0x00 ;\r\nV_11 -> V_7 [ V_146 ] = 0x00 ;\r\nV_11 -> V_7 [ V_147 ] = 0x00 ;\r\nV_11 -> V_7 [ V_148 ] = V_88 ;\r\nV_11 -> V_7 [ V_149 ] = 1 << 5 | F_24 ( V_90 , 0 , V_150 ) ;\r\nV_11 -> V_7 [ V_151 ] = V_86 ;\r\nV_11 -> V_7 [ V_152 ] = V_75 -> V_153 [ 0 ] / 8 ;\r\nV_11 -> V_7 [ V_154 ] = 0x00 ;\r\nV_11 -> V_7 [ V_155 ] = V_94 ;\r\nV_11 -> V_7 [ V_156 ] = V_95 ;\r\nV_11 -> V_7 [ V_72 ] = 0x43 ;\r\nV_11 -> V_7 [ V_157 ] = 0xff ;\r\nV_11 -> V_7 [ V_158 ] =\r\nF_24 ( V_75 -> V_153 [ 0 ] / 8 , 8 , V_159 ) ;\r\nV_11 -> V_7 [ V_160 ] =\r\nF_24 ( V_75 -> V_153 [ 0 ] / 8 , 11 , V_161 ) ;\r\nV_11 -> V_7 [ V_66 ] = V_21 -> V_77 < 1280 ?\r\nF_25 ( V_162 ) : 0x00 ;\r\nV_11 -> V_7 [ V_163 ] = F_24 ( V_85 , 6 , V_164 ) |\r\nF_24 ( V_94 , 10 , V_165 ) |\r\nF_24 ( V_88 , 10 , V_166 ) |\r\nF_24 ( V_86 , 10 , V_167 ) |\r\nF_24 ( V_92 , 10 , V_168 ) ;\r\nV_11 -> V_7 [ V_169 ] = F_24 ( V_78 , 8 , V_170 ) |\r\nF_24 ( V_84 , 8 , V_171 ) |\r\nF_24 ( V_76 , 8 , V_172 ) |\r\nF_24 ( V_82 , 8 , V_173 ) ;\r\nV_11 -> V_7 [ V_174 ] = F_24 ( V_94 , 11 , V_175 ) |\r\nF_24 ( V_88 , 11 , V_176 ) |\r\nF_24 ( V_86 , 11 , V_177 ) |\r\nF_24 ( V_92 , 11 , V_178 ) ;\r\nif ( V_21 -> V_104 & V_105 ) {\r\nV_82 = ( V_82 >> 1 ) & ~ 1 ;\r\nV_11 -> V_7 [ V_179 ] = V_82 ;\r\nV_11 -> V_7 [ V_169 ] |= F_24 ( V_82 , 8 , V_180 ) ;\r\n} else\r\nV_11 -> V_7 [ V_179 ] = 0xff ;\r\nV_11 -> V_181 [ V_182 ] = 0x00 ;\r\nV_11 -> V_181 [ V_183 ] = 0x00 ;\r\nV_11 -> V_181 [ V_184 ] = 0x00 ;\r\nV_11 -> V_181 [ V_185 ] = 0x00 ;\r\nV_11 -> V_181 [ V_186 ] = 0x00 ;\r\nV_11 -> V_181 [ V_187 ] = 0x40 ;\r\nV_11 -> V_181 [ V_188 ] = 0x05 ;\r\nV_11 -> V_181 [ V_189 ] = 0x0F ;\r\nV_11 -> V_181 [ V_190 ] = 0xFF ;\r\nV_11 -> V_191 [ 0 ] = 0x00 ;\r\nV_11 -> V_191 [ 1 ] = 0x01 ;\r\nV_11 -> V_191 [ 2 ] = 0x02 ;\r\nV_11 -> V_191 [ 3 ] = 0x03 ;\r\nV_11 -> V_191 [ 4 ] = 0x04 ;\r\nV_11 -> V_191 [ 5 ] = 0x05 ;\r\nV_11 -> V_191 [ 6 ] = 0x06 ;\r\nV_11 -> V_191 [ 7 ] = 0x07 ;\r\nV_11 -> V_191 [ 8 ] = 0x08 ;\r\nV_11 -> V_191 [ 9 ] = 0x09 ;\r\nV_11 -> V_191 [ 10 ] = 0x0A ;\r\nV_11 -> V_191 [ 11 ] = 0x0B ;\r\nV_11 -> V_191 [ 12 ] = 0x0C ;\r\nV_11 -> V_191 [ 13 ] = 0x0D ;\r\nV_11 -> V_191 [ 14 ] = 0x0E ;\r\nV_11 -> V_191 [ 15 ] = 0x0F ;\r\nV_11 -> V_191 [ V_192 ] = 0x01 ;\r\nV_11 -> V_191 [ V_193 ] = 0x00 ;\r\nV_11 -> V_191 [ V_194 ] = 0x0F ;\r\nV_11 -> V_191 [ V_195 ] = 0x00 ;\r\nV_11 -> V_191 [ V_196 ] = 0x00 ;\r\n}\r\nstatic void\r\nF_26 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_3 * V_197 = & F_5 ( V_6 ) -> V_198 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_96 * V_97 ;\r\nbool V_199 = false , V_200 = false , V_201 = false ,\r\nV_202 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_99 * V_100 = V_99 ( V_97 ) ;\r\nbool V_203 = false ;\r\nif ( V_97 -> V_2 != V_2 )\r\ncontinue;\r\nif ( V_100 -> V_101 -> type == V_102 )\r\nV_203 = V_199 = true ;\r\nif ( V_100 -> V_101 -> type == V_204 )\r\nV_201 = true ;\r\nif ( V_100 -> V_101 -> type == V_103 )\r\nV_203 = V_200 = true ;\r\nif ( V_100 -> V_101 -> V_205 != V_206 && V_203 )\r\nV_202 = true ;\r\n}\r\nV_11 -> V_7 [ V_207 ] = V_197 -> V_7 [ V_207 ] & ~ ( 1 << 5 ) ;\r\nV_11 -> V_208 = 0 ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_208 |= V_209 ;\r\n#if 0\r\nif (dev->overlayAdaptor) {\r\nNVPortPrivPtr pPriv = GET_OVERLAY_PRIVATE(dev);\r\nif (pPriv->overlayCRTC == nv_crtc->index)\r\nregp->crtc_eng_ctrl |= NV_CRTC_FSEL_OVERLAY;\r\n}\r\n#endif\r\nV_11 -> V_210 = V_211 |\r\nV_212 |\r\nV_213 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nV_11 -> V_210 |= V_214 ;\r\nif ( V_21 -> V_104 & V_112 )\r\nV_11 -> V_210 |= V_215 ;\r\nV_11 -> V_7 [ V_216 ] = 0 ;\r\nV_11 -> V_7 [ V_217 ] = 0 ;\r\nif ( V_199 )\r\nV_11 -> V_7 [ V_218 ] = 0x11 ;\r\nelse if ( V_200 )\r\nV_11 -> V_7 [ V_218 ] = 0x88 ;\r\nelse\r\nV_11 -> V_7 [ V_218 ] = 0x22 ;\r\nV_11 -> V_7 [ V_219 ] = V_197 -> V_7 [ V_219 ] ;\r\nF_4 ( V_2 , V_9 -> V_15 ) ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_7 [ V_220 ] = V_197 -> V_7 [ V_220 ] | 0x80 ;\r\nV_11 -> V_7 [ V_221 ] = F_5 ( V_6 ) -> V_198 . V_13 [ 0 ] . V_7 [ V_221 ] ;\r\nif ( ! V_9 -> V_5 )\r\nV_11 -> V_7 [ V_221 ] += 4 ;\r\nV_11 -> V_7 [ V_222 ] = V_202 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_223 )\r\nV_11 -> V_7 [ 0x9f ] = V_202 ? 0x11 : 0x1 ;\r\nV_11 -> V_224 = V_21 -> V_87 - 3 ;\r\nV_11 -> V_225 = V_21 -> V_87 - 1 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nV_11 -> V_226 = F_27 ( V_6 , 0 , V_227 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_223 )\r\nV_11 -> V_228 = F_27 ( V_6 , 0 , V_229 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_230 )\r\nV_11 -> V_231 = V_232 ;\r\nelse\r\nV_11 -> V_231 = V_233 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 ) {\r\nV_11 -> V_7 [ V_234 ] = 0xFF ;\r\nV_11 -> V_7 [ V_235 ] = 0x1 ;\r\n}\r\nV_11 -> V_7 [ V_236 ] = ( V_2 -> V_75 -> V_237 + 1 ) / 8 ;\r\nif ( V_199 || V_200 || V_201 )\r\nV_11 -> V_7 [ V_236 ] |= ( 1 << 7 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_230 )\r\nV_11 -> V_238 = ( 1 << 25 ) ;\r\nV_11 -> V_239 = V_240 |\r\nV_241 |\r\nV_242 ;\r\nif ( V_2 -> V_75 -> V_237 == 16 )\r\nV_11 -> V_239 |= V_243 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nV_11 -> V_239 |= V_244 ;\r\nV_11 -> V_245 = 0 ;\r\nV_11 -> V_246 = 0 ;\r\nF_7 ( V_2 , V_9 -> V_17 ) ;\r\nV_11 -> V_247 = 0x100 ;\r\nV_11 -> V_248 = 0x0 ;\r\nV_11 -> V_249 = 0xfffff ;\r\nV_11 -> V_250 = 0x1 ;\r\n}\r\nstatic int\r\nF_28 ( struct V_1 * V_2 , struct V_74 * V_251 )\r\n{\r\nstruct F_5 * V_252 = F_5 ( V_2 -> V_6 ) ;\r\nstruct V_253 * V_254 = V_253 ( V_2 -> V_75 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nint V_255 ;\r\nV_255 = F_29 ( V_254 -> V_256 , V_257 ) ;\r\nif ( V_255 == 0 ) {\r\nif ( V_252 -> V_258 [ V_9 -> V_5 ] )\r\nF_30 ( V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\nF_31 ( V_254 -> V_256 , & V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\n}\r\nreturn V_255 ;\r\n}\r\nstatic int\r\nF_32 ( struct V_1 * V_2 , struct V_20 * V_21 ,\r\nstruct V_20 * V_73 ,\r\nint V_259 , int V_260 , struct V_74 * V_251 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nint V_255 ;\r\nF_12 ( V_24 , L_4 , V_9 -> V_5 ) ;\r\nF_33 ( V_73 ) ;\r\nV_255 = F_28 ( V_2 , V_251 ) ;\r\nif ( V_255 )\r\nreturn V_255 ;\r\nF_34 ( V_6 , V_9 -> V_5 , - 1 ) ;\r\nF_22 ( V_2 , V_73 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nF_8 ( V_6 , 0 , V_261 , F_5 ( V_6 ) -> V_12 . V_262 ) ;\r\nF_26 ( V_2 , V_73 ) ;\r\nF_9 ( V_2 , V_21 , V_73 -> clock ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_35 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_263 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_30 * V_264 = & F_5 ( V_6 ) -> V_198 ;\r\nstruct V_3 * V_265 = & V_264 -> V_13 [ V_9 -> V_5 ] ;\r\nif ( F_14 ( V_2 -> V_6 ) )\r\nF_15 ( V_2 -> V_6 , V_9 -> V_5 ) ;\r\nF_36 ( V_2 -> V_6 , V_9 -> V_5 , V_264 ) ;\r\nV_31 -> V_262 = V_264 -> V_262 & ~ ( 0x5 << 16 ) ;\r\nV_263 -> V_7 [ V_266 ] = V_265 -> V_7 [ V_266 ] ;\r\nV_31 -> V_45 = V_264 -> V_45 & ~ ( V_46 | V_47 | V_48 ) ;\r\nV_263 -> V_228 = V_265 -> V_228 ;\r\n}\r\nstatic void F_37 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nint V_267 = V_9 -> V_5 ;\r\nT_1 V_268 = F_5 ( V_6 ) -> V_198 . V_13 [ V_267 ] . V_7 [ V_269 ] ;\r\nif ( F_14 ( V_2 -> V_6 ) )\r\nF_15 ( V_2 -> V_6 , V_267 ) ;\r\nF_38 ( V_2 -> V_6 , V_267 , & F_5 ( V_6 ) -> V_198 ) ;\r\nF_34 ( V_2 -> V_6 , V_267 , V_268 ) ;\r\nV_9 -> V_65 = V_270 ;\r\n}\r\nstatic void F_39 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_271 * V_272 = V_2 -> V_273 ;\r\nif ( F_14 ( V_6 ) )\r\nF_15 ( V_6 , V_9 -> V_5 ) ;\r\nF_40 ( V_6 , V_9 -> V_5 ) ;\r\nV_272 -> V_274 ( V_2 , V_69 ) ;\r\nF_41 ( V_6 , V_9 -> V_5 , true ) ;\r\nF_42 ( V_6 , V_9 -> V_5 , V_275 , V_276 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 ) {\r\nT_2 V_277 = F_43 ( V_6 , V_9 -> V_5 , V_278 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_278 , V_277 & ~ 0x10000 ) ;\r\n}\r\n}\r\nstatic void F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_271 * V_272 = V_2 -> V_273 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_38 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\nF_45 ( V_2 , V_2 -> V_259 , V_2 -> V_260 , NULL ) ;\r\n#ifdef F_46\r\n{\r\nT_1 V_279 = F_16 ( V_6 , V_9 -> V_5 , V_280 ) ;\r\nV_279 |= F_25 ( V_281 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_280 , V_279 ) ;\r\n}\r\n#endif\r\nV_272 -> V_274 ( V_2 , V_70 ) ;\r\nF_47 ( V_6 , V_9 -> V_5 ) ;\r\n}\r\nstatic void F_48 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_252 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nF_49 ( V_2 ) ;\r\nif ( V_252 -> V_258 [ V_9 -> V_5 ] )\r\nF_30 ( V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\nF_31 ( NULL , & V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\nF_50 ( V_9 -> V_59 . V_256 ) ;\r\nF_30 ( V_9 -> V_59 . V_256 ) ;\r\nF_31 ( NULL , & V_9 -> V_59 . V_256 ) ;\r\nF_51 ( V_9 ) ;\r\n}\r\nstatic void\r\nF_52 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_9 -> V_282 . V_6 ;\r\nstruct V_283 { T_1 V_284 , V_285 , V_286 ; } V_287 ( ( V_288 ) ) * V_289 ;\r\nint V_290 ;\r\nV_289 = (struct V_283 * ) F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] . V_291 ;\r\nfor ( V_290 = 0 ; V_290 < 256 ; V_290 ++ ) {\r\nV_289 [ V_290 ] . V_284 = V_9 -> V_292 . V_284 [ V_290 ] >> 8 ;\r\nV_289 [ V_290 ] . V_285 = V_9 -> V_292 . V_285 [ V_290 ] >> 8 ;\r\nV_289 [ V_290 ] . V_286 = V_9 -> V_292 . V_286 [ V_290 ] >> 8 ;\r\n}\r\nF_53 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\n}\r\nstatic void\r\nF_54 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_252 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( V_252 -> V_258 [ V_9 -> V_5 ] )\r\nF_30 ( V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\nF_31 ( NULL , & V_252 -> V_258 [ V_9 -> V_5 ] ) ;\r\n}\r\nstatic void\r\nF_55 ( struct V_1 * V_2 , T_3 * V_284 , T_3 * V_285 , T_3 * V_286 , T_2 V_293 ,\r\nT_2 V_294 )\r\n{\r\nint V_295 = ( V_293 + V_294 > 256 ) ? 256 : V_293 + V_294 , V_290 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nfor ( V_290 = V_293 ; V_290 < V_295 ; V_290 ++ ) {\r\nV_9 -> V_292 . V_284 [ V_290 ] = V_284 [ V_290 ] ;\r\nV_9 -> V_292 . V_285 [ V_290 ] = V_285 [ V_290 ] ;\r\nV_9 -> V_292 . V_286 [ V_290 ] = V_286 [ V_290 ] ;\r\n}\r\nif ( ! V_9 -> V_282 . V_75 ) {\r\nV_9 -> V_292 . V_237 = 0 ;\r\nreturn;\r\n}\r\nF_52 ( V_2 ) ;\r\n}\r\nstatic int\r\nF_56 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_296 ,\r\nint V_259 , int V_260 , bool V_297 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_298 ;\r\nstruct V_253 * V_75 ;\r\nint V_299 , V_300 ;\r\nF_12 ( V_24 , L_5 , V_9 -> V_5 ) ;\r\nif ( ! V_297 && ! V_2 -> V_75 ) {\r\nF_12 ( V_24 , L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_297 ) {\r\nV_298 = V_296 ;\r\nV_75 = V_253 ( V_296 ) ;\r\n} else {\r\nV_298 = V_2 -> V_75 ;\r\nV_75 = V_253 ( V_2 -> V_75 ) ;\r\n}\r\nV_9 -> V_75 . V_61 = V_75 -> V_256 -> V_301 . V_61 ;\r\nif ( V_9 -> V_292 . V_237 != V_298 -> V_237 ) {\r\nV_9 -> V_292 . V_237 = V_298 -> V_237 ;\r\nF_52 ( V_2 ) ;\r\n}\r\nV_11 -> V_7 [ V_236 ] &= ~ 3 ;\r\nV_11 -> V_7 [ V_236 ] |= ( V_2 -> V_75 -> V_237 + 1 ) / 8 ;\r\nV_11 -> V_239 &= ~ V_243 ;\r\nif ( V_2 -> V_75 -> V_237 == 16 )\r\nV_11 -> V_239 |= V_243 ;\r\nF_1 ( V_2 , V_11 , V_236 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_302 ,\r\nV_11 -> V_239 ) ;\r\nV_11 -> V_7 [ V_152 ] = V_298 -> V_153 [ 0 ] >> 3 ;\r\nV_11 -> V_7 [ V_158 ] =\r\nF_24 ( V_298 -> V_153 [ 0 ] >> 3 , 8 , V_159 ) ;\r\nV_11 -> V_7 [ V_160 ] =\r\nF_24 ( V_298 -> V_153 [ 0 ] / 8 , 11 , V_161 ) ;\r\nF_1 ( V_2 , V_11 , V_158 ) ;\r\nF_1 ( V_2 , V_11 , V_152 ) ;\r\nF_1 ( V_2 , V_11 , V_160 ) ;\r\nV_11 -> V_303 = V_9 -> V_75 . V_61 & ~ 3 ;\r\nV_11 -> V_303 += ( V_260 * V_298 -> V_153 [ 0 ] ) + ( V_259 * V_298 -> V_304 / 8 ) ;\r\nF_57 ( V_6 , V_9 -> V_5 , V_11 -> V_303 ) ;\r\nF_58 ( V_6 , V_2 -> V_21 . clock , V_298 -> V_304 ,\r\n& V_299 , & V_300 ) ;\r\nV_11 -> V_7 [ V_305 ] = V_299 ;\r\nV_11 -> V_7 [ V_306 ] = V_300 & 0xff ;\r\nF_1 ( V_2 , V_11 , V_305 ) ;\r\nF_1 ( V_2 , V_11 , V_306 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_307 ) {\r\nV_11 -> V_7 [ V_308 ] = V_300 >> 8 ;\r\nF_1 ( V_2 , V_11 , V_308 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_45 ( struct V_1 * V_2 , int V_259 , int V_260 ,\r\nstruct V_74 * V_251 )\r\n{\r\nint V_255 = F_28 ( V_2 , V_251 ) ;\r\nif ( V_255 )\r\nreturn V_255 ;\r\nreturn F_56 ( V_2 , V_251 , V_259 , V_260 , false ) ;\r\n}\r\nstatic int\r\nF_59 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_75 ,\r\nint V_259 , int V_260 , enum V_309 V_31 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nif ( V_31 == V_310 )\r\nF_60 ( V_6 ) ;\r\nelse\r\nF_61 ( V_6 ) ;\r\nreturn F_56 ( V_2 , V_75 , V_259 , V_260 , true ) ;\r\n}\r\nstatic void F_62 ( struct V_10 * V_6 , struct V_311 * V_312 ,\r\nstruct V_311 * V_313 )\r\n{\r\nint V_314 = F_63 ( V_6 ) ;\r\nT_2 V_315 ;\r\nint V_290 , V_316 ;\r\nfor ( V_290 = 0 ; V_290 < V_314 ; V_290 ++ ) {\r\nfor ( V_316 = 0 ; V_316 < V_314 ; V_316 ++ ) {\r\nV_315 = F_64 ( V_312 , V_290 * 64 + V_316 ) ;\r\nF_65 ( V_313 , V_290 * V_314 + V_316 , ( V_315 & 0x80000000 ) >> 16\r\n| ( V_315 & 0xf80000 ) >> 9\r\n| ( V_315 & 0xf800 ) >> 6\r\n| ( V_315 & 0xf8 ) >> 3 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_66 ( struct V_10 * V_6 , struct V_311 * V_312 ,\r\nstruct V_311 * V_313 )\r\n{\r\nT_2 V_315 ;\r\nint V_317 , V_290 ;\r\nfor ( V_290 = 0 ; V_290 < 64 * 64 ; V_290 ++ ) {\r\nV_315 = F_64 ( V_312 , V_290 ) ;\r\nV_317 = V_315 >> 24 ;\r\nif ( V_317 > 0 && V_317 < 255 )\r\nV_315 = ( V_315 & 0x00ffffff ) | ( ( V_317 + 1 ) << 24 ) ;\r\n#ifdef F_46\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 == 0x11 ) {\r\nV_315 = ( ( V_315 & 0x000000ff ) << 24 ) |\r\n( ( V_315 & 0x0000ff00 ) << 8 ) |\r\n( ( V_315 & 0x00ff0000 ) >> 8 ) |\r\n( ( V_315 & 0xff000000 ) >> 24 ) ;\r\n}\r\n}\r\n#endif\r\nF_67 ( V_313 , V_290 , V_315 ) ;\r\n}\r\n}\r\nstatic int\r\nF_68 ( struct V_1 * V_2 , struct V_318 * V_319 ,\r\nT_2 V_320 , T_2 V_314 , T_2 V_321 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_311 * V_59 = NULL ;\r\nstruct V_322 * V_323 ;\r\nint V_255 = 0 ;\r\nif ( ! V_320 ) {\r\nV_9 -> V_59 . V_324 ( V_9 , true ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_314 != 64 || V_321 != 64 )\r\nreturn - V_325 ;\r\nV_323 = F_69 ( V_6 , V_319 , V_320 ) ;\r\nif ( ! V_323 )\r\nreturn - V_326 ;\r\nV_59 = F_70 ( V_323 ) ;\r\nV_255 = F_71 ( V_59 ) ;\r\nif ( V_255 )\r\ngoto V_327;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nF_66 ( V_6 , V_59 , V_9 -> V_59 . V_256 ) ;\r\nelse\r\nF_62 ( V_6 , V_59 , V_9 -> V_59 . V_256 ) ;\r\nF_50 ( V_59 ) ;\r\nV_9 -> V_59 . V_61 = V_9 -> V_59 . V_256 -> V_301 . V_61 ;\r\nV_9 -> V_59 . V_60 ( V_9 , V_9 -> V_59 . V_61 ) ;\r\nV_9 -> V_59 . V_328 ( V_9 , true ) ;\r\nV_327:\r\nF_72 ( V_323 ) ;\r\nreturn V_255 ;\r\n}\r\nstatic int\r\nF_73 ( struct V_1 * V_2 , int V_259 , int V_260 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nV_9 -> V_59 . V_329 ( V_9 , V_259 , V_260 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_74 ( struct V_330 * V_331 )\r\n{\r\nstruct V_10 * V_6 ;\r\nstruct V_23 * V_24 ;\r\nint V_255 ;\r\nstruct V_1 * V_2 ;\r\nbool V_332 = false ;\r\nif ( ! V_331 || ! V_331 -> V_2 )\r\nreturn - V_325 ;\r\nV_6 = V_331 -> V_2 -> V_6 ;\r\nV_255 = F_75 ( V_6 -> V_6 ) ;\r\nif ( V_255 < 0 )\r\nreturn V_255 ;\r\nV_255 = F_76 ( V_331 ) ;\r\nV_24 = V_23 ( V_6 ) ;\r\nF_23 (crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_2 -> V_333 )\r\nV_332 = true ;\r\n}\r\nF_77 ( V_6 -> V_6 ) ;\r\nif ( V_332 && ! V_24 -> V_334 ) {\r\nV_24 -> V_334 = true ;\r\nreturn V_255 ;\r\n}\r\nif ( ! V_332 && V_24 -> V_334 ) {\r\nF_78 ( V_6 -> V_6 ) ;\r\nV_24 -> V_334 = false ;\r\n}\r\nF_78 ( V_6 -> V_6 ) ;\r\nreturn V_255 ;\r\n}\r\nint\r\nF_79 ( struct V_10 * V_6 , int V_335 )\r\n{\r\nstruct F_3 * V_9 ;\r\nint V_255 , V_290 ;\r\nV_9 = F_80 ( sizeof( * V_9 ) , V_336 ) ;\r\nif ( ! V_9 )\r\nreturn - V_337 ;\r\nfor ( V_290 = 0 ; V_290 < 256 ; V_290 ++ ) {\r\nV_9 -> V_292 . V_284 [ V_290 ] = V_290 << 8 ;\r\nV_9 -> V_292 . V_285 [ V_290 ] = V_290 << 8 ;\r\nV_9 -> V_292 . V_286 [ V_290 ] = V_290 << 8 ;\r\n}\r\nV_9 -> V_292 . V_237 = 0 ;\r\nV_9 -> V_5 = V_335 ;\r\nV_9 -> V_65 = V_270 ;\r\nF_81 ( V_6 , & V_9 -> V_282 , & V_338 ) ;\r\nF_82 ( & V_9 -> V_282 , & V_339 ) ;\r\nF_83 ( & V_9 -> V_282 , 256 ) ;\r\nV_255 = F_84 ( V_6 , 64 * 64 * 4 , 0x100 , V_257 ,\r\n0 , 0x0000 , NULL , & V_9 -> V_59 . V_256 ) ;\r\nif ( ! V_255 ) {\r\nV_255 = F_29 ( V_9 -> V_59 . V_256 , V_257 ) ;\r\nif ( ! V_255 ) {\r\nV_255 = F_71 ( V_9 -> V_59 . V_256 ) ;\r\nif ( V_255 )\r\nF_30 ( V_9 -> V_59 . V_256 ) ;\r\n}\r\nif ( V_255 )\r\nF_31 ( NULL , & V_9 -> V_59 . V_256 ) ;\r\n}\r\nF_85 ( V_9 ) ;\r\nreturn 0 ;\r\n}
