Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan 26 20:25:30 2022
| Host         : agustinsilva447-Lenovo-G50-80 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   461 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             253 |          100 |
| No           | No                    | Yes                    |              14 |            7 |
| No           | Yes                   | No                     |              48 |           18 |
| Yes          | No                    | No                     |             255 |           65 |
| Yes          | No                    | Yes                    |              77 |           26 |
| Yes          | Yes                   | No                     |              76 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                                |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out                        |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2_n_0       |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out                        |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0_n_0         |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1_n_0                  |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4_n_0         |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out                        |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/FSM_onehot_state_reg[2]_0 |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2_n_0         |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out                        |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4_n_0               |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        |                                                                                                                                                                | design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_3/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_2/AR[0]                                                                                                       |                2 |              4 |         2.00 |
| ~design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg_n_0_[1]        |                                                                                                                                                                |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_4/AR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_5/AR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_1/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce                                                                                                                   | design_1_i/top_pynq_0/U0/top_queens/fsm_6/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce                                                                                                                   | design_1_i/top_pynq_0/U0/cond_ini/AR[0]                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/j0                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count                                                                                                          | design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/E[0]                                                                                                             | design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_3/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_1/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_6/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_4/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/cond_ini/SR[0]                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_2/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]                        | design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/E[0]                                                                                                           | design_1_i/top_pynq_0/U0/top_queens/fsm_5/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/comblock_0/U0/AXIL_inst/axi_arready0                                                                                                                | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/comblock_0/U0/AXIL_inst/axi_awready0                                                                                                                | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array[1]_6                |                                                                                                                                                                |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
| ~design_1_i/top_pynq_0/U0/top_queens/fsm_7/ack_out_7                       |                                                                                                                                                                | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[9]_i_1_n_0                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array[2]_5                |                                                                                                                                                                |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array[3]_4                |                                                                                                                                                                |                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array[4]_3                |                                                                                                                                                                |                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                7 |             23 |         3.29 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array[5]_2                |                                                                                                                                                                |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                5 |             28 |         5.60 |
|  design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array[6]_1                |                                                                                                                                                                |                                                                                                                                                       |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                |                                                                                                                                                       |               37 |            112 |         3.03 |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


