Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M0_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_0,&---M0---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M0_A_x_x_DetrmLock
1,M0,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M0_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_1,&---M0---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M0_B_x_x_DetrmLock
2,M1,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M1_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_2,&---M1---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M1_A_x_x_DetrmLock
3,M1,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M1_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_3,&---M1---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M1_B_x_x_DetrmLock
4,M2,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M2_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_4,&---M2---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M2_A_x_x_DetrmLock
5,M2,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M2_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_5,&---M2---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M2_B_x_x_DetrmLock
6,M3,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M3_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_6,&---M3---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M3_A_x_x_DetrmLock
7,M3,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M3_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_7,&---M3---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M3_B_x_x_DetrmLock
8,M4,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M4_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_8,&---M4---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M4_A_x_x_DetrmLock
9,M4,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M4_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_9,&---M4---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M4_B_x_x_DetrmLock
10,M5,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M5_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_10,&---M5---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M5_A_x_x_DetrmLock
11,M5,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M5_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_11,&---M5---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M5_B_x_x_DetrmLock
12,M6,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M6_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_12,&---M6---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M6_A_x_x_DetrmLock
13,M6,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M6_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_13,&---M6---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M6_B_x_x_DetrmLock
14,M7,CC,A,x,x,detrm_lock,ddrcc_dll_csr,M7_A_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_14,&---M7---CC---A---x---x---detrm_lock---ddrcc_dll_csr---M7_A_x_x_DetrmLock
15,M7,CC,B,x,x,detrm_lock,ddrcc_dll_csr,M7_B_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CC_15,&---M7---CC---B---x---x---detrm_lock---ddrcc_dll_csr---M7_B_x_x_DetrmLock
0,M0,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M0_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_0,&---M0---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M0_x_x_x_DetrmLock
1,M1,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M1_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_1,&---M1---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M1_x_x_x_DetrmLock
2,M2,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M2_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_2,&---M2---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M2_x_x_x_DetrmLock
3,M3,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M3_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_3,&---M3---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M3_x_x_x_DetrmLock
4,M4,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M4_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_4,&---M4---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M4_x_x_x_DetrmLock
5,M5,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M5_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_5,&---M5---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M5_x_x_x_DetrmLock
6,M6,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M6_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_6,&---M6---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M6_x_x_x_DetrmLock
7,M7,CLK,x,x,x,detrm_lock,ddrclk_dll_csr,M7_x_x_x_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_CLK_7,&---M7---CLK---x---x---x---detrm_lock---ddrclk_dll_csr---M7_x_x_x_DetrmLock
0,M0,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M0_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_0,&---M0---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M0_A_0_0_DetrmLock
1,M0,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M0_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_1,&---M0---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M0_A_0_1_DetrmLock
2,M0,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M0_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_2,&---M0---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M0_A_1_0_DetrmLock
3,M0,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M0_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_3,&---M0---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M0_A_1_1_DetrmLock
4,M0,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M0_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_4,&---M0---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M0_A_2_0_DetrmLock
5,M0,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M0_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_5,&---M0---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M0_A_2_1_DetrmLock
6,M0,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M0_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_6,&---M0---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M0_A_3_0_DetrmLock
7,M0,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M0_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_7,&---M0---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M0_A_3_1_DetrmLock
8,M0,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M0_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_8,&---M0---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M0_A_4_0_DetrmLock
9,M0,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M0_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_9,&---M0---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M0_A_4_1_DetrmLock
10,M0,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M0_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_10,&---M0---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M0_B_0_0_DetrmLock
11,M0,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M0_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_11,&---M0---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M0_B_0_1_DetrmLock
12,M0,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M0_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_12,&---M0---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M0_B_1_0_DetrmLock
13,M0,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M0_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_13,&---M0---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M0_B_1_1_DetrmLock
14,M0,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M0_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_14,&---M0---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M0_B_2_0_DetrmLock
15,M0,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M0_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_15,&---M0---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M0_B_2_1_DetrmLock
16,M0,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M0_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_16,&---M0---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M0_B_3_0_DetrmLock
17,M0,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M0_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_17,&---M0---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M0_B_3_1_DetrmLock
18,M0,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M0_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_18,&---M0---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M0_B_4_0_DetrmLock
19,M0,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M0_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_19,&---M0---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M0_B_4_1_DetrmLock
20,M1,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M1_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_20,&---M1---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M1_A_0_0_DetrmLock
21,M1,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M1_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_21,&---M1---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M1_A_0_1_DetrmLock
22,M1,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M1_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_22,&---M1---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M1_A_1_0_DetrmLock
23,M1,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M1_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_23,&---M1---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M1_A_1_1_DetrmLock
24,M1,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M1_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_24,&---M1---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M1_A_2_0_DetrmLock
25,M1,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M1_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_25,&---M1---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M1_A_2_1_DetrmLock
26,M1,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M1_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_26,&---M1---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M1_A_3_0_DetrmLock
27,M1,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M1_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_27,&---M1---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M1_A_3_1_DetrmLock
28,M1,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M1_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_28,&---M1---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M1_A_4_0_DetrmLock
29,M1,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M1_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_29,&---M1---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M1_A_4_1_DetrmLock
30,M1,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M1_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_30,&---M1---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M1_B_0_0_DetrmLock
31,M1,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M1_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_31,&---M1---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M1_B_0_1_DetrmLock
32,M1,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M1_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_32,&---M1---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M1_B_1_0_DetrmLock
33,M1,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M1_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_33,&---M1---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M1_B_1_1_DetrmLock
34,M1,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M1_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_34,&---M1---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M1_B_2_0_DetrmLock
35,M1,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M1_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_35,&---M1---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M1_B_2_1_DetrmLock
36,M1,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M1_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_36,&---M1---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M1_B_3_0_DetrmLock
37,M1,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M1_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_37,&---M1---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M1_B_3_1_DetrmLock
38,M1,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M1_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_38,&---M1---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M1_B_4_0_DetrmLock
39,M1,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M1_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_39,&---M1---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M1_B_4_1_DetrmLock
40,M2,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M2_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_40,&---M2---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M2_A_0_0_DetrmLock
41,M2,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M2_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_41,&---M2---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M2_A_0_1_DetrmLock
42,M2,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M2_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_42,&---M2---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M2_A_1_0_DetrmLock
43,M2,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M2_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_43,&---M2---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M2_A_1_1_DetrmLock
44,M2,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M2_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_44,&---M2---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M2_A_2_0_DetrmLock
45,M2,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M2_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_45,&---M2---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M2_A_2_1_DetrmLock
46,M2,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M2_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_46,&---M2---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M2_A_3_0_DetrmLock
47,M2,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M2_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_47,&---M2---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M2_A_3_1_DetrmLock
48,M2,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M2_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_48,&---M2---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M2_A_4_0_DetrmLock
49,M2,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M2_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_49,&---M2---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M2_A_4_1_DetrmLock
50,M2,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M2_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_50,&---M2---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M2_B_0_0_DetrmLock
51,M2,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M2_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_51,&---M2---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M2_B_0_1_DetrmLock
52,M2,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M2_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_52,&---M2---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M2_B_1_0_DetrmLock
53,M2,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M2_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_53,&---M2---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M2_B_1_1_DetrmLock
54,M2,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M2_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_54,&---M2---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M2_B_2_0_DetrmLock
55,M2,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M2_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_55,&---M2---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M2_B_2_1_DetrmLock
56,M2,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M2_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_56,&---M2---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M2_B_3_0_DetrmLock
57,M2,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M2_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_57,&---M2---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M2_B_3_1_DetrmLock
58,M2,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M2_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_58,&---M2---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M2_B_4_0_DetrmLock
59,M2,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M2_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_59,&---M2---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M2_B_4_1_DetrmLock
60,M3,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M3_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_60,&---M3---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M3_A_0_0_DetrmLock
61,M3,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M3_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_61,&---M3---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M3_A_0_1_DetrmLock
62,M3,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M3_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_62,&---M3---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M3_A_1_0_DetrmLock
63,M3,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M3_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_63,&---M3---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M3_A_1_1_DetrmLock
64,M3,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M3_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_64,&---M3---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M3_A_2_0_DetrmLock
65,M3,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M3_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_65,&---M3---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M3_A_2_1_DetrmLock
66,M3,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M3_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_66,&---M3---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M3_A_3_0_DetrmLock
67,M3,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M3_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_67,&---M3---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M3_A_3_1_DetrmLock
68,M3,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M3_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_68,&---M3---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M3_A_4_0_DetrmLock
69,M3,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M3_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_69,&---M3---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M3_A_4_1_DetrmLock
70,M3,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M3_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_70,&---M3---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M3_B_0_0_DetrmLock
71,M3,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M3_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_71,&---M3---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M3_B_0_1_DetrmLock
72,M3,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M3_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_72,&---M3---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M3_B_1_0_DetrmLock
73,M3,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M3_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_73,&---M3---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M3_B_1_1_DetrmLock
74,M3,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M3_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_74,&---M3---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M3_B_2_0_DetrmLock
75,M3,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M3_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_75,&---M3---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M3_B_2_1_DetrmLock
76,M3,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M3_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_76,&---M3---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M3_B_3_0_DetrmLock
77,M3,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M3_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_77,&---M3---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M3_B_3_1_DetrmLock
78,M3,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M3_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_78,&---M3---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M3_B_4_0_DetrmLock
79,M3,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M3_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_79,&---M3---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M3_B_4_1_DetrmLock
80,M4,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M4_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_80,&---M4---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M4_A_0_0_DetrmLock
81,M4,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M4_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_81,&---M4---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M4_A_0_1_DetrmLock
82,M4,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M4_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_82,&---M4---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M4_A_1_0_DetrmLock
83,M4,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M4_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_83,&---M4---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M4_A_1_1_DetrmLock
84,M4,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M4_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_84,&---M4---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M4_A_2_0_DetrmLock
85,M4,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M4_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_85,&---M4---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M4_A_2_1_DetrmLock
86,M4,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M4_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_86,&---M4---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M4_A_3_0_DetrmLock
87,M4,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M4_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_87,&---M4---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M4_A_3_1_DetrmLock
88,M4,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M4_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_88,&---M4---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M4_A_4_0_DetrmLock
89,M4,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M4_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_89,&---M4---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M4_A_4_1_DetrmLock
90,M4,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M4_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_90,&---M4---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M4_B_0_0_DetrmLock
91,M4,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M4_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_91,&---M4---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M4_B_0_1_DetrmLock
92,M4,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M4_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_92,&---M4---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M4_B_1_0_DetrmLock
93,M4,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M4_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_93,&---M4---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M4_B_1_1_DetrmLock
94,M4,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M4_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_94,&---M4---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M4_B_2_0_DetrmLock
95,M4,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M4_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_95,&---M4---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M4_B_2_1_DetrmLock
96,M4,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M4_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_96,&---M4---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M4_B_3_0_DetrmLock
97,M4,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M4_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_97,&---M4---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M4_B_3_1_DetrmLock
98,M4,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M4_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_98,&---M4---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M4_B_4_0_DetrmLock
99,M4,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M4_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_99,&---M4---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M4_B_4_1_DetrmLock
100,M5,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M5_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_100,&---M5---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M5_A_0_0_DetrmLock
101,M5,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M5_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_101,&---M5---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M5_A_0_1_DetrmLock
102,M5,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M5_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_102,&---M5---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M5_A_1_0_DetrmLock
103,M5,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M5_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_103,&---M5---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M5_A_1_1_DetrmLock
104,M5,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M5_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_104,&---M5---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M5_A_2_0_DetrmLock
105,M5,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M5_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_105,&---M5---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M5_A_2_1_DetrmLock
106,M5,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M5_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_106,&---M5---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M5_A_3_0_DetrmLock
107,M5,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M5_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_107,&---M5---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M5_A_3_1_DetrmLock
108,M5,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M5_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_108,&---M5---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M5_A_4_0_DetrmLock
109,M5,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M5_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_109,&---M5---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M5_A_4_1_DetrmLock
110,M5,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M5_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_110,&---M5---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M5_B_0_0_DetrmLock
111,M5,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M5_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_111,&---M5---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M5_B_0_1_DetrmLock
112,M5,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M5_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_112,&---M5---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M5_B_1_0_DetrmLock
113,M5,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M5_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_113,&---M5---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M5_B_1_1_DetrmLock
114,M5,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M5_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_114,&---M5---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M5_B_2_0_DetrmLock
115,M5,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M5_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_115,&---M5---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M5_B_2_1_DetrmLock
116,M5,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M5_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_116,&---M5---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M5_B_3_0_DetrmLock
117,M5,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M5_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_117,&---M5---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M5_B_3_1_DetrmLock
118,M5,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M5_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_118,&---M5---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M5_B_4_0_DetrmLock
119,M5,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M5_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_119,&---M5---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M5_B_4_1_DetrmLock
120,M6,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M6_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_120,&---M6---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M6_A_0_0_DetrmLock
121,M6,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M6_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_121,&---M6---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M6_A_0_1_DetrmLock
122,M6,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M6_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_122,&---M6---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M6_A_1_0_DetrmLock
123,M6,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M6_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_123,&---M6---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M6_A_1_1_DetrmLock
124,M6,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M6_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_124,&---M6---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M6_A_2_0_DetrmLock
125,M6,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M6_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_125,&---M6---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M6_A_2_1_DetrmLock
126,M6,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M6_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_126,&---M6---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M6_A_3_0_DetrmLock
127,M6,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M6_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_127,&---M6---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M6_A_3_1_DetrmLock
128,M6,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M6_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_128,&---M6---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M6_A_4_0_DetrmLock
129,M6,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M6_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_129,&---M6---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M6_A_4_1_DetrmLock
130,M6,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M6_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_130,&---M6---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M6_B_0_0_DetrmLock
131,M6,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M6_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_131,&---M6---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M6_B_0_1_DetrmLock
132,M6,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M6_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_132,&---M6---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M6_B_1_0_DetrmLock
133,M6,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M6_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_133,&---M6---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M6_B_1_1_DetrmLock
134,M6,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M6_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_134,&---M6---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M6_B_2_0_DetrmLock
135,M6,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M6_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_135,&---M6---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M6_B_2_1_DetrmLock
136,M6,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M6_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_136,&---M6---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M6_B_3_0_DetrmLock
137,M6,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M6_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_137,&---M6---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M6_B_3_1_DetrmLock
138,M6,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M6_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_138,&---M6---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M6_B_4_0_DetrmLock
139,M6,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M6_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_139,&---M6---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M6_B_4_1_DetrmLock
140,M7,DATA,A,0,0,detrm_lock,ddrd_n0_dll_csr,M7_A_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_140,&---M7---DATA---A---0---0---detrm_lock---ddrd_n0_dll_csr---M7_A_0_0_DetrmLock
141,M7,DATA,A,0,1,detrm_lock,ddrd_n1_dll_csr,M7_A_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_141,&---M7---DATA---A---0---1---detrm_lock---ddrd_n1_dll_csr---M7_A_0_1_DetrmLock
142,M7,DATA,A,1,0,detrm_lock,ddrd_n0_dll_csr,M7_A_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_142,&---M7---DATA---A---1---0---detrm_lock---ddrd_n0_dll_csr---M7_A_1_0_DetrmLock
143,M7,DATA,A,1,1,detrm_lock,ddrd_n1_dll_csr,M7_A_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_143,&---M7---DATA---A---1---1---detrm_lock---ddrd_n1_dll_csr---M7_A_1_1_DetrmLock
144,M7,DATA,A,2,0,detrm_lock,ddrd_n0_dll_csr,M7_A_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_144,&---M7---DATA---A---2---0---detrm_lock---ddrd_n0_dll_csr---M7_A_2_0_DetrmLock
145,M7,DATA,A,2,1,detrm_lock,ddrd_n1_dll_csr,M7_A_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_145,&---M7---DATA---A---2---1---detrm_lock---ddrd_n1_dll_csr---M7_A_2_1_DetrmLock
146,M7,DATA,A,3,0,detrm_lock,ddrd_n0_dll_csr,M7_A_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_146,&---M7---DATA---A---3---0---detrm_lock---ddrd_n0_dll_csr---M7_A_3_0_DetrmLock
147,M7,DATA,A,3,1,detrm_lock,ddrd_n1_dll_csr,M7_A_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_147,&---M7---DATA---A---3---1---detrm_lock---ddrd_n1_dll_csr---M7_A_3_1_DetrmLock
148,M7,DATA,A,4,0,detrm_lock,ddrd_n0_dll_csr,M7_A_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_148,&---M7---DATA---A---4---0---detrm_lock---ddrd_n0_dll_csr---M7_A_4_0_DetrmLock
149,M7,DATA,A,4,1,detrm_lock,ddrd_n1_dll_csr,M7_A_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_149,&---M7---DATA---A---4---1---detrm_lock---ddrd_n1_dll_csr---M7_A_4_1_DetrmLock
150,M7,DATA,B,0,0,detrm_lock,ddrd_n0_dll_csr,M7_B_0_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_150,&---M7---DATA---B---0---0---detrm_lock---ddrd_n0_dll_csr---M7_B_0_0_DetrmLock
151,M7,DATA,B,0,1,detrm_lock,ddrd_n1_dll_csr,M7_B_0_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_151,&---M7---DATA---B---0---1---detrm_lock---ddrd_n1_dll_csr---M7_B_0_1_DetrmLock
152,M7,DATA,B,1,0,detrm_lock,ddrd_n0_dll_csr,M7_B_1_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_152,&---M7---DATA---B---1---0---detrm_lock---ddrd_n0_dll_csr---M7_B_1_0_DetrmLock
153,M7,DATA,B,1,1,detrm_lock,ddrd_n1_dll_csr,M7_B_1_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_153,&---M7---DATA---B---1---1---detrm_lock---ddrd_n1_dll_csr---M7_B_1_1_DetrmLock
154,M7,DATA,B,2,0,detrm_lock,ddrd_n0_dll_csr,M7_B_2_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_154,&---M7---DATA---B---2---0---detrm_lock---ddrd_n0_dll_csr---M7_B_2_0_DetrmLock
155,M7,DATA,B,2,1,detrm_lock,ddrd_n1_dll_csr,M7_B_2_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_155,&---M7---DATA---B---2---1---detrm_lock---ddrd_n1_dll_csr---M7_B_2_1_DetrmLock
156,M7,DATA,B,3,0,detrm_lock,ddrd_n0_dll_csr,M7_B_3_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_156,&---M7---DATA---B---3---0---detrm_lock---ddrd_n0_dll_csr---M7_B_3_0_DetrmLock
157,M7,DATA,B,3,1,detrm_lock,ddrd_n1_dll_csr,M7_B_3_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_157,&---M7---DATA---B---3---1---detrm_lock---ddrd_n1_dll_csr---M7_B_3_1_DetrmLock
158,M7,DATA,B,4,0,detrm_lock,ddrd_n0_dll_csr,M7_B_4_0_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_158,&---M7---DATA---B---4---0---detrm_lock---ddrd_n0_dll_csr---M7_B_4_0_DetrmLock
159,M7,DATA,B,4,1,detrm_lock,ddrd_n1_dll_csr,M7_B_4_1_DetrmLock,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_MDLLLOCK_DATA_159,&---M7---DATA---B---4---1---detrm_lock---ddrd_n1_dll_csr---M7_B_4_1_DetrmLock
