Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: LCD1602_Master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD1602_Master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD1602_Master"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : LCD1602_Master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\LCD1602_20190725\src\LCD1602_Master.v" into library work
Parsing module <LCD1602_Master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LCD1602_Master>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LCD1602_Master>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\LCD1602_20190725\src\LCD1602_Master.v".
        IDLE = 10'b0000000000
        CLEAR = 10'b0000000001
        RETURN = 10'b0000000010
        MODE = 10'b0000000100
        DISPLAY = 10'b0000001000
        SHIFT = 10'b0000010000
        FUNCTION = 10'b0000100000
        CGRAM = 10'b0001000000
        DDRAM = 10'b0010000000
        WRITE = 10'b0100000000
        STOP = 10'b1000000000
    Found 10-bit register for signal <state>.
    Found 6-bit register for signal <char_count>.
    Found 22-bit register for signal <count>.
    Found 1-bit register for signal <LCD_EN>.
    Found 1-bit register for signal <LCD_RS>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_49>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_50>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_51>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_52>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_53>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_54>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_55>.
    Found 1-bit register for signal <state[9]_LCD_CLOCK_DFF_56>.
    Found 8-bit register for signal <state[9]_dff_27_OUT>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | LCD_EN (rising_edge)                           |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <count[21]_GND_1_o_add_1_OUT> created at line 58.
    Found 6-bit adder for signal <char_count[5]_GND_1_o_add_11_OUT> created at line 164.
    Found 32x8-bit Read Only RAM for signal <_n0174>
    Found 1-bit tristate buffer for signal <LCD_DATA<7>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<6>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<5>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<4>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<3>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<2>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<1>> created at line 97
    Found 1-bit tristate buffer for signal <LCD_DATA<0>> created at line 97
    Found 6-bit comparator lessequal for signal <n0013> created at line 151
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <LCD1602_Master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 22-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 10
 22-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 22-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LCD1602_Master>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <char_count>: 1 register on signal <char_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0174> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char_count<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD1602_Master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <state[9]_LCD_CLOCK_DFF_49> in Unit <LCD1602_Master> is equivalent to the following 7 FFs/Latches, which will be removed : <state[9]_LCD_CLOCK_DFF_52> <state[9]_LCD_CLOCK_DFF_50> <state[9]_LCD_CLOCK_DFF_51> <state[9]_LCD_CLOCK_DFF_55> <state[9]_LCD_CLOCK_DFF_53> <state[9]_LCD_CLOCK_DFF_54> <state[9]_LCD_CLOCK_DFF_56> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:10]> with one-hot encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000000 | 0000000001
 0000000001 | 0000000010
 0000000010 | 0000000100
 0000000100 | 0000001000
 0000001000 | 0000010000
 0000010000 | 0000100000
 0000100000 | 0001000000
 0010000000 | 0010000000
 0100000000 | 0100000000
 1000000000 | 1000000000
--------------------------
WARNING:Xst:2042 - Unit LCD1602_Master: 8 internal tristates are replaced by logic (pull-up yes): N10, N11, N4, N5, N6, N7, N8, N9.

Optimizing unit <LCD1602_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD1602_Master, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LCD1602_Master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 132
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 21
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT4                        : 4
#      LUT5                        : 30
#      LUT6                        : 20
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 49
#      FD                          : 8
#      FDC                         : 34
#      FDCE                        : 6
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 5
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  11440     0%  
 Number of Slice LUTs:                   87  out of   5720     1%  
    Number used as Logic:                87  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     95
   Number with an unused Flip Flop:      46  out of     95    48%  
   Number with an unused LUT:             8  out of     95     8%  
   Number of fully used LUT-FF pairs:    41  out of     95    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    186     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LCD_CLOCK                          | BUFG                   | 26    |
sys_clk                            | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.643ns (Maximum Frequency: 274.499MHz)
   Minimum input arrival time before clock: 4.393ns
   Maximum output required time after clock: 5.642ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCD_CLOCK'
  Clock period: 3.313ns (frequency: 301.841MHz)
  Total number of paths / destination ports: 154 / 31
-------------------------------------------------------------------------
Delay:               3.313ns (Levels of Logic = 2)
  Source:            char_count_2 (FF)
  Destination:       LCD_DATA_0 (FF)
  Source Clock:      LCD_CLOCK rising
  Destination Clock: LCD_CLOCK rising

  Data Path: char_count_2 to LCD_DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.524  char_count_2 (char_count_2)
     LUT6:I0->O            1   0.254   0.682  state_n0116<6>1 (state_n0116<6>)
     LUT5:I4->O            1   0.254   0.000  state_n0116<6>3 (n0116<6>)
     FD:D                      0.074          LCD_DATA_6
    ----------------------------------------
    Total                      3.313ns (1.107ns logic, 2.206ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 3.643ns (frequency: 274.499MHz)
  Total number of paths / destination ports: 760 / 23
-------------------------------------------------------------------------
Delay:               3.643ns (Levels of Logic = 2)
  Source:            count_6 (FF)
  Destination:       count_18 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: count_6 to count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  count_6 (count_6)
     LUT6:I0->O           11   0.254   1.315  count[21]_PWR_1_o_equal_1_o<21>3_1 (count[21]_PWR_1_o_equal_1_o<21>31)
     LUT5:I1->O            1   0.254   0.000  Mcount_count_eqn_211 (Mcount_count_eqn_21)
     FDC:D                     0.074          count_21
    ----------------------------------------
    Total                      3.643ns (1.107ns logic, 2.536ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LCD_CLOCK'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.393ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD_RS (FF)
  Destination Clock: LCD_CLOCK rising

  Data Path: rst_n to LCD_RS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             41   0.255   1.670  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.459          LCD_RS
    ----------------------------------------
    Total                      4.393ns (2.042ns logic, 2.351ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.393ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       count_0 (FF)
  Destination Clock: sys_clk rising

  Data Path: rst_n to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             41   0.255   1.670  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.459          count_0
    ----------------------------------------
    Total                      4.393ns (2.042ns logic, 2.351ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LCD_CLOCK'
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 2)
  Source:            state[9]_LCD_CLOCK_DFF_49 (FF)
  Destination:       LCD_DATA<7> (PAD)
  Source Clock:      LCD_CLOCK rising

  Data Path: state[9]_LCD_CLOCK_DFF_49 to LCD_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  state[9]_LCD_CLOCK_DFF_49 (state[9]_LCD_CLOCK_DFF_49)
     INV:I->O              8   0.255   0.943  state[9]_LCD_CLOCK_DFF_49_inv1_INV_0 (state[9]_LCD_CLOCK_DFF_49_inv)
     OBUFT:T->O                2.912          LCD_DATA_7_OBUFT (LCD_DATA<7>)
    ----------------------------------------
    Total                      5.642ns (3.692ns logic, 1.950ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            LCD_CLOCK (FF)
  Destination:       LCD_EN (PAD)
  Source Clock:      sys_clk rising

  Data Path: LCD_CLOCK to LCD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  LCD_CLOCK (LCD_CLOCK)
     OBUF:I->O                 2.912          LCD_EN_OBUF (LCD_EN)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LCD_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LCD_CLOCK      |    3.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.643|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.32 secs
 
--> 

Total memory usage is 4494968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

