// Seed: 1977216823
module module_0;
  wand id_2;
  supply1 id_3 = id_2;
  assign id_3 = (1) & id_2;
endmodule
module module_1 #(
    parameter id_17 = 32'd96,
    parameter id_18 = 32'd23,
    parameter id_19 = 32'd18
) (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    output logic id_3,
    output supply0 id_4,
    output tri id_5,
    input wand id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri0 id_14,
    output supply0 id_15
);
  if (1) begin : LABEL_0
    always begin : LABEL_0
      id_3 <= id_13 < 1;
    end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  defparam id_17.id_18.id_19 = 1'h0;
  wire id_20;
endmodule
