

================================================================
== Vitis HLS Report for 'maxpool'
================================================================
* Date:           Thu Jan 22 15:55:07 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cnn_accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      181|      181|  0.724 us|  0.724 us|  172|  172|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1_VITIS_LOOP_62_2  |      179|      179|        12|          1|          1|   169|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     117|    -|
|Register         |        -|     -|     243|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     243|     354|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_4ns_4ns_9_4_1_U93  |mac_muladd_5ns_4ns_4ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_4ns_4ns_9_4_1_U94  |mac_muladd_5ns_4ns_4ns_9_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_272_p2                     |         +|   0|  0|  15|           8|           1|
    |add_ln61_fu_220_p2                       |         +|   0|  0|  12|           4|           1|
    |j_fu_266_p2                              |         +|   0|  0|  12|           4|           1|
    |ap_block_state12_pp0_stage0_iter11_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_249                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_536                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_541                         |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_284_p2                      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln62_fu_278_p2                      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln66_fu_352_p2                      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln67_fu_366_p2                      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln68_fu_376_p2                      |      icmp|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_01001_grp1           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp0           |        or|   0|  0|   2|           1|           1|
    |i_fu_234_p3                              |    select|   0|  0|   4|           1|           4|
    |maxv_1_fu_358_p3                         |    select|   0|  0|  15|           1|          15|
    |maxv_3_fu_370_p3                         |    select|   0|  0|  15|           1|          15|
    |maxv_4_fu_381_p3                         |    select|   0|  0|  15|           1|          15|
    |select_ln61_fu_226_p3                    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 205|          88|         120|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln6228_phi_fu_189_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i26_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten25_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j27_load               |   9|          2|    4|          8|
    |gmem_blk_n_AW                           |   9|          2|    1|          2|
    |gmem_blk_n_B                            |   9|          2|    1|          2|
    |gmem_blk_n_W                            |   9|          2|    1|          2|
    |i26_fu_86                               |   9|          2|    4|          8|
    |indvar_flatten25_fu_82                  |   9|          2|    8|         16|
    |j27_fu_90                               |   9|          2|    4|          8|
    |out_r_blk_n                             |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   39|         78|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg                                  |   1|   0|    1|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                  |   1|   0|    1|          0|
    |cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_load_1_reg_510  |  15|   0|   15|          0|
    |first_iter_0_reg_174                                                              |   1|   0|    1|          0|
    |first_iter_0_reg_174_pp0_iter1_reg                                                |   1|   0|    1|          0|
    |gmem_addr_reg_461                                                                 |  64|   0|   64|          0|
    |i26_fu_86                                                                         |   4|   0|    4|          0|
    |icmp_ln61_reg_457                                                                 |   1|   0|    1|          0|
    |icmp_ln62_reg_452                                                                 |   1|   0|    1|          0|
    |indvar_flatten25_fu_82                                                            |   8|   0|    8|          0|
    |j27_fu_90                                                                         |   4|   0|    4|          0|
    |maxv_1_reg_498                                                                    |  15|   0|   15|          0|
    |maxv_2_reg_504                                                                    |  15|   0|   15|          0|
    |maxv_4_reg_516                                                                    |  15|   0|   15|          0|
    |select_ln61_reg_437                                                               |   4|   0|    4|          0|
    |select_ln61_reg_437_pp0_iter1_reg                                                 |   4|   0|    4|          0|
    |icmp_ln61_reg_457                                                                 |  64|  32|    1|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 243|  32|  180|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_continue                                                                   |   in|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|                                                              maxpool|  return value|
|out_r_dout                                                                    |   in|   64|     ap_fifo|                                                                out_r|       pointer|
|out_r_empty_n                                                                 |   in|    1|     ap_fifo|                                                                out_r|       pointer|
|out_r_read                                                                    |  out|    1|     ap_fifo|                                                                out_r|       pointer|
|out_r_num_data_valid                                                          |   in|    3|     ap_fifo|                                                                out_r|       pointer|
|out_r_fifo_cap                                                                |   in|    3|     ap_fifo|                                                                out_r|       pointer|
|m_axi_gmem_0_AWVALID                                                          |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWREADY                                                          |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWADDR                                                           |  out|   64|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWID                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWLEN                                                            |  out|   32|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWSIZE                                                           |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWBURST                                                          |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWLOCK                                                           |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWCACHE                                                          |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWPROT                                                           |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWQOS                                                            |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWREGION                                                         |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_AWUSER                                                           |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WVALID                                                           |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WREADY                                                           |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WDATA                                                            |  out|   16|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WSTRB                                                            |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WLAST                                                            |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WID                                                              |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_WUSER                                                            |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARVALID                                                          |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARREADY                                                          |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARADDR                                                           |  out|   64|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARID                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARLEN                                                            |  out|   32|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARSIZE                                                           |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARBURST                                                          |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARLOCK                                                           |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARCACHE                                                          |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARPROT                                                           |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARQOS                                                            |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARREGION                                                         |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_ARUSER                                                           |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RVALID                                                           |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RREADY                                                           |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RDATA                                                            |   in|   16|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RLAST                                                            |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RID                                                              |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RFIFONUM                                                         |   in|   10|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RUSER                                                            |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_RRESP                                                            |   in|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_BVALID                                                           |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_BREADY                                                           |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_BRESP                                                            |   in|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_BID                                                              |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_0_BUSER                                                            |   in|    1|       m_axi|                                                                 gmem|       pointer|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_address0  |  out|    9|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_ce0       |  out|    1|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_q0        |   in|   15|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_address1  |  out|    9|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_ce1       |  out|    1|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_q1        |   in|   15|   ap_memory|  cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_address0    |  out|    9|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_ce0         |  out|    1|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_q0          |   in|   15|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_address1    |  out|    9|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_ce1         |  out|    1|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
|cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_q1          |   in|   15|   ap_memory|    cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf|         array|
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

