/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.23
Hash     : 55e3ad8
Date     : Jul  7 2024
Type     : Engineering
Log Time   : Mon Jul  8 09:52:31 2024 GMT
#Timing report of worst 12 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: i1[0].inpad[0] (.input clocked by clk_in)
Endpoint  : out:data_in[3].outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i1[0].inpad[0] (.input)                                0.000     0.000
$abc$709$new_new_n17__.in[0] (.names)                            0.890     0.890
$abc$709$new_new_n17__.out[0] (.names)                           0.173     1.063
data_in[3].in[0] (.names)                                        0.890     1.953
data_in[3].out[0] (.names)                                       0.218     2.172
out:data_in[3].outpad[0] (.output)                               0.890     3.062
data arrival time                                                          3.062

clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.062


#Path 2
Startpoint: channel_bond_sync_in.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$754.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
channel_bond_sync_in.inpad[0] (.input)                                                   0.000     0.000
$auto$rs_design_edit.cc:492:handle_dangling_outs$754.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:492:handle_dangling_outs$754.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$754.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                            1.999

clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -1.999
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -1.999


#Path 3
Startpoint: i2[0].inpad[0] (.input clocked by clk_in)
Endpoint  : out:data_in[0].outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i2[0].inpad[0] (.input)                                0.000     0.000
data_in[0].in[0] (.names)                                        0.890     0.890
data_in[0].out[0] (.names)                                       0.218     1.109
out:data_in[0].outpad[0] (.output)                               0.890     1.999
data arrival time                                                          1.999

clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 4
Startpoint: i2[1].inpad[0] (.input clocked by clk_in)
Endpoint  : out:data_in[1].outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i2[1].inpad[0] (.input)                                0.000     0.000
data_in[1].in[0] (.names)                                        0.890     0.890
data_in[1].out[0] (.names)                                       0.218     1.109
out:data_in[1].outpad[0] (.output)                               0.890     1.999
data arrival time                                                          1.999

clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 5
Startpoint: load_word.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$755.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
load_word.inpad[0] (.input)                                                              0.000     0.000
$auto$rs_design_edit.cc:492:handle_dangling_outs$755.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:492:handle_dangling_outs$755.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$755.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                            1.999

clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -1.999
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -1.999


#Path 6
Startpoint: load_word.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
load_word.inpad[0] (.input)                                                            0.000     0.000
$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 7
Startpoint: pll_clk.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
pll_clk.inpad[0] (.input)                                                              0.000     0.000
$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 8
Startpoint: pll_clk.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$756.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
pll_clk.inpad[0] (.input)                                                                0.000     0.000
$auto$rs_design_edit.cc:492:handle_dangling_outs$756.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:492:handle_dangling_outs$756.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$756.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                            1.999

clock clk_in (rise edge)                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -1.999
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -1.999


#Path 9
Startpoint: reset.inpad[0] (.input clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
reset.inpad[0] (.input)                                                                0.000     0.000
$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock clk_in (rise edge)                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 10
Startpoint: i2[2].inpad[0] (.input clocked by clk_in)
Endpoint  : out:data_in[2].outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i2[2].inpad[0] (.input)                                0.000     0.000
data_in[2].in[0] (.names)                                        0.890     0.890
data_in[2].out[0] (.names)                                       0.173     1.063
out:data_in[2].outpad[0] (.output)                               0.890     1.953
data arrival time                                                          1.953

clock clk_in (rise edge)             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.953


#Path 11
Startpoint: output_enable.Q[0] (dffre clocked by clk_in)
Endpoint  : out:output_enable.outpad[0] (.output clocked by clk_in)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk_in (rise edge)                       0.000     0.000
clock source latency                                                       0.000     0.000
clk_in.inpad[0] (.input)                       0.000     0.000
output_enable.C[0] (dffre)                                                 0.890     0.890
output_enable.Q[0] (dffre) [clock-to-output]                               0.154     1.044
out:output_enable.outpad[0] (.output)                                      0.890     1.935
data arrival time                                                                    1.935

clock clk_in (rise edge)                       0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -1.935
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.935


#Path 12
Startpoint: reset.inpad[0] (.input clocked by clk_in)
Endpoint  : output_enable.R[0] (dffre clocked by clk_in)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk_in (rise edge)                       0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
output_enable.R[0] (dffre)                                                 0.890     0.890
data arrival time                                                                    0.890

clock clk_in (rise edge)                       0.000     0.000
clock source latency                                                       0.000     0.000
clk_in.inpad[0] (.input)                       0.000     0.000
output_enable.C[0] (dffre)                                                 0.890     0.890
clock uncertainty                                                          0.000     0.890
cell setup time                                                           -0.032     0.859
data required time                                                                   0.859
------------------------------------------------------------------------------------------
data required time                                                                   0.859
data arrival time                                                                   -0.890
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.032


#End of timing report
