|display_top
clk48 => clk48.IN1
KEY_START => start.IN1
KEY_UP => yoshi_up.IN1
KEY_LEFT => yoshi_left.IN1
KEY_RIGHT => yoshi_right.IN1
hsync <= myvgasync:vsync_unit.hsync
vsync <= myvgasync:vsync_unit.vsync
rgb[0] <= rgb_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb_reg[11].DB_MAX_OUTPUT_PORT_TYPE
sseg[0] <= score_display:score_display_unit.sseg
sseg[1] <= score_display:score_display_unit.sseg
sseg[2] <= score_display:score_display_unit.sseg
sseg[3] <= score_display:score_display_unit.sseg
sseg[4] <= score_display:score_display_unit.sseg
sseg[5] <= score_display:score_display_unit.sseg
sseg[6] <= score_display:score_display_unit.sseg
sseg[7] <= score_display:score_display_unit.sseg
an[0] <= score_display:score_display_unit.an
an[1] <= score_display:score_display_unit.an
an[2] <= score_display:score_display_unit.an
an[3] <= score_display:score_display_unit.an


|display_top|pll:pll1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|display_top|pll:pll1|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|display_top|pll:pll1|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|display_top|myvgasync:vsync_unit
clk => hsync_reg.CLK
clk => vsync_reg.CLK
clk => h_count_reg[0].CLK
clk => h_count_reg[1].CLK
clk => h_count_reg[2].CLK
clk => h_count_reg[3].CLK
clk => h_count_reg[4].CLK
clk => h_count_reg[5].CLK
clk => h_count_reg[6].CLK
clk => h_count_reg[7].CLK
clk => h_count_reg[8].CLK
clk => h_count_reg[9].CLK
clk => v_count_reg[0].CLK
clk => v_count_reg[1].CLK
clk => v_count_reg[2].CLK
clk => v_count_reg[3].CLK
clk => v_count_reg[4].CLK
clk => v_count_reg[5].CLK
clk => v_count_reg[6].CLK
clk => v_count_reg[7].CLK
clk => v_count_reg[8].CLK
clk => v_count_reg[9].CLK
reset => h_count_next.IN1
reset => hsync_reg.ACLR
reset => vsync_reg.ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => video_on.IN1
hsync <= hsync_reg.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_reg.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|display_top|yoshi_sprite:yoshi_unit
clk => clk.IN2
reset => collision_time_reg[0].ACLR
reset => collision_time_reg[1].ACLR
reset => collision_time_reg[2].ACLR
reset => collision_time_reg[3].ACLR
reset => collision_time_reg[4].ACLR
reset => collision_time_reg[5].ACLR
reset => collision_time_reg[6].ACLR
reset => collision_time_reg[7].ACLR
reset => collision_time_reg[8].ACLR
reset => collision_time_reg[9].ACLR
reset => collision_time_reg[10].ACLR
reset => collision_time_reg[11].ACLR
reset => collision_time_reg[12].ACLR
reset => collision_time_reg[13].ACLR
reset => collision_time_reg[14].ACLR
reset => collision_time_reg[15].ACLR
reset => collision_time_reg[16].ACLR
reset => collision_time_reg[17].ACLR
reset => collision_time_reg[18].ACLR
reset => collision_time_reg[19].ACLR
reset => collision_time_reg[20].ACLR
reset => collision_time_reg[21].ACLR
reset => collision_time_reg[22].ACLR
reset => collision_time_reg[23].ACLR
reset => collision_time_reg[24].ACLR
reset => collision_time_reg[25].ACLR
reset => collision_time_reg[26].ACLR
reset => collision_time_reg[27].ACLR
reset => btnU_reg[0].ACLR
reset => btnU_reg[1].ACLR
reset => btnU_reg[2].ACLR
reset => btnU_reg[3].ACLR
reset => btnU_reg[4].ACLR
reset => btnU_reg[5].ACLR
reset => btnU_reg[6].ACLR
reset => btnU_reg[7].ACLR
reset => extra_up_reg[0].ACLR
reset => extra_up_reg[1].ACLR
reset => extra_up_reg[2].ACLR
reset => extra_up_reg[3].ACLR
reset => extra_up_reg[4].ACLR
reset => extra_up_reg[5].ACLR
reset => extra_up_reg[6].ACLR
reset => extra_up_reg[7].ACLR
reset => extra_up_reg[8].ACLR
reset => extra_up_reg[9].ACLR
reset => extra_up_reg[10].ACLR
reset => extra_up_reg[11].ACLR
reset => extra_up_reg[12].ACLR
reset => extra_up_reg[13].ACLR
reset => extra_up_reg[14].ACLR
reset => extra_up_reg[15].ACLR
reset => extra_up_reg[16].ACLR
reset => extra_up_reg[17].ACLR
reset => extra_up_reg[18].ACLR
reset => extra_up_reg[19].ACLR
reset => extra_up_reg[20].ACLR
reset => extra_up_reg[21].ACLR
reset => extra_up_reg[22].ACLR
reset => extra_up_reg[23].ACLR
reset => extra_up_reg[24].ACLR
reset => extra_up_reg[25].ACLR
reset => start_reg_y[0].ACLR
reset => start_reg_y[1].ACLR
reset => start_reg_y[2].ACLR
reset => start_reg_y[3].ACLR
reset => start_reg_y[4].ACLR
reset => start_reg_y[5].ACLR
reset => start_reg_y[6].ACLR
reset => start_reg_y[7].ACLR
reset => start_reg_y[8].ACLR
reset => start_reg_y[9].ACLR
reset => start_reg_y[10].ACLR
reset => start_reg_y[11].ACLR
reset => start_reg_y[12].ACLR
reset => start_reg_y[13].ACLR
reset => start_reg_y[14].ACLR
reset => start_reg_y[15].ACLR
reset => start_reg_y[16].ACLR
reset => start_reg_y[17].ACLR
reset => start_reg_y[18].ACLR
reset => start_reg_y[19].ACLR
reset => jump_t_reg[0].ACLR
reset => jump_t_reg[1].ACLR
reset => jump_t_reg[2].ACLR
reset => jump_t_reg[3].ACLR
reset => jump_t_reg[4].ACLR
reset => jump_t_reg[5].ACLR
reset => jump_t_reg[6].ACLR
reset => jump_t_reg[7].ACLR
reset => jump_t_reg[8].ACLR
reset => jump_t_reg[9].ACLR
reset => jump_t_reg[10].ACLR
reset => jump_t_reg[11].ACLR
reset => jump_t_reg[12].ACLR
reset => jump_t_reg[13].ACLR
reset => jump_t_reg[14].ACLR
reset => jump_t_reg[15].ACLR
reset => jump_t_reg[16].ACLR
reset => jump_t_reg[17].ACLR
reset => jump_t_reg[18].ACLR
reset => jump_t_reg[19].ACLR
reset => walk_t_reg[0].ACLR
reset => walk_t_reg[1].ACLR
reset => walk_t_reg[2].ACLR
reset => walk_t_reg[3].ACLR
reset => walk_t_reg[4].ACLR
reset => walk_t_reg[5].ACLR
reset => walk_t_reg[6].ACLR
reset => walk_t_reg[7].ACLR
reset => walk_t_reg[8].ACLR
reset => walk_t_reg[9].ACLR
reset => walk_t_reg[10].ACLR
reset => walk_t_reg[11].ACLR
reset => walk_t_reg[12].ACLR
reset => walk_t_reg[13].ACLR
reset => walk_t_reg[14].ACLR
reset => walk_t_reg[15].ACLR
reset => walk_t_reg[16].ACLR
reset => walk_t_reg[17].ACLR
reset => walk_t_reg[18].ACLR
reset => walk_t_reg[19].ACLR
reset => walk_t_reg[20].ACLR
reset => walk_t_reg[21].ACLR
reset => walk_t_reg[22].ACLR
reset => walk_t_reg[23].ACLR
reset => walk_t_reg[24].ACLR
reset => x_time_reg[0].ACLR
reset => x_time_reg[1].ACLR
reset => x_time_reg[2].ACLR
reset => x_time_reg[3].ACLR
reset => x_time_reg[4].ACLR
reset => x_time_reg[5].ACLR
reset => x_time_reg[6].ACLR
reset => x_time_reg[7].ACLR
reset => x_time_reg[8].ACLR
reset => x_time_reg[9].ACLR
reset => x_time_reg[10].ACLR
reset => x_time_reg[11].ACLR
reset => x_time_reg[12].ACLR
reset => x_time_reg[13].ACLR
reset => x_time_reg[14].ACLR
reset => x_time_reg[15].ACLR
reset => x_time_reg[16].ACLR
reset => x_time_reg[17].ACLR
reset => x_time_reg[18].ACLR
reset => x_time_reg[19].ACLR
reset => x_start_reg[0].ACLR
reset => x_start_reg[1].ACLR
reset => x_start_reg[2].ACLR
reset => x_start_reg[3].ACLR
reset => x_start_reg[4].ACLR
reset => x_start_reg[5].ACLR
reset => x_start_reg[6].ACLR
reset => x_start_reg[7].ACLR
reset => x_start_reg[8].ACLR
reset => x_start_reg[9].ACLR
reset => x_start_reg[10].ACLR
reset => x_start_reg[11].ACLR
reset => x_start_reg[12].ACLR
reset => x_start_reg[13].ACLR
reset => x_start_reg[14].ACLR
reset => x_start_reg[15].ACLR
reset => x_start_reg[16].ACLR
reset => x_start_reg[17].ACLR
reset => x_start_reg[18].ACLR
reset => x_start_reg[19].ACLR
reset => dir_reg.PRESET
reset => s_y_reg[0].ACLR
reset => s_y_reg[1].ACLR
reset => s_y_reg[2].ACLR
reset => s_y_reg[3].ACLR
reset => s_y_reg[4].PRESET
reset => s_y_reg[5].PRESET
reset => s_y_reg[6].ACLR
reset => s_y_reg[7].PRESET
reset => s_y_reg[8].PRESET
reset => s_y_reg[9].ACLR
reset => s_x_reg[0].ACLR
reset => s_x_reg[1].ACLR
reset => s_x_reg[2].ACLR
reset => s_x_reg[3].ACLR
reset => s_x_reg[4].ACLR
reset => s_x_reg[5].ACLR
reset => s_x_reg[6].PRESET
reset => s_x_reg[7].ACLR
reset => s_x_reg[8].PRESET
reset => s_x_reg[9].ACLR
reset => state_reg_y~3.DATAIN
reset => x_state_reg~3.DATAIN
btnU => btnU_edge.IN1
btnU => always6.IN1
btnU => btnU_reg[0].DATAIN
btnL => always2.IN0
btnL => always4.IN1
btnL => always4.IN0
btnL => always4.IN1
btnL => always4.IN0
btnL => always2.IN0
btnL => always4.IN1
btnL => always6.IN0
btnR => always2.IN1
btnR => always4.IN1
btnR => always4.IN1
btnR => always4.IN0
btnR => always4.IN1
btnR => always2.IN1
btnR => always4.IN1
btnR => always6.IN1
video_on => always8.IN1
x[0] => Add13.IN20
x[0] => Add15.IN20
x[0] => Add16.IN20
x[0] => Add17.IN20
x[0] => LessThan16.IN64
x[0] => LessThan18.IN64
x[0] => LessThan21.IN10
x[0] => LessThan22.IN64
x[0] => LessThan24.IN22
x[0] => LessThan25.IN64
x[1] => Add13.IN19
x[1] => Add15.IN19
x[1] => Add16.IN19
x[1] => Add17.IN19
x[1] => LessThan16.IN63
x[1] => LessThan18.IN63
x[1] => LessThan21.IN9
x[1] => LessThan22.IN63
x[1] => LessThan24.IN21
x[1] => LessThan25.IN63
x[2] => Add13.IN18
x[2] => Add15.IN18
x[2] => Add16.IN18
x[2] => Add17.IN18
x[2] => LessThan16.IN62
x[2] => LessThan18.IN62
x[2] => LessThan21.IN8
x[2] => LessThan22.IN62
x[2] => LessThan24.IN20
x[2] => LessThan25.IN62
x[3] => Add13.IN17
x[3] => Add15.IN17
x[3] => Add16.IN17
x[3] => Add17.IN17
x[3] => LessThan16.IN61
x[3] => LessThan18.IN61
x[3] => LessThan21.IN7
x[3] => LessThan22.IN61
x[3] => LessThan24.IN19
x[3] => LessThan25.IN61
x[4] => Add13.IN16
x[4] => Add15.IN16
x[4] => Add16.IN16
x[4] => Add17.IN16
x[4] => LessThan16.IN60
x[4] => LessThan18.IN60
x[4] => LessThan21.IN6
x[4] => LessThan22.IN60
x[4] => LessThan24.IN18
x[4] => LessThan25.IN60
x[5] => Add13.IN15
x[5] => Add15.IN15
x[5] => Add16.IN15
x[5] => Add17.IN15
x[5] => LessThan16.IN59
x[5] => LessThan18.IN59
x[5] => LessThan21.IN5
x[5] => LessThan22.IN59
x[5] => LessThan24.IN17
x[5] => LessThan25.IN59
x[6] => Add13.IN14
x[6] => Add15.IN14
x[6] => Add16.IN14
x[6] => Add17.IN14
x[6] => LessThan16.IN58
x[6] => LessThan18.IN58
x[6] => LessThan21.IN4
x[6] => LessThan22.IN58
x[6] => LessThan24.IN16
x[6] => LessThan25.IN58
x[7] => Add13.IN13
x[7] => Add15.IN13
x[7] => Add16.IN13
x[7] => Add17.IN13
x[7] => LessThan16.IN57
x[7] => LessThan18.IN57
x[7] => LessThan21.IN3
x[7] => LessThan22.IN57
x[7] => LessThan24.IN15
x[7] => LessThan25.IN57
x[8] => Add13.IN12
x[8] => Add15.IN12
x[8] => Add16.IN12
x[8] => Add17.IN12
x[8] => LessThan16.IN56
x[8] => LessThan18.IN56
x[8] => LessThan21.IN2
x[8] => LessThan22.IN56
x[8] => LessThan24.IN14
x[8] => LessThan25.IN56
x[9] => Add13.IN11
x[9] => Add15.IN11
x[9] => Add16.IN11
x[9] => Add17.IN11
x[9] => LessThan16.IN55
x[9] => LessThan18.IN55
x[9] => LessThan21.IN1
x[9] => LessThan22.IN55
x[9] => LessThan24.IN13
x[9] => LessThan25.IN55
y[0] => Add19.IN20
y[0] => Add20.IN18
y[0] => LessThan17.IN64
y[0] => LessThan19.IN10
y[0] => LessThan20.IN64
y[0] => LessThan23.IN64
y[0] => LessThan26.IN18
y[0] => LessThan27.IN64
y[1] => Add19.IN19
y[1] => Add20.IN17
y[1] => LessThan17.IN63
y[1] => LessThan19.IN9
y[1] => LessThan20.IN63
y[1] => LessThan23.IN63
y[1] => LessThan26.IN17
y[1] => LessThan27.IN63
y[2] => Add19.IN18
y[2] => Add20.IN16
y[2] => LessThan17.IN62
y[2] => LessThan19.IN8
y[2] => LessThan20.IN62
y[2] => LessThan23.IN62
y[2] => LessThan26.IN16
y[2] => LessThan27.IN62
y[3] => Add19.IN17
y[3] => Add20.IN15
y[3] => LessThan17.IN61
y[3] => LessThan19.IN7
y[3] => LessThan20.IN61
y[3] => LessThan23.IN61
y[3] => LessThan26.IN15
y[3] => LessThan27.IN61
y[4] => Add19.IN16
y[4] => Add20.IN14
y[4] => LessThan17.IN60
y[4] => LessThan19.IN6
y[4] => LessThan20.IN60
y[4] => LessThan23.IN60
y[4] => LessThan26.IN14
y[4] => LessThan27.IN60
y[5] => Add19.IN15
y[5] => Add20.IN13
y[5] => LessThan17.IN59
y[5] => LessThan19.IN5
y[5] => LessThan20.IN59
y[5] => LessThan23.IN59
y[5] => LessThan26.IN13
y[5] => LessThan27.IN59
y[6] => Add19.IN14
y[6] => Add20.IN12
y[6] => LessThan17.IN58
y[6] => LessThan19.IN4
y[6] => LessThan20.IN58
y[6] => LessThan23.IN58
y[6] => LessThan26.IN12
y[6] => LessThan27.IN58
y[7] => Add19.IN13
y[7] => Add20.IN11
y[7] => LessThan17.IN57
y[7] => LessThan19.IN3
y[7] => LessThan20.IN57
y[7] => LessThan23.IN57
y[7] => LessThan26.IN11
y[7] => LessThan27.IN57
y[8] => Add19.IN12
y[8] => Add20.IN10
y[8] => LessThan17.IN56
y[8] => LessThan19.IN2
y[8] => LessThan20.IN56
y[8] => LessThan23.IN56
y[8] => LessThan26.IN10
y[8] => LessThan27.IN56
y[9] => Add19.IN11
y[9] => Add20.IN9
y[9] => LessThan17.IN55
y[9] => LessThan19.IN1
y[9] => LessThan20.IN55
y[9] => LessThan23.IN55
y[9] => LessThan26.IN9
y[9] => LessThan27.IN55
grounded => always4.IN1
grounded => always4.IN1
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => s_y_next.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => always4.IN1
grounded => always4.IN1
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => state_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => start_next_y.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
grounded => jump_t_next.OUTPUTSELECT
game_over_yoshi => always8.IN1
collision => collision_time_next[27].OUTPUTSELECT
collision => collision_time_next[26].OUTPUTSELECT
collision => collision_time_next[25].OUTPUTSELECT
collision => collision_time_next[24].OUTPUTSELECT
collision => collision_time_next[23].OUTPUTSELECT
collision => collision_time_next[22].OUTPUTSELECT
collision => collision_time_next[21].OUTPUTSELECT
collision => collision_time_next[20].OUTPUTSELECT
collision => collision_time_next[19].OUTPUTSELECT
collision => collision_time_next[18].OUTPUTSELECT
collision => collision_time_next[17].OUTPUTSELECT
collision => collision_time_next[16].OUTPUTSELECT
collision => collision_time_next[15].OUTPUTSELECT
collision => collision_time_next[14].OUTPUTSELECT
collision => collision_time_next[13].OUTPUTSELECT
collision => collision_time_next[12].OUTPUTSELECT
collision => collision_time_next[11].OUTPUTSELECT
collision => collision_time_next[10].OUTPUTSELECT
collision => collision_time_next[9].OUTPUTSELECT
collision => collision_time_next[8].OUTPUTSELECT
collision => collision_time_next[7].OUTPUTSELECT
collision => collision_time_next[6].OUTPUTSELECT
collision => collision_time_next[5].OUTPUTSELECT
collision => collision_time_next[4].OUTPUTSELECT
collision => collision_time_next[3].OUTPUTSELECT
collision => collision_time_next[2].OUTPUTSELECT
collision => collision_time_next[1].OUTPUTSELECT
collision => collision_time_next[0].OUTPUTSELECT
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[3] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[4] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[5] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[6] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[7] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[8] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[9] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[10] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[11] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
yoshi_on <= yoshi_on.DB_MAX_OUTPUT_PORT_TYPE
y_x[0] <= s_x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
y_x[1] <= s_x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
y_x[2] <= s_x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
y_x[3] <= s_x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
y_x[4] <= s_x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
y_x[5] <= s_x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
y_x[6] <= s_x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
y_x[7] <= s_x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
y_x[8] <= s_x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
y_x[9] <= s_x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
y_y[0] <= s_y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
y_y[1] <= s_y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
y_y[2] <= s_y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
y_y[3] <= s_y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
y_y[4] <= s_y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
y_y[5] <= s_y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
y_y[6] <= s_y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
y_y[7] <= s_y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
y_y[8] <= s_y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
y_y[9] <= s_y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
jumping_up <= jumping_up.DB_MAX_OUTPUT_PORT_TYPE
direction <= dir_reg.DB_MAX_OUTPUT_PORT_TYPE


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjd1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjd1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjd1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjd1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjd1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjd1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjd1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjd1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjd1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjd1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjd1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kjd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_kjd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_kjd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_kjd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_kjd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_kjd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_kjd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_kjd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_kjd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_kjd1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g4e1:auto_generated.address_a[0]
address_a[1] => altsyncram_g4e1:auto_generated.address_a[1]
address_a[2] => altsyncram_g4e1:auto_generated.address_a[2]
address_a[3] => altsyncram_g4e1:auto_generated.address_a[3]
address_a[4] => altsyncram_g4e1:auto_generated.address_a[4]
address_a[5] => altsyncram_g4e1:auto_generated.address_a[5]
address_a[6] => altsyncram_g4e1:auto_generated.address_a[6]
address_a[7] => altsyncram_g4e1:auto_generated.address_a[7]
address_a[8] => altsyncram_g4e1:auto_generated.address_a[8]
address_a[9] => altsyncram_g4e1:auto_generated.address_a[9]
address_a[10] => altsyncram_g4e1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g4e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g4e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g4e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g4e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g4e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_g4e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_g4e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_g4e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_g4e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_g4e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_g4e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_g4e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_g4e1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|ghost_crazy:ghost_crazy_unit
clk => clk.IN1
reset => face_t_reg[0].ACLR
reset => face_t_reg[1].ACLR
reset => face_t_reg[2].ACLR
reset => face_t_reg[3].ACLR
reset => face_t_reg[4].ACLR
reset => face_t_reg[5].ACLR
reset => face_t_reg[6].ACLR
reset => face_t_reg[7].ACLR
reset => face_t_reg[8].ACLR
reset => face_t_reg[9].ACLR
reset => face_t_reg[10].ACLR
reset => face_t_reg[11].ACLR
reset => face_t_reg[12].ACLR
reset => face_t_reg[13].ACLR
reset => face_t_reg[14].ACLR
reset => face_t_reg[15].ACLR
reset => face_t_reg[16].ACLR
reset => face_t_reg[17].ACLR
reset => face_t_reg[18].ACLR
reset => face_t_reg[19].ACLR
reset => face_t_reg[20].ACLR
reset => face_t_reg[21].ACLR
reset => face_t_reg[22].ACLR
reset => face_t_reg[23].ACLR
reset => face_t_reg[24].ACLR
reset => s_y_next[0].PRESET
reset => s_y_next[1].ACLR
reset => s_y_next[2].ACLR
reset => s_y_next[3].ACLR
reset => s_y_next[4].PRESET
reset => s_y_next[5].ACLR
reset => s_y_next[6].ACLR
reset => s_y_next[7].ACLR
reset => s_y_next[8].ACLR
reset => s_y_next[9].ACLR
reset => s_x_next[0].PRESET
reset => s_x_next[1].ACLR
reset => s_x_next[2].ACLR
reset => s_x_next[3].ACLR
reset => s_x_next[4].PRESET
reset => s_x_next[5].ACLR
reset => s_x_next[6].ACLR
reset => s_x_next[7].ACLR
reset => s_x_next[8].ACLR
reset => s_x_next[9].ACLR
reset => time_reg[0].ACLR
reset => time_reg[1].ACLR
reset => time_reg[2].ACLR
reset => time_reg[3].ACLR
reset => time_reg[4].ACLR
reset => time_reg[5].ACLR
reset => time_reg[6].ACLR
reset => time_reg[7].ACLR
reset => time_reg[8].ACLR
reset => time_reg[9].ACLR
reset => time_reg[10].ACLR
reset => time_reg[11].ACLR
reset => time_reg[12].ACLR
reset => time_reg[13].ACLR
reset => time_reg[14].ACLR
reset => time_reg[15].ACLR
reset => time_reg[16].ACLR
reset => time_reg[17].ACLR
reset => time_reg[18].ACLR
reset => time_reg[19].ACLR
reset => time_reg[20].ACLR
reset => time_reg[21].ACLR
reset => time_reg[22].ACLR
reset => time_reg[23].ACLR
reset => time_reg[24].ACLR
reset => time_reg[25].ACLR
y_x[0] => LessThan0.IN10
y_x[0] => LessThan1.IN10
y_x[1] => LessThan0.IN9
y_x[1] => LessThan1.IN9
y_x[2] => LessThan0.IN8
y_x[2] => LessThan1.IN8
y_x[3] => LessThan0.IN7
y_x[3] => LessThan1.IN7
y_x[4] => LessThan0.IN6
y_x[4] => LessThan1.IN6
y_x[5] => LessThan0.IN5
y_x[5] => LessThan1.IN5
y_x[6] => LessThan0.IN4
y_x[6] => LessThan1.IN4
y_x[7] => LessThan0.IN3
y_x[7] => LessThan1.IN3
y_x[8] => LessThan0.IN2
y_x[8] => LessThan1.IN2
y_x[9] => LessThan0.IN1
y_x[9] => LessThan1.IN1
y_y[0] => LessThan3.IN10
y_y[0] => LessThan4.IN10
y_y[1] => LessThan3.IN9
y_y[1] => LessThan4.IN9
y_y[2] => LessThan3.IN8
y_y[2] => LessThan4.IN8
y_y[3] => LessThan3.IN7
y_y[3] => LessThan4.IN7
y_y[4] => LessThan3.IN6
y_y[4] => LessThan4.IN6
y_y[5] => LessThan3.IN5
y_y[5] => LessThan4.IN5
y_y[6] => LessThan3.IN4
y_y[6] => LessThan4.IN4
y_y[7] => LessThan3.IN3
y_y[7] => LessThan4.IN3
y_y[8] => LessThan3.IN2
y_y[8] => LessThan4.IN2
y_y[9] => LessThan3.IN1
y_y[9] => LessThan4.IN1
x[0] => Add7.IN20
x[0] => Add8.IN20
x[0] => LessThan7.IN10
x[0] => LessThan8.IN18
x[1] => Add7.IN19
x[1] => Add8.IN19
x[1] => LessThan7.IN9
x[1] => LessThan8.IN17
x[2] => Add7.IN18
x[2] => Add8.IN18
x[2] => LessThan7.IN8
x[2] => LessThan8.IN16
x[3] => Add7.IN17
x[3] => Add8.IN17
x[3] => LessThan7.IN7
x[3] => LessThan8.IN15
x[4] => Add7.IN16
x[4] => Add8.IN16
x[4] => LessThan7.IN6
x[4] => LessThan8.IN14
x[5] => Add7.IN15
x[5] => Add8.IN15
x[5] => LessThan7.IN5
x[5] => LessThan8.IN13
x[6] => Add7.IN14
x[6] => Add8.IN14
x[6] => LessThan7.IN4
x[6] => LessThan8.IN12
x[7] => Add7.IN13
x[7] => Add8.IN13
x[7] => LessThan7.IN3
x[7] => LessThan8.IN11
x[8] => Add7.IN12
x[8] => Add8.IN12
x[8] => LessThan7.IN2
x[8] => LessThan8.IN10
x[9] => Add7.IN11
x[9] => Add8.IN11
x[9] => LessThan7.IN1
x[9] => LessThan8.IN9
y[0] => Add9.IN19
y[0] => LessThan9.IN10
y[0] => LessThan10.IN18
y[1] => Add9.IN18
y[1] => LessThan9.IN9
y[1] => LessThan10.IN17
y[2] => Add9.IN17
y[2] => LessThan9.IN8
y[2] => LessThan10.IN16
y[3] => Add9.IN16
y[3] => LessThan9.IN7
y[3] => LessThan10.IN15
y[4] => Add9.IN15
y[4] => LessThan9.IN6
y[4] => LessThan10.IN14
y[5] => Add9.IN14
y[5] => LessThan9.IN5
y[5] => LessThan10.IN13
y[6] => Add9.IN13
y[6] => LessThan9.IN4
y[6] => LessThan10.IN12
y[7] => Add9.IN12
y[7] => LessThan9.IN3
y[7] => LessThan10.IN11
y[8] => Add9.IN11
y[8] => LessThan9.IN2
y[8] => LessThan10.IN10
y[9] => Add9.IN10
y[9] => LessThan9.IN1
y[9] => LessThan10.IN9
speed_offset[0] => Add0.IN26
speed_offset[1] => Add0.IN25
speed_offset[2] => Add0.IN24
speed_offset[3] => Add0.IN23
speed_offset[4] => Add0.IN22
speed_offset[5] => Add0.IN21
speed_offset[6] => Add0.IN20
speed_offset[7] => Add0.IN19
speed_offset[8] => Add0.IN7
speed_offset[9] => Add0.IN18
speed_offset[10] => Add0.IN17
speed_offset[11] => Add0.IN6
speed_offset[12] => Add0.IN16
speed_offset[13] => Add0.IN15
speed_offset[14] => Add0.IN14
speed_offset[15] => Add0.IN13
speed_offset[16] => Add0.IN5
speed_offset[17] => Add0.IN12
speed_offset[18] => Add0.IN4
speed_offset[19] => Add0.IN3
speed_offset[20] => Add0.IN2
speed_offset[21] => Add0.IN1
speed_offset[22] => Add0.IN11
speed_offset[23] => Add0.IN10
speed_offset[24] => Add0.IN9
speed_offset[25] => Add0.IN8
g_c_x[0] <= s_x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[1] <= s_x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[2] <= s_x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[3] <= s_x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[4] <= s_x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[5] <= s_x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[6] <= s_x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[7] <= s_x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[8] <= s_x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_c_x[9] <= s_x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[0] <= s_y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[1] <= s_y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[2] <= s_y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[3] <= s_y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[4] <= s_y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[5] <= s_y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[6] <= s_y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[7] <= s_y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[8] <= s_y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_c_y[9] <= s_y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
ghost_crazy_on <= ghost_crazy_on.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[0] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[1] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[2] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[3] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[4] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[5] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[6] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[7] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[8] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[9] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[10] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q
rgb_out[11] <= MK9_ghost_crazy_rom:ghost_crazy_unit.q


|display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m4e1:auto_generated.address_a[0]
address_a[1] => altsyncram_m4e1:auto_generated.address_a[1]
address_a[2] => altsyncram_m4e1:auto_generated.address_a[2]
address_a[3] => altsyncram_m4e1:auto_generated.address_a[3]
address_a[4] => altsyncram_m4e1:auto_generated.address_a[4]
address_a[5] => altsyncram_m4e1:auto_generated.address_a[5]
address_a[6] => altsyncram_m4e1:auto_generated.address_a[6]
address_a[7] => altsyncram_m4e1:auto_generated.address_a[7]
address_a[8] => altsyncram_m4e1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m4e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m4e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m4e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m4e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m4e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m4e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m4e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m4e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m4e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m4e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m4e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m4e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m4e1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|ghost_top:ghost_top_unit
clk => clk.IN1
reset => face_t_reg[0].ACLR
reset => face_t_reg[1].ACLR
reset => face_t_reg[2].ACLR
reset => face_t_reg[3].ACLR
reset => face_t_reg[4].ACLR
reset => face_t_reg[5].ACLR
reset => face_t_reg[6].ACLR
reset => face_t_reg[7].ACLR
reset => face_t_reg[8].ACLR
reset => face_t_reg[9].ACLR
reset => face_t_reg[10].ACLR
reset => face_t_reg[11].ACLR
reset => face_t_reg[12].ACLR
reset => face_t_reg[13].ACLR
reset => face_t_reg[14].ACLR
reset => face_t_reg[15].ACLR
reset => face_t_reg[16].ACLR
reset => face_t_reg[17].ACLR
reset => face_t_reg[18].ACLR
reset => face_t_reg[19].ACLR
reset => face_t_reg[20].ACLR
reset => face_t_reg[21].ACLR
reset => face_t_reg[22].ACLR
reset => face_t_reg[23].ACLR
reset => face_t_reg[24].ACLR
reset => face_t_reg[25].ACLR
reset => s_y_next[0].PRESET
reset => s_y_next[1].ACLR
reset => s_y_next[2].ACLR
reset => s_y_next[3].ACLR
reset => s_y_next[4].PRESET
reset => s_y_next[5].ACLR
reset => s_y_next[6].ACLR
reset => s_y_next[7].ACLR
reset => s_y_next[8].ACLR
reset => s_y_next[9].ACLR
reset => s_x_next[0].ACLR
reset => s_x_next[1].ACLR
reset => s_x_next[2].ACLR
reset => s_x_next[3].ACLR
reset => s_x_next[4].ACLR
reset => s_x_next[5].PRESET
reset => s_x_next[6].PRESET
reset => s_x_next[7].ACLR
reset => s_x_next[8].ACLR
reset => s_x_next[9].PRESET
reset => time_reg[0].ACLR
reset => time_reg[1].ACLR
reset => time_reg[2].ACLR
reset => time_reg[3].ACLR
reset => time_reg[4].ACLR
reset => time_reg[5].ACLR
reset => time_reg[6].ACLR
reset => time_reg[7].ACLR
reset => time_reg[8].ACLR
reset => time_reg[9].ACLR
reset => time_reg[10].ACLR
reset => time_reg[11].ACLR
reset => time_reg[12].ACLR
reset => time_reg[13].ACLR
reset => time_reg[14].ACLR
reset => time_reg[15].ACLR
reset => time_reg[16].ACLR
reset => time_reg[17].ACLR
reset => time_reg[18].ACLR
reset => time_reg[19].ACLR
reset => time_reg[20].ACLR
reset => time_reg[21].ACLR
reset => time_reg[22].ACLR
reset => time_reg[23].ACLR
reset => time_reg[24].ACLR
reset => time_reg[25].ACLR
reset => dir_reg.PRESET
y_x[0] => LessThan0.IN10
y_x[0] => LessThan1.IN10
y_x[1] => LessThan0.IN9
y_x[1] => LessThan1.IN9
y_x[2] => LessThan0.IN8
y_x[2] => LessThan1.IN8
y_x[3] => LessThan0.IN7
y_x[3] => LessThan1.IN7
y_x[4] => LessThan0.IN6
y_x[4] => LessThan1.IN6
y_x[5] => LessThan0.IN5
y_x[5] => LessThan1.IN5
y_x[6] => LessThan0.IN4
y_x[6] => LessThan1.IN4
y_x[7] => LessThan0.IN3
y_x[7] => LessThan1.IN3
y_x[8] => LessThan0.IN2
y_x[8] => LessThan1.IN2
y_x[9] => LessThan0.IN1
y_x[9] => LessThan1.IN1
y_y[0] => LessThan3.IN20
y_y[0] => LessThan4.IN10
y_y[0] => LessThan5.IN10
y_y[0] => LessThan8.IN20
y_y[1] => LessThan3.IN19
y_y[1] => LessThan4.IN9
y_y[1] => LessThan5.IN9
y_y[1] => LessThan8.IN19
y_y[2] => LessThan3.IN18
y_y[2] => LessThan4.IN8
y_y[2] => LessThan5.IN8
y_y[2] => LessThan8.IN18
y_y[3] => LessThan3.IN17
y_y[3] => LessThan4.IN7
y_y[3] => LessThan5.IN7
y_y[3] => LessThan8.IN17
y_y[4] => LessThan3.IN16
y_y[4] => LessThan4.IN6
y_y[4] => LessThan5.IN6
y_y[4] => LessThan8.IN16
y_y[5] => LessThan3.IN15
y_y[5] => LessThan4.IN5
y_y[5] => LessThan5.IN5
y_y[5] => LessThan8.IN15
y_y[6] => LessThan3.IN14
y_y[6] => LessThan4.IN4
y_y[6] => LessThan5.IN4
y_y[6] => LessThan8.IN14
y_y[7] => LessThan3.IN13
y_y[7] => LessThan4.IN3
y_y[7] => LessThan5.IN3
y_y[7] => LessThan8.IN13
y_y[8] => LessThan3.IN12
y_y[8] => LessThan4.IN2
y_y[8] => LessThan5.IN2
y_y[8] => LessThan8.IN12
y_y[9] => LessThan3.IN11
y_y[9] => LessThan4.IN1
y_y[9] => LessThan5.IN1
y_y[9] => LessThan8.IN11
x[0] => Add7.IN20
x[0] => Add8.IN20
x[0] => LessThan9.IN10
x[0] => LessThan10.IN18
x[1] => Add7.IN19
x[1] => Add8.IN19
x[1] => LessThan9.IN9
x[1] => LessThan10.IN17
x[2] => Add7.IN18
x[2] => Add8.IN18
x[2] => LessThan9.IN8
x[2] => LessThan10.IN16
x[3] => Add7.IN17
x[3] => Add8.IN17
x[3] => LessThan9.IN7
x[3] => LessThan10.IN15
x[4] => Add7.IN16
x[4] => Add8.IN16
x[4] => LessThan9.IN6
x[4] => LessThan10.IN14
x[5] => Add7.IN15
x[5] => Add8.IN15
x[5] => LessThan9.IN5
x[5] => LessThan10.IN13
x[6] => Add7.IN14
x[6] => Add8.IN14
x[6] => LessThan9.IN4
x[6] => LessThan10.IN12
x[7] => Add7.IN13
x[7] => Add8.IN13
x[7] => LessThan9.IN3
x[7] => LessThan10.IN11
x[8] => Add7.IN12
x[8] => Add8.IN12
x[8] => LessThan9.IN2
x[8] => LessThan10.IN10
x[9] => Add7.IN11
x[9] => Add8.IN11
x[9] => LessThan9.IN1
x[9] => LessThan10.IN9
y[0] => Add9.IN19
y[0] => LessThan11.IN10
y[0] => LessThan12.IN18
y[1] => Add9.IN18
y[1] => LessThan11.IN9
y[1] => LessThan12.IN17
y[2] => Add9.IN17
y[2] => LessThan11.IN8
y[2] => LessThan12.IN16
y[3] => Add9.IN16
y[3] => LessThan11.IN7
y[3] => LessThan12.IN15
y[4] => Add9.IN15
y[4] => LessThan11.IN6
y[4] => LessThan12.IN14
y[5] => Add9.IN14
y[5] => LessThan11.IN5
y[5] => LessThan12.IN13
y[6] => Add9.IN13
y[6] => LessThan11.IN4
y[6] => LessThan12.IN12
y[7] => Add9.IN12
y[7] => LessThan11.IN3
y[7] => LessThan12.IN11
y[8] => Add9.IN11
y[8] => LessThan11.IN2
y[8] => LessThan12.IN10
y[9] => Add9.IN10
y[9] => LessThan11.IN1
y[9] => LessThan12.IN9
speed_offset[0] => Add0.IN26
speed_offset[1] => Add0.IN25
speed_offset[2] => Add0.IN24
speed_offset[3] => Add0.IN23
speed_offset[4] => Add0.IN22
speed_offset[5] => Add0.IN21
speed_offset[6] => Add0.IN7
speed_offset[7] => Add0.IN6
speed_offset[8] => Add0.IN20
speed_offset[9] => Add0.IN19
speed_offset[10] => Add0.IN18
speed_offset[11] => Add0.IN17
speed_offset[12] => Add0.IN5
speed_offset[13] => Add0.IN4
speed_offset[14] => Add0.IN16
speed_offset[15] => Add0.IN15
speed_offset[16] => Add0.IN14
speed_offset[17] => Add0.IN3
speed_offset[18] => Add0.IN2
speed_offset[19] => Add0.IN13
speed_offset[20] => Add0.IN12
speed_offset[21] => Add0.IN11
speed_offset[22] => Add0.IN1
speed_offset[23] => Add0.IN10
speed_offset[24] => Add0.IN9
speed_offset[25] => Add0.IN8
g_t_x[0] <= s_x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[1] <= s_x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[2] <= s_x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[3] <= s_x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[4] <= s_x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[5] <= s_x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[6] <= s_x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[7] <= s_x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[8] <= s_x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_t_x[9] <= s_x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[0] <= s_y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[1] <= s_y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[2] <= s_y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[3] <= s_y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[4] <= s_y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[5] <= s_y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[6] <= s_y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[7] <= s_y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[8] <= s_y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_t_y[9] <= s_y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
ghost_top_on <= ghost_top_on.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[0] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[1] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[2] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[3] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[4] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[5] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[6] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[7] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[8] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[9] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[10] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[11] <= MK9_ghost_normal_rom:ghost_normal_unit.q


|display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m7e1:auto_generated.address_a[0]
address_a[1] => altsyncram_m7e1:auto_generated.address_a[1]
address_a[2] => altsyncram_m7e1:auto_generated.address_a[2]
address_a[3] => altsyncram_m7e1:auto_generated.address_a[3]
address_a[4] => altsyncram_m7e1:auto_generated.address_a[4]
address_a[5] => altsyncram_m7e1:auto_generated.address_a[5]
address_a[6] => altsyncram_m7e1:auto_generated.address_a[6]
address_a[7] => altsyncram_m7e1:auto_generated.address_a[7]
address_a[8] => altsyncram_m7e1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m7e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m7e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m7e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m7e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m7e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m7e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m7e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m7e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m7e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m7e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m7e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m7e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m7e1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|ghost_bottom:ghost_bottom_unit
clk => clk.IN1
reset => face_t_reg[0].ACLR
reset => face_t_reg[1].ACLR
reset => face_t_reg[2].ACLR
reset => face_t_reg[3].ACLR
reset => face_t_reg[4].ACLR
reset => face_t_reg[5].ACLR
reset => face_t_reg[6].ACLR
reset => face_t_reg[7].ACLR
reset => face_t_reg[8].ACLR
reset => face_t_reg[9].ACLR
reset => face_t_reg[10].ACLR
reset => face_t_reg[11].ACLR
reset => face_t_reg[12].ACLR
reset => face_t_reg[13].ACLR
reset => face_t_reg[14].ACLR
reset => face_t_reg[15].ACLR
reset => face_t_reg[16].ACLR
reset => face_t_reg[17].ACLR
reset => face_t_reg[18].ACLR
reset => face_t_reg[19].ACLR
reset => face_t_reg[20].ACLR
reset => face_t_reg[21].ACLR
reset => face_t_reg[22].ACLR
reset => face_t_reg[23].ACLR
reset => face_t_reg[24].ACLR
reset => face_t_reg[25].ACLR
reset => s_y_next[0].ACLR
reset => s_y_next[1].ACLR
reset => s_y_next[2].PRESET
reset => s_y_next[3].PRESET
reset => s_y_next[4].ACLR
reset => s_y_next[5].ACLR
reset => s_y_next[6].PRESET
reset => s_y_next[7].PRESET
reset => s_y_next[8].PRESET
reset => s_y_next[9].ACLR
reset => s_x_next[0].ACLR
reset => s_x_next[1].ACLR
reset => s_x_next[2].PRESET
reset => s_x_next[3].PRESET
reset => s_x_next[4].ACLR
reset => s_x_next[5].PRESET
reset => s_x_next[6].PRESET
reset => s_x_next[7].ACLR
reset => s_x_next[8].ACLR
reset => s_x_next[9].PRESET
reset => time_reg[0].ACLR
reset => time_reg[1].ACLR
reset => time_reg[2].ACLR
reset => time_reg[3].ACLR
reset => time_reg[4].ACLR
reset => time_reg[5].ACLR
reset => time_reg[6].ACLR
reset => time_reg[7].ACLR
reset => time_reg[8].ACLR
reset => time_reg[9].ACLR
reset => time_reg[10].ACLR
reset => time_reg[11].ACLR
reset => time_reg[12].ACLR
reset => time_reg[13].ACLR
reset => time_reg[14].ACLR
reset => time_reg[15].ACLR
reset => time_reg[16].ACLR
reset => time_reg[17].ACLR
reset => time_reg[18].ACLR
reset => time_reg[19].ACLR
reset => time_reg[20].ACLR
reset => time_reg[21].ACLR
reset => time_reg[22].ACLR
reset => time_reg[23].ACLR
reset => time_reg[24].ACLR
reset => time_reg[25].ACLR
reset => dir_reg.PRESET
y_x[0] => LessThan0.IN10
y_x[0] => LessThan1.IN10
y_x[1] => LessThan0.IN9
y_x[1] => LessThan1.IN9
y_x[2] => LessThan0.IN8
y_x[2] => LessThan1.IN8
y_x[3] => LessThan0.IN7
y_x[3] => LessThan1.IN7
y_x[4] => LessThan0.IN6
y_x[4] => LessThan1.IN6
y_x[5] => LessThan0.IN5
y_x[5] => LessThan1.IN5
y_x[6] => LessThan0.IN4
y_x[6] => LessThan1.IN4
y_x[7] => LessThan0.IN3
y_x[7] => LessThan1.IN3
y_x[8] => LessThan0.IN2
y_x[8] => LessThan1.IN2
y_x[9] => LessThan0.IN1
y_x[9] => LessThan1.IN1
y_y[0] => LessThan3.IN20
y_y[0] => LessThan4.IN10
y_y[0] => LessThan5.IN10
y_y[0] => LessThan8.IN20
y_y[1] => LessThan3.IN19
y_y[1] => LessThan4.IN9
y_y[1] => LessThan5.IN9
y_y[1] => LessThan8.IN19
y_y[2] => LessThan3.IN18
y_y[2] => LessThan4.IN8
y_y[2] => LessThan5.IN8
y_y[2] => LessThan8.IN18
y_y[3] => LessThan3.IN17
y_y[3] => LessThan4.IN7
y_y[3] => LessThan5.IN7
y_y[3] => LessThan8.IN17
y_y[4] => LessThan3.IN16
y_y[4] => LessThan4.IN6
y_y[4] => LessThan5.IN6
y_y[4] => LessThan8.IN16
y_y[5] => LessThan3.IN15
y_y[5] => LessThan4.IN5
y_y[5] => LessThan5.IN5
y_y[5] => LessThan8.IN15
y_y[6] => LessThan3.IN14
y_y[6] => LessThan4.IN4
y_y[6] => LessThan5.IN4
y_y[6] => LessThan8.IN14
y_y[7] => LessThan3.IN13
y_y[7] => LessThan4.IN3
y_y[7] => LessThan5.IN3
y_y[7] => LessThan8.IN13
y_y[8] => LessThan3.IN12
y_y[8] => LessThan4.IN2
y_y[8] => LessThan5.IN2
y_y[8] => LessThan8.IN12
y_y[9] => LessThan3.IN11
y_y[9] => LessThan4.IN1
y_y[9] => LessThan5.IN1
y_y[9] => LessThan8.IN11
x[0] => Add7.IN20
x[0] => Add8.IN20
x[0] => LessThan9.IN10
x[0] => LessThan10.IN18
x[1] => Add7.IN19
x[1] => Add8.IN19
x[1] => LessThan9.IN9
x[1] => LessThan10.IN17
x[2] => Add7.IN18
x[2] => Add8.IN18
x[2] => LessThan9.IN8
x[2] => LessThan10.IN16
x[3] => Add7.IN17
x[3] => Add8.IN17
x[3] => LessThan9.IN7
x[3] => LessThan10.IN15
x[4] => Add7.IN16
x[4] => Add8.IN16
x[4] => LessThan9.IN6
x[4] => LessThan10.IN14
x[5] => Add7.IN15
x[5] => Add8.IN15
x[5] => LessThan9.IN5
x[5] => LessThan10.IN13
x[6] => Add7.IN14
x[6] => Add8.IN14
x[6] => LessThan9.IN4
x[6] => LessThan10.IN12
x[7] => Add7.IN13
x[7] => Add8.IN13
x[7] => LessThan9.IN3
x[7] => LessThan10.IN11
x[8] => Add7.IN12
x[8] => Add8.IN12
x[8] => LessThan9.IN2
x[8] => LessThan10.IN10
x[9] => Add7.IN11
x[9] => Add8.IN11
x[9] => LessThan9.IN1
x[9] => LessThan10.IN9
y[0] => Add9.IN19
y[0] => LessThan11.IN10
y[0] => LessThan12.IN18
y[1] => Add9.IN18
y[1] => LessThan11.IN9
y[1] => LessThan12.IN17
y[2] => Add9.IN17
y[2] => LessThan11.IN8
y[2] => LessThan12.IN16
y[3] => Add9.IN16
y[3] => LessThan11.IN7
y[3] => LessThan12.IN15
y[4] => Add9.IN15
y[4] => LessThan11.IN6
y[4] => LessThan12.IN14
y[5] => Add9.IN14
y[5] => LessThan11.IN5
y[5] => LessThan12.IN13
y[6] => Add9.IN13
y[6] => LessThan11.IN4
y[6] => LessThan12.IN12
y[7] => Add9.IN12
y[7] => LessThan11.IN3
y[7] => LessThan12.IN11
y[8] => Add9.IN11
y[8] => LessThan11.IN2
y[8] => LessThan12.IN10
y[9] => Add9.IN10
y[9] => LessThan11.IN1
y[9] => LessThan12.IN9
speed_offset[0] => Add0.IN26
speed_offset[1] => Add0.IN25
speed_offset[2] => Add0.IN24
speed_offset[3] => Add0.IN23
speed_offset[4] => Add0.IN22
speed_offset[5] => Add0.IN21
speed_offset[6] => Add0.IN7
speed_offset[7] => Add0.IN6
speed_offset[8] => Add0.IN20
speed_offset[9] => Add0.IN19
speed_offset[10] => Add0.IN18
speed_offset[11] => Add0.IN17
speed_offset[12] => Add0.IN5
speed_offset[13] => Add0.IN4
speed_offset[14] => Add0.IN16
speed_offset[15] => Add0.IN15
speed_offset[16] => Add0.IN14
speed_offset[17] => Add0.IN3
speed_offset[18] => Add0.IN2
speed_offset[19] => Add0.IN13
speed_offset[20] => Add0.IN12
speed_offset[21] => Add0.IN11
speed_offset[22] => Add0.IN1
speed_offset[23] => Add0.IN10
speed_offset[24] => Add0.IN9
speed_offset[25] => Add0.IN8
g_b_x[0] <= s_x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[1] <= s_x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[2] <= s_x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[3] <= s_x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[4] <= s_x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[5] <= s_x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[6] <= s_x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[7] <= s_x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[8] <= s_x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_b_x[9] <= s_x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[0] <= s_y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[1] <= s_y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[2] <= s_y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[3] <= s_y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[4] <= s_y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[5] <= s_y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[6] <= s_y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[7] <= s_y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[8] <= s_y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
g_b_y[9] <= s_y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
ghost_bottom_on <= ghost_bottom_on.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[0] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[1] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[2] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[3] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[4] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[5] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[6] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[7] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[8] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[9] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[10] <= MK9_ghost_normal_rom:ghost_normal_unit.q
rgb_out[11] <= MK9_ghost_normal_rom:ghost_normal_unit.q


|display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m7e1:auto_generated.address_a[0]
address_a[1] => altsyncram_m7e1:auto_generated.address_a[1]
address_a[2] => altsyncram_m7e1:auto_generated.address_a[2]
address_a[3] => altsyncram_m7e1:auto_generated.address_a[3]
address_a[4] => altsyncram_m7e1:auto_generated.address_a[4]
address_a[5] => altsyncram_m7e1:auto_generated.address_a[5]
address_a[6] => altsyncram_m7e1:auto_generated.address_a[6]
address_a[7] => altsyncram_m7e1:auto_generated.address_a[7]
address_a[8] => altsyncram_m7e1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m7e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m7e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m7e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m7e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m7e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m7e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m7e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m7e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m7e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m7e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m7e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m7e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m7e1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|platforms:platforms_unit
clk => clk.IN2
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => row.OUTPUTSELECT
video_on => col.OUTPUTSELECT
video_on => col.OUTPUTSELECT
video_on => col.OUTPUTSELECT
video_on => col.OUTPUTSELECT
video_on => platforms_on.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
video_on => rgb_out.OUTPUTSELECT
x[0] => LessThan2.IN20
x[0] => LessThan3.IN20
x[0] => col.DATAB
x[0] => LessThan4.IN20
x[0] => LessThan5.IN20
x[0] => col.DATAB
x[0] => LessThan8.IN20
x[0] => LessThan9.IN20
x[0] => Add6.IN20
x[0] => LessThan12.IN20
x[0] => col.DATAB
x[0] => LessThan13.IN20
x[0] => col.DATAB
x[0] => LessThan16.IN20
x[0] => LessThan17.IN20
x[0] => Add13.IN20
x[0] => col.DATAB
x[0] => col.DATAB
x[0] => LessThan21.IN20
x[0] => col.DATAB
x[0] => LessThan22.IN20
x[0] => col.DATAB
x[1] => LessThan2.IN19
x[1] => LessThan3.IN19
x[1] => col.DATAB
x[1] => LessThan4.IN19
x[1] => LessThan5.IN19
x[1] => col.DATAB
x[1] => LessThan8.IN19
x[1] => LessThan9.IN19
x[1] => Add6.IN19
x[1] => LessThan12.IN19
x[1] => col.DATAB
x[1] => LessThan13.IN19
x[1] => col.DATAB
x[1] => LessThan16.IN19
x[1] => LessThan17.IN19
x[1] => Add13.IN19
x[1] => col.DATAB
x[1] => col.DATAB
x[1] => LessThan21.IN19
x[1] => col.DATAB
x[1] => LessThan22.IN19
x[1] => col.DATAB
x[2] => LessThan2.IN18
x[2] => LessThan3.IN18
x[2] => col.DATAB
x[2] => LessThan4.IN18
x[2] => LessThan5.IN18
x[2] => col.DATAB
x[2] => LessThan8.IN18
x[2] => LessThan9.IN18
x[2] => Add6.IN18
x[2] => LessThan12.IN18
x[2] => col.DATAB
x[2] => LessThan13.IN18
x[2] => col.DATAB
x[2] => LessThan16.IN18
x[2] => LessThan17.IN18
x[2] => Add13.IN18
x[2] => col.DATAB
x[2] => col.DATAB
x[2] => LessThan21.IN18
x[2] => col.DATAB
x[2] => LessThan22.IN18
x[2] => col.DATAB
x[3] => LessThan2.IN17
x[3] => LessThan3.IN17
x[3] => col.DATAB
x[3] => LessThan4.IN17
x[3] => LessThan5.IN17
x[3] => col.DATAB
x[3] => LessThan8.IN17
x[3] => LessThan9.IN17
x[3] => Add6.IN17
x[3] => LessThan12.IN17
x[3] => col.DATAB
x[3] => LessThan13.IN17
x[3] => col.DATAB
x[3] => LessThan16.IN17
x[3] => LessThan17.IN17
x[3] => Add13.IN17
x[3] => col.DATAB
x[3] => col.DATAB
x[3] => LessThan21.IN17
x[3] => col.DATAB
x[3] => LessThan22.IN17
x[3] => col.DATAB
x[4] => LessThan2.IN16
x[4] => LessThan3.IN16
x[4] => LessThan4.IN16
x[4] => LessThan5.IN16
x[4] => LessThan8.IN16
x[4] => LessThan9.IN16
x[4] => Add6.IN16
x[4] => LessThan12.IN16
x[4] => LessThan13.IN16
x[4] => LessThan16.IN16
x[4] => LessThan17.IN16
x[4] => Add13.IN16
x[4] => LessThan21.IN16
x[4] => LessThan22.IN16
x[5] => LessThan2.IN15
x[5] => LessThan3.IN15
x[5] => LessThan4.IN15
x[5] => LessThan5.IN15
x[5] => LessThan8.IN15
x[5] => LessThan9.IN15
x[5] => Add6.IN15
x[5] => LessThan12.IN15
x[5] => LessThan13.IN15
x[5] => LessThan16.IN15
x[5] => LessThan17.IN15
x[5] => Add13.IN15
x[5] => LessThan21.IN15
x[5] => LessThan22.IN15
x[6] => LessThan2.IN14
x[6] => LessThan3.IN14
x[6] => LessThan4.IN14
x[6] => LessThan5.IN14
x[6] => LessThan8.IN14
x[6] => LessThan9.IN14
x[6] => Add6.IN14
x[6] => LessThan12.IN14
x[6] => LessThan13.IN14
x[6] => LessThan16.IN14
x[6] => LessThan17.IN14
x[6] => Add13.IN14
x[6] => LessThan21.IN14
x[6] => LessThan22.IN14
x[7] => LessThan2.IN13
x[7] => LessThan3.IN13
x[7] => LessThan4.IN13
x[7] => LessThan5.IN13
x[7] => LessThan8.IN13
x[7] => LessThan9.IN13
x[7] => Add6.IN13
x[7] => LessThan12.IN13
x[7] => LessThan13.IN13
x[7] => LessThan16.IN13
x[7] => LessThan17.IN13
x[7] => Add13.IN13
x[7] => LessThan21.IN13
x[7] => LessThan22.IN13
x[8] => LessThan2.IN12
x[8] => LessThan3.IN12
x[8] => LessThan4.IN12
x[8] => LessThan5.IN12
x[8] => LessThan8.IN12
x[8] => LessThan9.IN12
x[8] => Add6.IN12
x[8] => LessThan12.IN12
x[8] => LessThan13.IN12
x[8] => LessThan16.IN12
x[8] => LessThan17.IN12
x[8] => Add13.IN12
x[8] => LessThan21.IN12
x[8] => LessThan22.IN12
x[9] => LessThan2.IN11
x[9] => LessThan3.IN11
x[9] => LessThan4.IN11
x[9] => LessThan5.IN11
x[9] => LessThan8.IN11
x[9] => LessThan9.IN11
x[9] => Add6.IN11
x[9] => LessThan12.IN11
x[9] => LessThan13.IN11
x[9] => LessThan16.IN11
x[9] => LessThan17.IN11
x[9] => Add13.IN11
x[9] => LessThan21.IN11
x[9] => LessThan22.IN11
y[0] => LessThan0.IN20
y[0] => LessThan1.IN20
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => LessThan6.IN20
y[0] => LessThan7.IN20
y[0] => Add4.IN20
y[0] => LessThan10.IN20
y[0] => LessThan11.IN20
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => LessThan14.IN20
y[0] => LessThan15.IN20
y[0] => Add11.IN20
y[0] => LessThan18.IN20
y[0] => row.DATAB
y[0] => LessThan19.IN20
y[0] => LessThan20.IN20
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => row.DATAB
y[1] => LessThan0.IN19
y[1] => LessThan1.IN19
y[1] => row.DATAB
y[1] => row.DATAB
y[1] => LessThan6.IN19
y[1] => LessThan7.IN19
y[1] => Add4.IN19
y[1] => LessThan10.IN19
y[1] => LessThan11.IN19
y[1] => Add7.IN18
y[1] => Add9.IN18
y[1] => LessThan14.IN19
y[1] => LessThan15.IN19
y[1] => Add11.IN19
y[1] => LessThan18.IN19
y[1] => row.DATAB
y[1] => LessThan19.IN19
y[1] => LessThan20.IN19
y[1] => row.DATAB
y[1] => row.DATAB
y[1] => row.DATAB
y[2] => LessThan0.IN18
y[2] => LessThan1.IN18
y[2] => Add0.IN16
y[2] => Add2.IN16
y[2] => LessThan6.IN18
y[2] => LessThan7.IN18
y[2] => Add4.IN18
y[2] => LessThan10.IN18
y[2] => LessThan11.IN18
y[2] => Add7.IN17
y[2] => Add9.IN17
y[2] => LessThan14.IN18
y[2] => LessThan15.IN18
y[2] => Add11.IN18
y[2] => LessThan18.IN18
y[2] => row.DATAB
y[2] => LessThan19.IN18
y[2] => LessThan20.IN18
y[2] => row.DATAB
y[2] => row.DATAB
y[2] => row.DATAB
y[3] => LessThan0.IN17
y[3] => LessThan1.IN17
y[3] => Add0.IN15
y[3] => Add2.IN15
y[3] => LessThan6.IN17
y[3] => LessThan7.IN17
y[3] => Add4.IN17
y[3] => LessThan10.IN17
y[3] => LessThan11.IN17
y[3] => Add7.IN16
y[3] => Add9.IN16
y[3] => LessThan14.IN17
y[3] => LessThan15.IN17
y[3] => Add11.IN17
y[3] => LessThan18.IN17
y[3] => row.DATAB
y[3] => LessThan19.IN17
y[3] => LessThan20.IN17
y[3] => row.DATAB
y[3] => row.DATAB
y[3] => row.DATAB
y[4] => LessThan0.IN16
y[4] => LessThan1.IN16
y[4] => Add0.IN14
y[4] => Add2.IN14
y[4] => LessThan6.IN16
y[4] => LessThan7.IN16
y[4] => Add4.IN16
y[4] => LessThan10.IN16
y[4] => LessThan11.IN16
y[4] => Add7.IN15
y[4] => Add9.IN15
y[4] => LessThan14.IN16
y[4] => LessThan15.IN16
y[4] => Add11.IN16
y[4] => LessThan18.IN16
y[4] => Add14.IN12
y[4] => LessThan19.IN16
y[4] => LessThan20.IN16
y[4] => row.DATAB
y[4] => row.DATAB
y[4] => row.DATAB
y[5] => LessThan0.IN15
y[5] => LessThan1.IN15
y[5] => Add0.IN13
y[5] => Add2.IN13
y[5] => LessThan6.IN15
y[5] => LessThan7.IN15
y[5] => Add4.IN15
y[5] => LessThan10.IN15
y[5] => LessThan11.IN15
y[5] => Add7.IN14
y[5] => Add9.IN14
y[5] => LessThan14.IN15
y[5] => LessThan15.IN15
y[5] => Add11.IN15
y[5] => LessThan18.IN15
y[5] => Add14.IN11
y[5] => LessThan19.IN15
y[5] => LessThan20.IN15
y[5] => row.DATAB
y[5] => row.DATAB
y[5] => row.DATAB
y[6] => LessThan0.IN14
y[6] => LessThan1.IN14
y[6] => Add0.IN12
y[6] => Add2.IN12
y[6] => LessThan6.IN14
y[6] => LessThan7.IN14
y[6] => Add4.IN14
y[6] => LessThan10.IN14
y[6] => LessThan11.IN14
y[6] => Add7.IN13
y[6] => Add9.IN13
y[6] => LessThan14.IN14
y[6] => LessThan15.IN14
y[6] => Add11.IN14
y[6] => LessThan18.IN14
y[6] => Add14.IN10
y[6] => LessThan19.IN14
y[6] => LessThan20.IN14
y[6] => row.DATAB
y[6] => row.DATAB
y[6] => row.DATAB
y[7] => LessThan0.IN13
y[7] => LessThan1.IN13
y[7] => Add0.IN11
y[7] => Add2.IN11
y[7] => LessThan6.IN13
y[7] => LessThan7.IN13
y[7] => Add4.IN13
y[7] => LessThan10.IN13
y[7] => LessThan11.IN13
y[7] => Add7.IN12
y[7] => Add9.IN12
y[7] => LessThan14.IN13
y[7] => LessThan15.IN13
y[7] => Add11.IN13
y[7] => LessThan18.IN13
y[7] => Add14.IN9
y[7] => LessThan19.IN13
y[7] => LessThan20.IN13
y[8] => LessThan0.IN12
y[8] => LessThan1.IN12
y[8] => Add0.IN10
y[8] => Add2.IN10
y[8] => LessThan6.IN12
y[8] => LessThan7.IN12
y[8] => Add4.IN12
y[8] => LessThan10.IN12
y[8] => LessThan11.IN12
y[8] => Add7.IN11
y[8] => Add9.IN11
y[8] => LessThan14.IN12
y[8] => LessThan15.IN12
y[8] => Add11.IN12
y[8] => LessThan18.IN12
y[8] => Add14.IN8
y[8] => LessThan19.IN12
y[8] => LessThan20.IN12
y[9] => LessThan0.IN11
y[9] => LessThan1.IN11
y[9] => Add0.IN9
y[9] => Add2.IN9
y[9] => LessThan6.IN11
y[9] => LessThan7.IN11
y[9] => Add4.IN11
y[9] => LessThan10.IN11
y[9] => LessThan11.IN11
y[9] => Add7.IN10
y[9] => Add9.IN10
y[9] => LessThan14.IN11
y[9] => LessThan15.IN11
y[9] => Add11.IN11
y[9] => LessThan18.IN11
y[9] => Add14.IN7
y[9] => LessThan19.IN11
y[9] => LessThan20.IN11
rgb_out[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[3] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[4] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[5] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[6] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[7] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[8] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[9] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[10] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[11] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
platforms_on <= platforms_on.DB_MAX_OUTPUT_PORT_TYPE


|display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cgd1:auto_generated.address_a[0]
address_a[1] => altsyncram_cgd1:auto_generated.address_a[1]
address_a[2] => altsyncram_cgd1:auto_generated.address_a[2]
address_a[3] => altsyncram_cgd1:auto_generated.address_a[3]
address_a[4] => altsyncram_cgd1:auto_generated.address_a[4]
address_a[5] => altsyncram_cgd1:auto_generated.address_a[5]
address_a[6] => altsyncram_cgd1:auto_generated.address_a[6]
address_a[7] => altsyncram_cgd1:auto_generated.address_a[7]
address_a[8] => altsyncram_cgd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cgd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cgd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cgd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cgd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cgd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cgd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cgd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cgd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cgd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cgd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cgd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cgd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cgd1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6md1:auto_generated.address_a[0]
address_a[1] => altsyncram_6md1:auto_generated.address_a[1]
address_a[2] => altsyncram_6md1:auto_generated.address_a[2]
address_a[3] => altsyncram_6md1:auto_generated.address_a[3]
address_a[4] => altsyncram_6md1:auto_generated.address_a[4]
address_a[5] => altsyncram_6md1:auto_generated.address_a[5]
address_a[6] => altsyncram_6md1:auto_generated.address_a[6]
address_a[7] => altsyncram_6md1:auto_generated.address_a[7]
address_a[8] => altsyncram_6md1:auto_generated.address_a[8]
address_a[9] => altsyncram_6md1:auto_generated.address_a[9]
address_a[10] => altsyncram_6md1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6md1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6md1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6md1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6md1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6md1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6md1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6md1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6md1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6md1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6md1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6md1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6md1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6md1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|grounded:grounded_unit
clk => grounded_reg.CLK
reset => grounded_reg.PRESET
y_x[0] => LessThan0.IN20
y_x[0] => LessThan1.IN20
y_x[0] => LessThan2.IN20
y_x[0] => LessThan3.IN20
y_x[0] => LessThan4.IN20
y_x[0] => LessThan5.IN20
y_x[0] => LessThan6.IN20
y_x[0] => LessThan7.IN20
y_x[0] => LessThan8.IN20
y_x[0] => LessThan9.IN20
y_x[0] => LessThan10.IN20
y_x[0] => LessThan11.IN20
y_x[0] => LessThan12.IN20
y_x[0] => LessThan13.IN20
y_x[0] => LessThan14.IN20
y_x[0] => LessThan15.IN20
y_x[0] => LessThan16.IN20
y_x[0] => LessThan17.IN20
y_x[0] => LessThan18.IN20
y_x[0] => LessThan19.IN20
y_x[1] => LessThan0.IN19
y_x[1] => LessThan1.IN19
y_x[1] => LessThan2.IN19
y_x[1] => LessThan3.IN19
y_x[1] => LessThan4.IN19
y_x[1] => LessThan5.IN19
y_x[1] => LessThan6.IN19
y_x[1] => LessThan7.IN19
y_x[1] => LessThan8.IN19
y_x[1] => LessThan9.IN19
y_x[1] => LessThan10.IN19
y_x[1] => LessThan11.IN19
y_x[1] => LessThan12.IN19
y_x[1] => LessThan13.IN19
y_x[1] => LessThan14.IN19
y_x[1] => LessThan15.IN19
y_x[1] => LessThan16.IN19
y_x[1] => LessThan17.IN19
y_x[1] => LessThan18.IN19
y_x[1] => LessThan19.IN19
y_x[2] => LessThan0.IN18
y_x[2] => LessThan1.IN18
y_x[2] => LessThan2.IN18
y_x[2] => LessThan3.IN18
y_x[2] => LessThan4.IN18
y_x[2] => LessThan5.IN18
y_x[2] => LessThan6.IN18
y_x[2] => LessThan7.IN18
y_x[2] => LessThan8.IN18
y_x[2] => LessThan9.IN18
y_x[2] => LessThan10.IN18
y_x[2] => LessThan11.IN18
y_x[2] => LessThan12.IN18
y_x[2] => LessThan13.IN18
y_x[2] => LessThan14.IN18
y_x[2] => LessThan15.IN18
y_x[2] => LessThan16.IN18
y_x[2] => LessThan17.IN18
y_x[2] => LessThan18.IN18
y_x[2] => LessThan19.IN18
y_x[3] => LessThan0.IN17
y_x[3] => LessThan1.IN17
y_x[3] => LessThan2.IN17
y_x[3] => LessThan3.IN17
y_x[3] => LessThan4.IN17
y_x[3] => LessThan5.IN17
y_x[3] => LessThan6.IN17
y_x[3] => LessThan7.IN17
y_x[3] => LessThan8.IN17
y_x[3] => LessThan9.IN17
y_x[3] => LessThan10.IN17
y_x[3] => LessThan11.IN17
y_x[3] => LessThan12.IN17
y_x[3] => LessThan13.IN17
y_x[3] => LessThan14.IN17
y_x[3] => LessThan15.IN17
y_x[3] => LessThan16.IN17
y_x[3] => LessThan17.IN17
y_x[3] => LessThan18.IN17
y_x[3] => LessThan19.IN17
y_x[4] => LessThan0.IN16
y_x[4] => LessThan1.IN16
y_x[4] => LessThan2.IN16
y_x[4] => LessThan3.IN16
y_x[4] => LessThan4.IN16
y_x[4] => LessThan5.IN16
y_x[4] => LessThan6.IN16
y_x[4] => LessThan7.IN16
y_x[4] => LessThan8.IN16
y_x[4] => LessThan9.IN16
y_x[4] => LessThan10.IN16
y_x[4] => LessThan11.IN16
y_x[4] => LessThan12.IN16
y_x[4] => LessThan13.IN16
y_x[4] => LessThan14.IN16
y_x[4] => LessThan15.IN16
y_x[4] => LessThan16.IN16
y_x[4] => LessThan17.IN16
y_x[4] => LessThan18.IN16
y_x[4] => LessThan19.IN16
y_x[5] => LessThan0.IN15
y_x[5] => LessThan1.IN15
y_x[5] => LessThan2.IN15
y_x[5] => LessThan3.IN15
y_x[5] => LessThan4.IN15
y_x[5] => LessThan5.IN15
y_x[5] => LessThan6.IN15
y_x[5] => LessThan7.IN15
y_x[5] => LessThan8.IN15
y_x[5] => LessThan9.IN15
y_x[5] => LessThan10.IN15
y_x[5] => LessThan11.IN15
y_x[5] => LessThan12.IN15
y_x[5] => LessThan13.IN15
y_x[5] => LessThan14.IN15
y_x[5] => LessThan15.IN15
y_x[5] => LessThan16.IN15
y_x[5] => LessThan17.IN15
y_x[5] => LessThan18.IN15
y_x[5] => LessThan19.IN15
y_x[6] => LessThan0.IN14
y_x[6] => LessThan1.IN14
y_x[6] => LessThan2.IN14
y_x[6] => LessThan3.IN14
y_x[6] => LessThan4.IN14
y_x[6] => LessThan5.IN14
y_x[6] => LessThan6.IN14
y_x[6] => LessThan7.IN14
y_x[6] => LessThan8.IN14
y_x[6] => LessThan9.IN14
y_x[6] => LessThan10.IN14
y_x[6] => LessThan11.IN14
y_x[6] => LessThan12.IN14
y_x[6] => LessThan13.IN14
y_x[6] => LessThan14.IN14
y_x[6] => LessThan15.IN14
y_x[6] => LessThan16.IN14
y_x[6] => LessThan17.IN14
y_x[6] => LessThan18.IN14
y_x[6] => LessThan19.IN14
y_x[7] => LessThan0.IN13
y_x[7] => LessThan1.IN13
y_x[7] => LessThan2.IN13
y_x[7] => LessThan3.IN13
y_x[7] => LessThan4.IN13
y_x[7] => LessThan5.IN13
y_x[7] => LessThan6.IN13
y_x[7] => LessThan7.IN13
y_x[7] => LessThan8.IN13
y_x[7] => LessThan9.IN13
y_x[7] => LessThan10.IN13
y_x[7] => LessThan11.IN13
y_x[7] => LessThan12.IN13
y_x[7] => LessThan13.IN13
y_x[7] => LessThan14.IN13
y_x[7] => LessThan15.IN13
y_x[7] => LessThan16.IN13
y_x[7] => LessThan17.IN13
y_x[7] => LessThan18.IN13
y_x[7] => LessThan19.IN13
y_x[8] => LessThan0.IN12
y_x[8] => LessThan1.IN12
y_x[8] => LessThan2.IN12
y_x[8] => LessThan3.IN12
y_x[8] => LessThan4.IN12
y_x[8] => LessThan5.IN12
y_x[8] => LessThan6.IN12
y_x[8] => LessThan7.IN12
y_x[8] => LessThan8.IN12
y_x[8] => LessThan9.IN12
y_x[8] => LessThan10.IN12
y_x[8] => LessThan11.IN12
y_x[8] => LessThan12.IN12
y_x[8] => LessThan13.IN12
y_x[8] => LessThan14.IN12
y_x[8] => LessThan15.IN12
y_x[8] => LessThan16.IN12
y_x[8] => LessThan17.IN12
y_x[8] => LessThan18.IN12
y_x[8] => LessThan19.IN12
y_x[9] => LessThan0.IN11
y_x[9] => LessThan1.IN11
y_x[9] => LessThan2.IN11
y_x[9] => LessThan3.IN11
y_x[9] => LessThan4.IN11
y_x[9] => LessThan5.IN11
y_x[9] => LessThan6.IN11
y_x[9] => LessThan7.IN11
y_x[9] => LessThan8.IN11
y_x[9] => LessThan9.IN11
y_x[9] => LessThan10.IN11
y_x[9] => LessThan11.IN11
y_x[9] => LessThan12.IN11
y_x[9] => LessThan13.IN11
y_x[9] => LessThan14.IN11
y_x[9] => LessThan15.IN11
y_x[9] => LessThan16.IN11
y_x[9] => LessThan17.IN11
y_x[9] => LessThan18.IN11
y_x[9] => LessThan19.IN11
y_y[0] => Equal0.IN31
y_y[0] => Equal1.IN5
y_y[0] => Equal2.IN31
y_y[0] => Equal3.IN5
y_y[0] => Equal4.IN31
y_y[1] => Equal0.IN30
y_y[1] => Equal1.IN4
y_y[1] => Equal2.IN2
y_y[1] => Equal3.IN31
y_y[1] => Equal4.IN30
y_y[2] => Equal0.IN2
y_y[2] => Equal1.IN3
y_y[2] => Equal2.IN30
y_y[2] => Equal3.IN4
y_y[2] => Equal4.IN29
y_y[3] => Equal0.IN29
y_y[3] => Equal1.IN31
y_y[3] => Equal2.IN1
y_y[3] => Equal3.IN3
y_y[3] => Equal4.IN28
y_y[4] => Equal0.IN28
y_y[4] => Equal1.IN2
y_y[4] => Equal2.IN29
y_y[4] => Equal3.IN2
y_y[4] => Equal4.IN3
y_y[5] => Equal0.IN1
y_y[5] => Equal1.IN1
y_y[5] => Equal2.IN28
y_y[5] => Equal3.IN30
y_y[5] => Equal4.IN2
y_y[6] => Equal0.IN0
y_y[6] => Equal1.IN30
y_y[6] => Equal2.IN27
y_y[6] => Equal3.IN1
y_y[6] => Equal4.IN27
y_y[7] => Equal0.IN27
y_y[7] => Equal1.IN0
y_y[7] => Equal2.IN26
y_y[7] => Equal3.IN29
y_y[7] => Equal4.IN1
y_y[8] => Equal0.IN26
y_y[8] => Equal1.IN29
y_y[8] => Equal2.IN0
y_y[8] => Equal3.IN0
y_y[8] => Equal4.IN0
y_y[9] => Equal0.IN25
y_y[9] => Equal1.IN28
y_y[9] => Equal2.IN25
y_y[9] => Equal3.IN28
y_y[9] => Equal4.IN26
jumping_up => grounded_next.OUTPUTSELECT
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
direction => always1.IN1
grounded <= grounded_reg.DB_MAX_OUTPUT_PORT_TYPE


|display_top|enemy_collision:enemy_collision_unit
direction => collide.OUTPUTSELECT
direction => collide.OUTPUTSELECT
y_x[0] => LessThan0.IN22
y_x[0] => LessThan5.IN12
y_x[0] => LessThan8.IN22
y_x[0] => LessThan13.IN12
y_x[0] => LessThan16.IN22
y_x[0] => Add4.IN20
y_x[0] => Add6.IN20
y_x[0] => LessThan21.IN12
y_x[1] => LessThan0.IN21
y_x[1] => LessThan5.IN11
y_x[1] => LessThan8.IN21
y_x[1] => LessThan13.IN11
y_x[1] => LessThan16.IN21
y_x[1] => Add4.IN19
y_x[1] => Add6.IN19
y_x[1] => LessThan21.IN11
y_x[2] => LessThan0.IN20
y_x[2] => LessThan5.IN10
y_x[2] => LessThan8.IN20
y_x[2] => LessThan13.IN10
y_x[2] => LessThan16.IN20
y_x[2] => Add4.IN18
y_x[2] => Add6.IN18
y_x[2] => LessThan21.IN10
y_x[3] => LessThan0.IN19
y_x[3] => LessThan5.IN9
y_x[3] => LessThan8.IN19
y_x[3] => LessThan13.IN9
y_x[3] => LessThan16.IN19
y_x[3] => Add4.IN17
y_x[3] => Add6.IN17
y_x[3] => LessThan21.IN9
y_x[4] => LessThan0.IN18
y_x[4] => LessThan8.IN18
y_x[4] => LessThan16.IN18
y_x[4] => Add4.IN16
y_x[4] => Add6.IN16
y_x[4] => Add7.IN12
y_x[5] => LessThan0.IN17
y_x[5] => LessThan8.IN17
y_x[5] => LessThan16.IN17
y_x[5] => Add4.IN15
y_x[5] => Add6.IN15
y_x[5] => Add7.IN11
y_x[6] => LessThan0.IN16
y_x[6] => LessThan8.IN16
y_x[6] => LessThan16.IN16
y_x[6] => Add4.IN14
y_x[6] => Add6.IN14
y_x[6] => Add7.IN10
y_x[7] => LessThan0.IN15
y_x[7] => LessThan8.IN15
y_x[7] => LessThan16.IN15
y_x[7] => Add4.IN13
y_x[7] => Add6.IN13
y_x[7] => Add7.IN9
y_x[8] => LessThan0.IN14
y_x[8] => LessThan8.IN14
y_x[8] => LessThan16.IN14
y_x[8] => Add4.IN12
y_x[8] => Add6.IN12
y_x[8] => Add7.IN8
y_x[9] => LessThan0.IN13
y_x[9] => LessThan8.IN13
y_x[9] => LessThan16.IN13
y_x[9] => Add4.IN11
y_x[9] => Add6.IN11
y_x[9] => Add7.IN7
y_y[0] => LessThan2.IN22
y_y[0] => LessThan7.IN12
y_y[0] => LessThan10.IN22
y_y[0] => LessThan15.IN12
y_y[0] => LessThan18.IN22
y_y[0] => Add9.IN20
y_y[0] => LessThan23.IN12
y_y[1] => LessThan2.IN21
y_y[1] => LessThan10.IN21
y_y[1] => LessThan18.IN21
y_y[1] => Add9.IN19
y_y[1] => Add10.IN18
y_y[2] => LessThan2.IN20
y_y[2] => LessThan10.IN20
y_y[2] => LessThan18.IN20
y_y[2] => Add9.IN18
y_y[2] => Add10.IN17
y_y[3] => LessThan2.IN19
y_y[3] => LessThan10.IN19
y_y[3] => LessThan18.IN19
y_y[3] => Add9.IN17
y_y[3] => Add10.IN16
y_y[4] => LessThan2.IN18
y_y[4] => LessThan10.IN18
y_y[4] => LessThan18.IN18
y_y[4] => Add9.IN16
y_y[4] => Add10.IN15
y_y[5] => LessThan2.IN17
y_y[5] => LessThan10.IN17
y_y[5] => LessThan18.IN17
y_y[5] => Add9.IN15
y_y[5] => Add10.IN14
y_y[6] => LessThan2.IN16
y_y[6] => LessThan10.IN16
y_y[6] => LessThan18.IN16
y_y[6] => Add9.IN14
y_y[6] => Add10.IN13
y_y[7] => LessThan2.IN15
y_y[7] => LessThan10.IN15
y_y[7] => LessThan18.IN15
y_y[7] => Add9.IN13
y_y[7] => Add10.IN12
y_y[8] => LessThan2.IN14
y_y[8] => LessThan10.IN14
y_y[8] => LessThan18.IN14
y_y[8] => Add9.IN12
y_y[8] => Add10.IN11
y_y[9] => LessThan2.IN13
y_y[9] => LessThan10.IN13
y_y[9] => LessThan18.IN13
y_y[9] => Add9.IN11
y_y[9] => Add10.IN10
g_c_x[0] => LessThan1.IN22
g_c_x[0] => Add0.IN20
g_c_x[0] => LessThan5.IN22
g_c_x[1] => LessThan1.IN21
g_c_x[1] => Add0.IN19
g_c_x[1] => LessThan5.IN21
g_c_x[2] => LessThan1.IN20
g_c_x[2] => Add0.IN18
g_c_x[2] => LessThan5.IN20
g_c_x[3] => LessThan1.IN19
g_c_x[3] => Add0.IN17
g_c_x[3] => LessThan5.IN19
g_c_x[4] => LessThan1.IN18
g_c_x[4] => Add0.IN16
g_c_x[4] => LessThan5.IN18
g_c_x[5] => LessThan1.IN17
g_c_x[5] => Add0.IN15
g_c_x[5] => LessThan5.IN17
g_c_x[6] => LessThan1.IN16
g_c_x[6] => Add0.IN14
g_c_x[6] => LessThan5.IN16
g_c_x[7] => LessThan1.IN15
g_c_x[7] => Add0.IN13
g_c_x[7] => LessThan5.IN15
g_c_x[8] => LessThan1.IN14
g_c_x[8] => Add0.IN12
g_c_x[8] => LessThan5.IN14
g_c_x[9] => LessThan1.IN13
g_c_x[9] => Add0.IN11
g_c_x[9] => LessThan5.IN13
g_c_y[0] => LessThan3.IN22
g_c_y[0] => Add1.IN20
g_c_y[0] => LessThan7.IN22
g_c_y[1] => LessThan3.IN21
g_c_y[1] => Add1.IN19
g_c_y[1] => LessThan7.IN21
g_c_y[2] => LessThan3.IN20
g_c_y[2] => Add1.IN18
g_c_y[2] => LessThan7.IN20
g_c_y[3] => LessThan3.IN19
g_c_y[3] => Add1.IN17
g_c_y[3] => LessThan7.IN19
g_c_y[4] => LessThan3.IN18
g_c_y[4] => Add1.IN16
g_c_y[4] => LessThan7.IN18
g_c_y[5] => LessThan3.IN17
g_c_y[5] => Add1.IN15
g_c_y[5] => LessThan7.IN17
g_c_y[6] => LessThan3.IN16
g_c_y[6] => Add1.IN14
g_c_y[6] => LessThan7.IN16
g_c_y[7] => LessThan3.IN15
g_c_y[7] => Add1.IN13
g_c_y[7] => LessThan7.IN15
g_c_y[8] => LessThan3.IN14
g_c_y[8] => Add1.IN12
g_c_y[8] => LessThan7.IN14
g_c_y[9] => LessThan3.IN13
g_c_y[9] => Add1.IN11
g_c_y[9] => LessThan7.IN13
g_t_x[0] => LessThan9.IN22
g_t_x[0] => Add2.IN20
g_t_x[0] => LessThan13.IN22
g_t_x[1] => LessThan9.IN21
g_t_x[1] => Add2.IN19
g_t_x[1] => LessThan13.IN21
g_t_x[2] => LessThan9.IN20
g_t_x[2] => Add2.IN18
g_t_x[2] => LessThan13.IN20
g_t_x[3] => LessThan9.IN19
g_t_x[3] => Add2.IN17
g_t_x[3] => LessThan13.IN19
g_t_x[4] => LessThan9.IN18
g_t_x[4] => Add2.IN16
g_t_x[4] => LessThan13.IN18
g_t_x[5] => LessThan9.IN17
g_t_x[5] => Add2.IN15
g_t_x[5] => LessThan13.IN17
g_t_x[6] => LessThan9.IN16
g_t_x[6] => Add2.IN14
g_t_x[6] => LessThan13.IN16
g_t_x[7] => LessThan9.IN15
g_t_x[7] => Add2.IN13
g_t_x[7] => LessThan13.IN15
g_t_x[8] => LessThan9.IN14
g_t_x[8] => Add2.IN12
g_t_x[8] => LessThan13.IN14
g_t_x[9] => LessThan9.IN13
g_t_x[9] => Add2.IN11
g_t_x[9] => LessThan13.IN13
g_t_y[0] => LessThan11.IN22
g_t_y[0] => Add3.IN20
g_t_y[0] => LessThan15.IN22
g_t_y[1] => LessThan11.IN21
g_t_y[1] => Add3.IN19
g_t_y[1] => LessThan15.IN21
g_t_y[2] => LessThan11.IN20
g_t_y[2] => Add3.IN18
g_t_y[2] => LessThan15.IN20
g_t_y[3] => LessThan11.IN19
g_t_y[3] => Add3.IN17
g_t_y[3] => LessThan15.IN19
g_t_y[4] => LessThan11.IN18
g_t_y[4] => Add3.IN16
g_t_y[4] => LessThan15.IN18
g_t_y[5] => LessThan11.IN17
g_t_y[5] => Add3.IN15
g_t_y[5] => LessThan15.IN17
g_t_y[6] => LessThan11.IN16
g_t_y[6] => Add3.IN14
g_t_y[6] => LessThan15.IN16
g_t_y[7] => LessThan11.IN15
g_t_y[7] => Add3.IN13
g_t_y[7] => LessThan15.IN15
g_t_y[8] => LessThan11.IN14
g_t_y[8] => Add3.IN12
g_t_y[8] => LessThan15.IN14
g_t_y[9] => LessThan11.IN13
g_t_y[9] => Add3.IN11
g_t_y[9] => LessThan15.IN13
g_b_x[0] => LessThan17.IN22
g_b_x[0] => Add5.IN20
g_b_x[0] => LessThan21.IN22
g_b_x[1] => LessThan17.IN21
g_b_x[1] => Add5.IN19
g_b_x[1] => LessThan21.IN21
g_b_x[2] => LessThan17.IN20
g_b_x[2] => Add5.IN18
g_b_x[2] => LessThan21.IN20
g_b_x[3] => LessThan17.IN19
g_b_x[3] => Add5.IN17
g_b_x[3] => LessThan21.IN19
g_b_x[4] => LessThan17.IN18
g_b_x[4] => Add5.IN16
g_b_x[4] => LessThan21.IN18
g_b_x[5] => LessThan17.IN17
g_b_x[5] => Add5.IN15
g_b_x[5] => LessThan21.IN17
g_b_x[6] => LessThan17.IN16
g_b_x[6] => Add5.IN14
g_b_x[6] => LessThan21.IN16
g_b_x[7] => LessThan17.IN15
g_b_x[7] => Add5.IN13
g_b_x[7] => LessThan21.IN15
g_b_x[8] => LessThan17.IN14
g_b_x[8] => Add5.IN12
g_b_x[8] => LessThan21.IN14
g_b_x[9] => LessThan17.IN13
g_b_x[9] => Add5.IN11
g_b_x[9] => LessThan21.IN13
g_b_y[0] => LessThan19.IN22
g_b_y[0] => Add8.IN20
g_b_y[0] => LessThan23.IN22
g_b_y[1] => LessThan19.IN21
g_b_y[1] => Add8.IN19
g_b_y[1] => LessThan23.IN21
g_b_y[2] => LessThan19.IN20
g_b_y[2] => Add8.IN18
g_b_y[2] => LessThan23.IN20
g_b_y[3] => LessThan19.IN19
g_b_y[3] => Add8.IN17
g_b_y[3] => LessThan23.IN19
g_b_y[4] => LessThan19.IN18
g_b_y[4] => Add8.IN16
g_b_y[4] => LessThan23.IN18
g_b_y[5] => LessThan19.IN17
g_b_y[5] => Add8.IN15
g_b_y[5] => LessThan23.IN17
g_b_y[6] => LessThan19.IN16
g_b_y[6] => Add8.IN14
g_b_y[6] => LessThan23.IN16
g_b_y[7] => LessThan19.IN15
g_b_y[7] => Add8.IN13
g_b_y[7] => LessThan23.IN15
g_b_y[8] => LessThan19.IN14
g_b_y[8] => Add8.IN12
g_b_y[8] => LessThan23.IN14
g_b_y[9] => LessThan19.IN13
g_b_y[9] => Add8.IN11
g_b_y[9] => LessThan23.IN13
collision <= collide.DB_MAX_OUTPUT_PORT_TYPE


|display_top|eggs:eggs_unit
clk => clk.IN1
reset => score_next.IN1
reset => score_reg[0].ACLR
reset => score_reg[1].ACLR
reset => score_reg[2].ACLR
reset => score_reg[3].ACLR
reset => score_reg[4].ACLR
reset => score_reg[5].ACLR
reset => score_reg[6].ACLR
reset => score_reg[7].ACLR
reset => score_reg[8].ACLR
reset => score_reg[9].ACLR
reset => score_reg[10].ACLR
reset => score_reg[11].ACLR
reset => score_reg[12].ACLR
reset => score_reg[13].ACLR
reset => new_score_reg.ACLR
reset => G_reg[0].ACLR
reset => G_reg[1].ACLR
reset => G_reg[2].ACLR
reset => G_reg[3].ACLR
reset => G_reg[4].PRESET
reset => G_reg[5].ACLR
reset => G_reg[6].ACLR
reset => G_reg[7].ACLR
reset => G_reg[8].ACLR
reset => G_reg[9].ACLR
reset => F_reg[0].ACLR
reset => F_reg[1].ACLR
reset => F_reg[2].ACLR
reset => F_reg[3].PRESET
reset => F_reg[4].ACLR
reset => F_reg[5].PRESET
reset => F_reg[6].ACLR
reset => F_reg[7].ACLR
reset => F_reg[8].PRESET
reset => F_reg[9].ACLR
reset => E_reg[0].ACLR
reset => E_reg[1].ACLR
reset => E_reg[2].ACLR
reset => E_reg[3].ACLR
reset => E_reg[4].ACLR
reset => E_reg[5].ACLR
reset => E_reg[6].ACLR
reset => E_reg[7].PRESET
reset => E_reg[8].PRESET
reset => E_reg[9].ACLR
reset => D_reg[0].ACLR
reset => D_reg[1].ACLR
reset => D_reg[2].ACLR
reset => D_reg[3].ACLR
reset => D_reg[4].PRESET
reset => D_reg[5].ACLR
reset => D_reg[6].ACLR
reset => D_reg[7].ACLR
reset => D_reg[8].ACLR
reset => C_reg[0].ACLR
reset => C_reg[1].ACLR
reset => C_reg[2].ACLR
reset => C_reg[3].ACLR
reset => C_reg[4].PRESET
reset => C_reg[5].ACLR
reset => C_reg[6].PRESET
reset => C_reg[7].ACLR
reset => C_reg[8].ACLR
reset => C_reg[9].ACLR
reset => B_reg[0].ACLR
reset => B_reg[1].ACLR
reset => B_reg[2].ACLR
reset => B_reg[3].ACLR
reset => B_reg[4].ACLR
reset => B_reg[5].PRESET
reset => B_reg[6].PRESET
reset => B_reg[7].PRESET
reset => B_reg[8].PRESET
reset => B_reg[9].ACLR
reset => A_reg[0].ACLR
reset => A_reg[1].ACLR
reset => A_reg[2].ACLR
reset => A_reg[3].ACLR
reset => A_reg[4].PRESET
reset => A_reg[5].ACLR
reset => A_reg[6].ACLR
reset => A_reg[7].ACLR
reset => egg_type_reg[0].ACLR
reset => egg_type_reg[1].ACLR
reset => egg_type_reg[2].ACLR
reset => egg_type_reg[3].ACLR
reset => egg_type_reg[4].ACLR
reset => egg_type_reg[5].ACLR
reset => egg_y_reg[0].ACLR
reset => egg_y_reg[1].ACLR
reset => egg_y_reg[2].PRESET
reset => egg_y_reg[3].PRESET
reset => egg_y_reg[4].ACLR
reset => egg_y_reg[5].PRESET
reset => egg_y_reg[6].PRESET
reset => egg_y_reg[7].ACLR
reset => egg_y_reg[8].PRESET
reset => egg_y_reg[9].ACLR
reset => egg_x_reg[0].ACLR
reset => egg_x_reg[1].ACLR
reset => egg_x_reg[2].ACLR
reset => egg_x_reg[3].PRESET
reset => egg_x_reg[4].ACLR
reset => egg_x_reg[5].PRESET
reset => egg_x_reg[6].ACLR
reset => egg_x_reg[7].ACLR
reset => egg_x_reg[8].PRESET
reset => egg_x_reg[9].ACLR
reset => platform_select_reg[0].PRESET
reset => platform_select_reg[1].ACLR
reset => platform_select_reg[2].PRESET
reset => state_reg~3.DATAIN
y_x[0] => Add8.IN20
y_x[0] => LessThan8.IN12
y_x[0] => LessThan11.IN22
y_x[0] => Add11.IN20
y_x[1] => Add8.IN19
y_x[1] => LessThan8.IN11
y_x[1] => LessThan11.IN21
y_x[1] => Add11.IN19
y_x[2] => Add8.IN18
y_x[2] => LessThan8.IN10
y_x[2] => LessThan11.IN20
y_x[2] => Add11.IN18
y_x[3] => Add8.IN17
y_x[3] => LessThan8.IN9
y_x[3] => LessThan11.IN19
y_x[3] => Add11.IN17
y_x[4] => Add8.IN16
y_x[4] => Add9.IN12
y_x[4] => LessThan11.IN18
y_x[4] => Add11.IN16
y_x[5] => Add8.IN15
y_x[5] => Add9.IN11
y_x[5] => LessThan11.IN17
y_x[5] => Add11.IN15
y_x[6] => Add8.IN14
y_x[6] => Add9.IN10
y_x[6] => LessThan11.IN16
y_x[6] => Add11.IN14
y_x[7] => Add8.IN13
y_x[7] => Add9.IN9
y_x[7] => LessThan11.IN15
y_x[7] => Add11.IN13
y_x[8] => Add8.IN12
y_x[8] => Add9.IN8
y_x[8] => LessThan11.IN14
y_x[8] => Add11.IN12
y_x[9] => Add8.IN11
y_x[9] => Add9.IN7
y_x[9] => LessThan11.IN13
y_x[9] => Add11.IN11
y_y[0] => LessThan9.IN22
y_y[0] => Add13.IN20
y_y[0] => LessThan14.IN12
y_y[1] => LessThan9.IN21
y_y[1] => Add13.IN19
y_y[1] => Add14.IN18
y_y[2] => LessThan9.IN20
y_y[2] => Add13.IN18
y_y[2] => Add14.IN17
y_y[3] => LessThan9.IN19
y_y[3] => Add13.IN17
y_y[3] => Add14.IN16
y_y[4] => LessThan9.IN18
y_y[4] => Add13.IN16
y_y[4] => Add14.IN15
y_y[5] => LessThan9.IN17
y_y[5] => Add13.IN15
y_y[5] => Add14.IN14
y_y[6] => LessThan9.IN16
y_y[6] => Add13.IN14
y_y[6] => Add14.IN13
y_y[7] => LessThan9.IN15
y_y[7] => Add13.IN13
y_y[7] => Add14.IN12
y_y[8] => LessThan9.IN14
y_y[8] => Add13.IN12
y_y[8] => Add14.IN11
y_y[9] => LessThan9.IN13
y_y[9] => Add13.IN11
y_y[9] => Add14.IN10
direction => always5.IN1
direction => always5.IN1
x[0] => Add20.IN20
x[0] => LessThan22.IN10
x[0] => LessThan23.IN18
x[1] => Add20.IN19
x[1] => LessThan22.IN9
x[1] => LessThan23.IN17
x[2] => Add20.IN18
x[2] => LessThan22.IN8
x[2] => LessThan23.IN16
x[3] => Add20.IN17
x[3] => LessThan22.IN7
x[3] => LessThan23.IN15
x[4] => Add20.IN16
x[4] => LessThan22.IN6
x[4] => LessThan23.IN14
x[5] => Add20.IN15
x[5] => LessThan22.IN5
x[5] => LessThan23.IN13
x[6] => Add20.IN14
x[6] => LessThan22.IN4
x[6] => LessThan23.IN12
x[7] => Add20.IN13
x[7] => LessThan22.IN3
x[7] => LessThan23.IN11
x[8] => Add20.IN12
x[8] => LessThan22.IN2
x[8] => LessThan23.IN10
x[9] => Add20.IN11
x[9] => LessThan22.IN1
x[9] => LessThan23.IN9
y[0] => Add21.IN17
y[0] => LessThan24.IN10
y[0] => LessThan25.IN18
y[1] => Add21.IN16
y[1] => LessThan24.IN9
y[1] => LessThan25.IN17
y[2] => Add21.IN15
y[2] => LessThan24.IN8
y[2] => LessThan25.IN16
y[3] => Add21.IN14
y[3] => LessThan24.IN7
y[3] => LessThan25.IN15
y[4] => Add21.IN13
y[4] => LessThan24.IN6
y[4] => LessThan25.IN14
y[5] => Add21.IN12
y[5] => LessThan24.IN5
y[5] => LessThan25.IN13
y[6] => Add21.IN11
y[6] => LessThan24.IN4
y[6] => LessThan25.IN12
y[7] => Add21.IN10
y[7] => LessThan24.IN3
y[7] => LessThan25.IN11
y[8] => Add21.IN9
y[8] => LessThan24.IN2
y[8] => LessThan25.IN10
y[9] => Add21.IN8
y[9] => LessThan24.IN1
y[9] => LessThan25.IN9
eggs_on <= eggs_on.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[0] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[1] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[2] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[3] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[4] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[5] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[6] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[7] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[8] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[9] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[10] <= MK9_eggs_rom:eggs_rom_unit.q
rgb_out[11] <= MK9_eggs_rom:eggs_rom_unit.q
score[0] <= score_reg[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score_reg[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score_reg[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score_reg[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score_reg[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score_reg[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score_reg[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score_reg[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score_reg[8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score_reg[9].DB_MAX_OUTPUT_PORT_TYPE
score[10] <= score_reg[10].DB_MAX_OUTPUT_PORT_TYPE
score[11] <= score_reg[11].DB_MAX_OUTPUT_PORT_TYPE
score[12] <= score_reg[12].DB_MAX_OUTPUT_PORT_TYPE
score[13] <= score_reg[13].DB_MAX_OUTPUT_PORT_TYPE
new_score <= new_score_reg.DB_MAX_OUTPUT_PORT_TYPE


|display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efd1:auto_generated.address_a[0]
address_a[1] => altsyncram_efd1:auto_generated.address_a[1]
address_a[2] => altsyncram_efd1:auto_generated.address_a[2]
address_a[3] => altsyncram_efd1:auto_generated.address_a[3]
address_a[4] => altsyncram_efd1:auto_generated.address_a[4]
address_a[5] => altsyncram_efd1:auto_generated.address_a[5]
address_a[6] => altsyncram_efd1:auto_generated.address_a[6]
address_a[7] => altsyncram_efd1:auto_generated.address_a[7]
address_a[8] => altsyncram_efd1:auto_generated.address_a[8]
address_a[9] => altsyncram_efd1:auto_generated.address_a[9]
address_a[10] => altsyncram_efd1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_efd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_efd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_efd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_efd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_efd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_efd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_efd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_efd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_efd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_efd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_efd1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|score_display:score_display_unit
clk => clk.IN2
reset => reset.IN1
new_score => new_score.IN1
score[0] => score[0].IN1
score[1] => score[1].IN1
score[2] => score[2].IN1
score[3] => score[3].IN1
score[4] => score[4].IN1
score[5] => score[5].IN1
score[6] => score[6].IN1
score[7] => score[7].IN1
score[8] => score[8].IN1
score[9] => score[9].IN1
score[10] => score[10].IN1
score[11] => score[11].IN1
score[12] => score[12].IN1
score[13] => score[13].IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[0] => col.DATAB
x[0] => LessThan4.IN20
x[0] => LessThan5.IN20
x[0] => col.DATAB
x[0] => LessThan6.IN20
x[0] => LessThan7.IN20
x[0] => col.DATAB
x[0] => LessThan8.IN20
x[0] => LessThan9.IN20
x[0] => col.DATAB
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[1] => col.DATAB
x[1] => LessThan4.IN19
x[1] => LessThan5.IN19
x[1] => col.DATAB
x[1] => LessThan6.IN19
x[1] => LessThan7.IN19
x[1] => col.DATAB
x[1] => LessThan8.IN19
x[1] => LessThan9.IN19
x[1] => col.DATAB
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[2] => col.DATAB
x[2] => LessThan4.IN18
x[2] => LessThan5.IN18
x[2] => col.DATAB
x[2] => LessThan6.IN18
x[2] => LessThan7.IN18
x[2] => col.DATAB
x[2] => LessThan8.IN18
x[2] => LessThan9.IN18
x[2] => col.DATAB
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[3] => col.DATAB
x[3] => LessThan4.IN17
x[3] => LessThan5.IN17
x[3] => col.DATAB
x[3] => LessThan6.IN17
x[3] => LessThan7.IN17
x[3] => col.DATAB
x[3] => LessThan8.IN17
x[3] => LessThan9.IN17
x[3] => col.DATAB
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[4] => LessThan4.IN16
x[4] => LessThan5.IN16
x[4] => LessThan6.IN16
x[4] => LessThan7.IN16
x[4] => LessThan8.IN16
x[4] => LessThan9.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[5] => LessThan4.IN15
x[5] => LessThan5.IN15
x[5] => LessThan6.IN15
x[5] => LessThan7.IN15
x[5] => LessThan8.IN15
x[5] => LessThan9.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[6] => LessThan4.IN14
x[6] => LessThan5.IN14
x[6] => LessThan6.IN14
x[6] => LessThan7.IN14
x[6] => LessThan8.IN14
x[6] => LessThan9.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[7] => LessThan4.IN13
x[7] => LessThan5.IN13
x[7] => LessThan6.IN13
x[7] => LessThan7.IN13
x[7] => LessThan8.IN13
x[7] => LessThan9.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[8] => LessThan4.IN12
x[8] => LessThan5.IN12
x[8] => LessThan6.IN12
x[8] => LessThan7.IN12
x[8] => LessThan8.IN12
x[8] => LessThan9.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
x[9] => LessThan4.IN11
x[9] => LessThan5.IN11
x[9] => LessThan6.IN11
x[9] => LessThan7.IN11
x[9] => LessThan8.IN11
x[9] => LessThan9.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => row.DATAB
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => row.DATAB
y[1] => row.DATAB
y[1] => row.DATAB
y[1] => row.DATAB
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => row.DATAB
y[2] => row.DATAB
y[2] => row.DATAB
y[2] => row.DATAB
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => row.DATAB
y[3] => row.DATAB
y[3] => row.DATAB
y[3] => row.DATAB
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add1.IN12
y[4] => Add3.IN12
y[4] => Add5.IN12
y[4] => Add7.IN12
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add1.IN11
y[5] => Add3.IN11
y[5] => Add5.IN11
y[5] => Add7.IN11
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add1.IN10
y[6] => Add3.IN10
y[6] => Add5.IN10
y[6] => Add7.IN10
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add1.IN9
y[7] => Add3.IN9
y[7] => Add5.IN9
y[7] => Add7.IN9
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add1.IN8
y[8] => Add3.IN8
y[8] => Add5.IN8
y[8] => Add7.IN8
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add1.IN7
y[9] => Add3.IN7
y[9] => Add5.IN7
y[9] => Add7.IN7
sseg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sseg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sseg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sseg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sseg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sseg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sseg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
sseg[7] <= <VCC>
an[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
an[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
an[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
an[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
score_on <= score_on.DB_MAX_OUTPUT_PORT_TYPE


|display_top|score_display:score_display_unit|binary2bcd:bcd_unit
clk => bcd_0_reg[0].CLK
clk => bcd_0_reg[1].CLK
clk => bcd_0_reg[2].CLK
clk => bcd_0_reg[3].CLK
clk => bcd_1_reg[0].CLK
clk => bcd_1_reg[1].CLK
clk => bcd_1_reg[2].CLK
clk => bcd_1_reg[3].CLK
clk => bcd_2_reg[0].CLK
clk => bcd_2_reg[1].CLK
clk => bcd_2_reg[2].CLK
clk => bcd_2_reg[3].CLK
clk => bcd_3_reg[0].CLK
clk => bcd_3_reg[1].CLK
clk => bcd_3_reg[2].CLK
clk => bcd_3_reg[3].CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => input_reg[0].CLK
clk => input_reg[1].CLK
clk => input_reg[2].CLK
clk => input_reg[3].CLK
clk => input_reg[4].CLK
clk => input_reg[5].CLK
clk => input_reg[6].CLK
clk => input_reg[7].CLK
clk => input_reg[8].CLK
clk => input_reg[9].CLK
clk => input_reg[10].CLK
clk => input_reg[11].CLK
clk => input_reg[12].CLK
clk => input_reg[13].CLK
clk => state_reg.CLK
reset => bcd_0_reg[0].ACLR
reset => bcd_0_reg[1].ACLR
reset => bcd_0_reg[2].ACLR
reset => bcd_0_reg[3].ACLR
reset => bcd_1_reg[0].ACLR
reset => bcd_1_reg[1].ACLR
reset => bcd_1_reg[2].ACLR
reset => bcd_1_reg[3].ACLR
reset => bcd_2_reg[0].ACLR
reset => bcd_2_reg[1].ACLR
reset => bcd_2_reg[2].ACLR
reset => bcd_2_reg[3].ACLR
reset => bcd_3_reg[0].ACLR
reset => bcd_3_reg[1].ACLR
reset => bcd_3_reg[2].ACLR
reset => bcd_3_reg[3].ACLR
reset => count_reg[0].ACLR
reset => count_reg[1].ACLR
reset => count_reg[2].ACLR
reset => count_reg[3].ACLR
reset => input_reg[0].ACLR
reset => input_reg[1].ACLR
reset => input_reg[2].ACLR
reset => input_reg[3].ACLR
reset => input_reg[4].ACLR
reset => input_reg[5].ACLR
reset => input_reg[6].ACLR
reset => input_reg[7].ACLR
reset => input_reg[8].ACLR
reset => input_reg[9].ACLR
reset => input_reg[10].ACLR
reset => input_reg[11].ACLR
reset => input_reg[12].ACLR
reset => input_reg[13].ACLR
reset => state_reg.ACLR
start => state_next.OUTPUTSELECT
start => bcd_0_next.OUTPUTSELECT
start => bcd_0_next.OUTPUTSELECT
start => bcd_0_next.OUTPUTSELECT
start => bcd_0_next.OUTPUTSELECT
start => bcd_1_next.OUTPUTSELECT
start => bcd_1_next.OUTPUTSELECT
start => bcd_1_next.OUTPUTSELECT
start => bcd_1_next.OUTPUTSELECT
start => bcd_2_next.OUTPUTSELECT
start => bcd_2_next.OUTPUTSELECT
start => bcd_2_next.OUTPUTSELECT
start => bcd_2_next.OUTPUTSELECT
start => bcd_3_next.OUTPUTSELECT
start => bcd_3_next.OUTPUTSELECT
start => bcd_3_next.OUTPUTSELECT
start => bcd_3_next.OUTPUTSELECT
start => count_next.OUTPUTSELECT
start => count_next.OUTPUTSELECT
start => count_next.OUTPUTSELECT
start => count_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
start => input_next.OUTPUTSELECT
in[0] => input_next.DATAB
in[1] => input_next.DATAB
in[2] => input_next.DATAB
in[3] => input_next.DATAB
in[4] => input_next.DATAB
in[5] => input_next.DATAB
in[6] => input_next.DATAB
in[7] => input_next.DATAB
in[8] => input_next.DATAB
in[9] => input_next.DATAB
in[10] => input_next.DATAB
in[11] => input_next.DATAB
in[12] => input_next.DATAB
in[13] => input_next.DATAB
bcd3[0] <= bcd_3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
bcd3[1] <= bcd_3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
bcd3[2] <= bcd_3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
bcd3[3] <= bcd_3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
bcd2[0] <= bcd_2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
bcd2[1] <= bcd_2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
bcd2[2] <= bcd_2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
bcd2[3] <= bcd_2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
bcd1[0] <= bcd_1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
bcd1[1] <= bcd_1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
bcd1[2] <= bcd_1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
bcd1[3] <= bcd_1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
bcd0[0] <= bcd_0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
bcd0[1] <= bcd_0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
bcd0[2] <= bcd_0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
bcd0[3] <= bcd_0_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ood1:auto_generated.address_a[0]
address_a[1] => altsyncram_ood1:auto_generated.address_a[1]
address_a[2] => altsyncram_ood1:auto_generated.address_a[2]
address_a[3] => altsyncram_ood1:auto_generated.address_a[3]
address_a[4] => altsyncram_ood1:auto_generated.address_a[4]
address_a[5] => altsyncram_ood1:auto_generated.address_a[5]
address_a[6] => altsyncram_ood1:auto_generated.address_a[6]
address_a[7] => altsyncram_ood1:auto_generated.address_a[7]
address_a[8] => altsyncram_ood1:auto_generated.address_a[8]
address_a[9] => altsyncram_ood1:auto_generated.address_a[9]
address_a[10] => altsyncram_ood1:auto_generated.address_a[10]
address_a[11] => altsyncram_ood1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ood1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ood1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|display_top|hearts_display:hearts_display_unit
clk => clk.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[0] => col.DATAB
x[0] => LessThan5.IN20
x[0] => LessThan6.IN20
x[0] => col.DATAB
x[0] => LessThan8.IN20
x[0] => LessThan9.IN20
x[0] => col.DATAB
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[1] => col.DATAB
x[1] => LessThan5.IN19
x[1] => LessThan6.IN19
x[1] => col.DATAB
x[1] => LessThan8.IN19
x[1] => LessThan9.IN19
x[1] => col.DATAB
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[2] => col.DATAB
x[2] => LessThan5.IN18
x[2] => LessThan6.IN18
x[2] => col.DATAB
x[2] => LessThan8.IN18
x[2] => LessThan9.IN18
x[2] => col.DATAB
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[3] => col.DATAB
x[3] => LessThan5.IN17
x[3] => LessThan6.IN17
x[3] => col.DATAB
x[3] => LessThan8.IN17
x[3] => LessThan9.IN17
x[3] => col.DATAB
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[4] => LessThan5.IN16
x[4] => LessThan6.IN16
x[4] => LessThan8.IN16
x[4] => LessThan9.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[5] => LessThan5.IN15
x[5] => LessThan6.IN15
x[5] => LessThan8.IN15
x[5] => LessThan9.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[6] => LessThan5.IN14
x[6] => LessThan6.IN14
x[6] => LessThan8.IN14
x[6] => LessThan9.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[7] => LessThan5.IN13
x[7] => LessThan6.IN13
x[7] => LessThan8.IN13
x[7] => LessThan9.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[8] => LessThan5.IN12
x[8] => LessThan6.IN12
x[8] => LessThan8.IN12
x[8] => LessThan9.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
x[9] => LessThan5.IN11
x[9] => LessThan6.IN11
x[9] => LessThan8.IN11
x[9] => LessThan9.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => row.DATAB
y[0] => row.DATAB
y[0] => row.DATAB
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => row.DATAB
y[1] => row.DATAB
y[1] => row.DATAB
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => row.DATAB
y[2] => row.DATAB
y[2] => row.DATAB
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => row.DATAB
y[3] => row.DATAB
y[3] => row.DATAB
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add0.IN12
y[4] => row.DATAA
y[4] => Add1.IN12
y[4] => row.DATAA
y[4] => Add2.IN12
y[4] => row.DATAA
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add0.IN11
y[5] => Add1.IN11
y[5] => Add2.IN11
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add0.IN10
y[6] => Add1.IN10
y[6] => Add2.IN10
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add0.IN9
y[7] => Add1.IN9
y[7] => Add2.IN9
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add0.IN8
y[8] => Add1.IN8
y[8] => Add2.IN8
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add0.IN7
y[9] => Add1.IN7
y[9] => Add2.IN7
num_hearts[0] => LessThan4.IN4
num_hearts[0] => LessThan7.IN4
num_hearts[0] => LessThan10.IN4
num_hearts[1] => LessThan4.IN3
num_hearts[1] => LessThan7.IN3
num_hearts[1] => LessThan10.IN3
color_data[0] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[1] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[2] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[3] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[4] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[5] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[6] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[7] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[8] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[9] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[10] <= MK9_hearts_rom:hearts_rom_unit.q
color_data[11] <= MK9_hearts_rom:hearts_rom_unit.q
hearts_on <= hearts_on.DB_MAX_OUTPUT_PORT_TYPE


|display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gjd1:auto_generated.address_a[0]
address_a[1] => altsyncram_gjd1:auto_generated.address_a[1]
address_a[2] => altsyncram_gjd1:auto_generated.address_a[2]
address_a[3] => altsyncram_gjd1:auto_generated.address_a[3]
address_a[4] => altsyncram_gjd1:auto_generated.address_a[4]
address_a[5] => altsyncram_gjd1:auto_generated.address_a[5]
address_a[6] => altsyncram_gjd1:auto_generated.address_a[6]
address_a[7] => altsyncram_gjd1:auto_generated.address_a[7]
address_a[8] => altsyncram_gjd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gjd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gjd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gjd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gjd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gjd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gjd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gjd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gjd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gjd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gjd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gjd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gjd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gjd1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|game_state_machine:game_FSM
clk => game_en_reg.CLK
clk => hearts_reg[0].CLK
clk => hearts_reg[1].CLK
clk => timeout_reg[0].CLK
clk => timeout_reg[1].CLK
clk => timeout_reg[2].CLK
clk => timeout_reg[3].CLK
clk => timeout_reg[4].CLK
clk => timeout_reg[5].CLK
clk => timeout_reg[6].CLK
clk => timeout_reg[7].CLK
clk => timeout_reg[8].CLK
clk => timeout_reg[9].CLK
clk => timeout_reg[10].CLK
clk => timeout_reg[11].CLK
clk => timeout_reg[12].CLK
clk => timeout_reg[13].CLK
clk => timeout_reg[14].CLK
clk => timeout_reg[15].CLK
clk => timeout_reg[16].CLK
clk => timeout_reg[17].CLK
clk => timeout_reg[18].CLK
clk => timeout_reg[19].CLK
clk => timeout_reg[20].CLK
clk => timeout_reg[21].CLK
clk => timeout_reg[22].CLK
clk => timeout_reg[23].CLK
clk => timeout_reg[24].CLK
clk => timeout_reg[25].CLK
clk => timeout_reg[26].CLK
clk => timeout_reg[27].CLK
clk => start_reg.CLK
clk => game_state_reg~1.DATAIN
hard_reset => game_en_reg.ACLR
hard_reset => hearts_reg[0].PRESET
hard_reset => hearts_reg[1].PRESET
hard_reset => timeout_reg[0].ACLR
hard_reset => timeout_reg[1].ACLR
hard_reset => timeout_reg[2].ACLR
hard_reset => timeout_reg[3].ACLR
hard_reset => timeout_reg[4].ACLR
hard_reset => timeout_reg[5].ACLR
hard_reset => timeout_reg[6].ACLR
hard_reset => timeout_reg[7].ACLR
hard_reset => timeout_reg[8].PRESET
hard_reset => timeout_reg[9].ACLR
hard_reset => timeout_reg[10].PRESET
hard_reset => timeout_reg[11].PRESET
hard_reset => timeout_reg[12].ACLR
hard_reset => timeout_reg[13].PRESET
hard_reset => timeout_reg[14].ACLR
hard_reset => timeout_reg[15].ACLR
hard_reset => timeout_reg[16].PRESET
hard_reset => timeout_reg[17].ACLR
hard_reset => timeout_reg[18].ACLR
hard_reset => timeout_reg[19].ACLR
hard_reset => timeout_reg[20].PRESET
hard_reset => timeout_reg[21].PRESET
hard_reset => timeout_reg[22].ACLR
hard_reset => timeout_reg[23].ACLR
hard_reset => timeout_reg[24].PRESET
hard_reset => timeout_reg[25].ACLR
hard_reset => timeout_reg[26].ACLR
hard_reset => timeout_reg[27].ACLR
hard_reset => start_reg.ACLR
hard_reset => game_state_reg~3.DATAIN
start => start_posedge.IN1
start => start_reg.DATAIN
collision => hearts_next.OUTPUTSELECT
collision => hearts_next.OUTPUTSELECT
collision => game_en_next.OUTPUTSELECT
collision => game_state_next.OUTPUTSELECT
collision => game_state_next.OUTPUTSELECT
collision => game_state_next.OUTPUTSELECT
collision => game_state_next.OUTPUTSELECT
collision => game_state_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
collision => timeout_next.OUTPUTSELECT
num_hearts[0] <= hearts_reg[0].DB_MAX_OUTPUT_PORT_TYPE
num_hearts[1] <= hearts_reg[1].DB_MAX_OUTPUT_PORT_TYPE
game_state[0] <= game_state.DB_MAX_OUTPUT_PORT_TYPE
game_state[1] <= game_state.DB_MAX_OUTPUT_PORT_TYPE
game_state[2] <= game_state[2].DB_MAX_OUTPUT_PORT_TYPE
game_en <= game_en_reg.DB_MAX_OUTPUT_PORT_TYPE
game_reset <= Selector34.DB_MAX_OUTPUT_PORT_TYPE


|display_top|game_logo_display:game_logo_display_unit
clk => clk.IN1
x[0] => col[0].IN1
x[1] => col[1].IN1
x[2] => Add1.IN16
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => Add1.IN15
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => Add1.IN14
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => Add1.IN13
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => Add1.IN12
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => Add1.IN11
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => Add1.IN10
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => Add1.IN9
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => row[0].IN1
y[1] => Add0.IN18
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[2] => Add0.IN17
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[3] => Add0.IN16
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[4] => Add0.IN15
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[5] => Add0.IN14
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[6] => Add0.IN13
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[7] => Add0.IN12
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[8] => Add0.IN11
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[9] => Add0.IN10
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
rgb_out[0] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[1] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[2] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[3] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[4] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[5] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[6] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[7] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[8] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[9] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[10] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
rgb_out[11] <= MK9_game_logo_small_2_rom:game_logo_rom_unit.q
game_logo_on <= game_logo_on.DB_MAX_OUTPUT_PORT_TYPE


|display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_1oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_1oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_1oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_1oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_1oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_1oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_1oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_1oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_1oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_1oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_1oe1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1oe1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1oe1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1oe1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1oe1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1oe1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1oe1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|display_top|gameover_display:gameover_display_unit
clk => clk.IN1
x[0] => col[0].IN1
x[1] => Add1.IN18
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => Add1.IN17
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => Add1.IN16
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => Add1.IN15
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => Add1.IN14
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => Add1.IN13
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => Add1.IN12
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => Add1.IN11
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => Add1.IN10
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => row[0].IN1
y[1] => row[1].IN1
y[2] => row[2].IN1
y[3] => Add0.IN14
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[4] => Add0.IN13
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[5] => Add0.IN12
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[6] => Add0.IN11
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[7] => Add0.IN10
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[8] => Add0.IN9
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[9] => Add0.IN8
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
rgb_out[0] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[1] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[2] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[3] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[4] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[5] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[6] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[7] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[8] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[9] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[10] <= MK9_gameover_rom:gameover_rom_unit.q
rgb_out[11] <= MK9_gameover_rom:gameover_rom_unit.q
gameover_on <= gameover_on.DB_MAX_OUTPUT_PORT_TYPE


|display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_usd1:auto_generated.address_a[0]
address_a[1] => altsyncram_usd1:auto_generated.address_a[1]
address_a[2] => altsyncram_usd1:auto_generated.address_a[2]
address_a[3] => altsyncram_usd1:auto_generated.address_a[3]
address_a[4] => altsyncram_usd1:auto_generated.address_a[4]
address_a[5] => altsyncram_usd1:auto_generated.address_a[5]
address_a[6] => altsyncram_usd1:auto_generated.address_a[6]
address_a[7] => altsyncram_usd1:auto_generated.address_a[7]
address_a[8] => altsyncram_usd1:auto_generated.address_a[8]
address_a[9] => altsyncram_usd1:auto_generated.address_a[9]
address_a[10] => altsyncram_usd1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_usd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_usd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_usd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_usd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_usd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_usd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_usd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_usd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_usd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_usd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_usd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_usd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_usd1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


