# Reading G:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_adders_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying G:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:56 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/ripple_adder.sv 
# -- Compiling module CRA_4bit
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	CRA_4bit
# 	ripple_adder
# End time: 12:04:56 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:56 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:04:56 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:56 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:04:56 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:56 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 12:04:56 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:56 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:04:57 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:57 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/ripple_adder.sv 
# -- Compiling module CRA_4bit
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	CRA_4bit
# 	ripple_adder
# End time: 12:04:57 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/carry_select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:57 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/carry_select_adder.sv 
# -- Compiling module M2t1Mux4bit
# -- Compiling module CSA_4bit
# -- Compiling module carry_select_adder
# 
# Top level modules:
# 	carry_select_adder
# End time: 12:04:58 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders {C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/carry_lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:58 on Feb 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders" C:/Users/Brock/School/ECE385/GitLab/ece385/Lab4/Adders/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder_4bit
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 12:04:58 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:04:58 on Feb 06,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.CRA_4bit
# Loading work.fullAdder
# Loading work.CSA_4bit
# Loading work.M2t1Mux4bit
# Loading work.carry_lookahead_adder
# Loading work.carry_lookahead_adder_4bit
# Loading work.ripple_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 12:10:36 on Feb 06,2019, Elapsed time: 0:05:38
# Errors: 0, Warnings: 0
