-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_updateWeightBias_8_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_we0 : OUT STD_LOGIC;
    weights_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_0_ce1 : OUT STD_LOGIC;
    weights_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_we0 : OUT STD_LOGIC;
    weights_1_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_1_ce1 : OUT STD_LOGIC;
    weights_1_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_we0 : OUT STD_LOGIC;
    weights_2_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_2_ce1 : OUT STD_LOGIC;
    weights_2_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_we0 : OUT STD_LOGIC;
    weights_3_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_3_ce1 : OUT STD_LOGIC;
    weights_3_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_4_ce0 : OUT STD_LOGIC;
    weights_4_we0 : OUT STD_LOGIC;
    weights_4_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_4_ce1 : OUT STD_LOGIC;
    weights_4_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_5_ce0 : OUT STD_LOGIC;
    weights_5_we0 : OUT STD_LOGIC;
    weights_5_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_5_ce1 : OUT STD_LOGIC;
    weights_5_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_6_ce0 : OUT STD_LOGIC;
    weights_6_we0 : OUT STD_LOGIC;
    weights_6_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_6_ce1 : OUT STD_LOGIC;
    weights_6_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_7_ce0 : OUT STD_LOGIC;
    weights_7_we0 : OUT STD_LOGIC;
    weights_7_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    weights_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_7_ce1 : OUT STD_LOGIC;
    weights_7_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_0_i : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_0_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    biases_0_o_ap_vld : OUT STD_LOGIC;
    biases_1_i : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_1_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    biases_1_o_ap_vld : OUT STD_LOGIC;
    biases_2_i : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_2_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    biases_2_o_ap_vld : OUT STD_LOGIC;
    biases_3_i : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_3_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    biases_3_o_ap_vld : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_updateWeightBias_8_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal update_temp_mat_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_ce0 : STD_LOGIC;
    signal update_temp_mat_we0 : STD_LOGIC;
    signal update_temp_mat_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_8_ce0 : STD_LOGIC;
    signal update_temp_mat_8_we0 : STD_LOGIC;
    signal update_temp_mat_8_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_8_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_9_ce0 : STD_LOGIC;
    signal update_temp_mat_9_we0 : STD_LOGIC;
    signal update_temp_mat_9_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_9_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_10_ce0 : STD_LOGIC;
    signal update_temp_mat_10_we0 : STD_LOGIC;
    signal update_temp_mat_10_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_10_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_11_ce0 : STD_LOGIC;
    signal update_temp_mat_11_we0 : STD_LOGIC;
    signal update_temp_mat_11_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_11_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_12_ce0 : STD_LOGIC;
    signal update_temp_mat_12_we0 : STD_LOGIC;
    signal update_temp_mat_12_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_12_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_13_ce0 : STD_LOGIC;
    signal update_temp_mat_13_we0 : STD_LOGIC;
    signal update_temp_mat_13_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_13_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_14_ce0 : STD_LOGIC;
    signal update_temp_mat_14_we0 : STD_LOGIC;
    signal update_temp_mat_14_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal update_temp_mat_14_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_idle : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_ready : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_15_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_15_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_14_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_14_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_13_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_13_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_12_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_12_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_11_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_11_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_10_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_10_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_9_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_9_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_8_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_8_out_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_idle : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_ready : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_idle : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_ready : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o_ap_vld : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_we0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce1 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_ce0 : STD_LOGIC;
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal update_temp_mat_we1_local : STD_LOGIC;
    signal update_temp_mat_ce1_local : STD_LOGIC;
    signal update_temp_mat_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_we0_local : STD_LOGIC;
    signal update_temp_mat_ce0_local : STD_LOGIC;
    signal update_temp_mat_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_8_we1_local : STD_LOGIC;
    signal update_temp_mat_8_ce1_local : STD_LOGIC;
    signal update_temp_mat_8_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_8_we0_local : STD_LOGIC;
    signal update_temp_mat_8_ce0_local : STD_LOGIC;
    signal update_temp_mat_8_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_9_we1_local : STD_LOGIC;
    signal update_temp_mat_9_ce1_local : STD_LOGIC;
    signal update_temp_mat_9_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_9_we0_local : STD_LOGIC;
    signal update_temp_mat_9_ce0_local : STD_LOGIC;
    signal update_temp_mat_9_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_10_we1_local : STD_LOGIC;
    signal update_temp_mat_10_ce1_local : STD_LOGIC;
    signal update_temp_mat_10_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_10_we0_local : STD_LOGIC;
    signal update_temp_mat_10_ce0_local : STD_LOGIC;
    signal update_temp_mat_10_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_11_we1_local : STD_LOGIC;
    signal update_temp_mat_11_ce1_local : STD_LOGIC;
    signal update_temp_mat_11_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_11_we0_local : STD_LOGIC;
    signal update_temp_mat_11_ce0_local : STD_LOGIC;
    signal update_temp_mat_11_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_12_we1_local : STD_LOGIC;
    signal update_temp_mat_12_ce1_local : STD_LOGIC;
    signal update_temp_mat_12_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_12_we0_local : STD_LOGIC;
    signal update_temp_mat_12_ce0_local : STD_LOGIC;
    signal update_temp_mat_12_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_13_we1_local : STD_LOGIC;
    signal update_temp_mat_13_ce1_local : STD_LOGIC;
    signal update_temp_mat_13_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_13_we0_local : STD_LOGIC;
    signal update_temp_mat_13_ce0_local : STD_LOGIC;
    signal update_temp_mat_13_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_14_we1_local : STD_LOGIC;
    signal update_temp_mat_14_ce1_local : STD_LOGIC;
    signal update_temp_mat_14_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal update_temp_mat_14_we0_local : STD_LOGIC;
    signal update_temp_mat_14_ce0_local : STD_LOGIC;
    signal update_temp_mat_14_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        transposed_0_15_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_15_out_ap_vld : OUT STD_LOGIC;
        transposed_0_14_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_14_out_ap_vld : OUT STD_LOGIC;
        transposed_0_13_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_13_out_ap_vld : OUT STD_LOGIC;
        transposed_0_12_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_12_out_ap_vld : OUT STD_LOGIC;
        transposed_0_11_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_11_out_ap_vld : OUT STD_LOGIC;
        transposed_0_10_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_10_out_ap_vld : OUT STD_LOGIC;
        transposed_0_9_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_9_out_ap_vld : OUT STD_LOGIC;
        transposed_0_8_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        transposed_0_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        update_temp_mat_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_14_ce0 : OUT STD_LOGIC;
        update_temp_mat_14_we0 : OUT STD_LOGIC;
        update_temp_mat_14_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_13_ce0 : OUT STD_LOGIC;
        update_temp_mat_13_we0 : OUT STD_LOGIC;
        update_temp_mat_13_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_12_ce0 : OUT STD_LOGIC;
        update_temp_mat_12_we0 : OUT STD_LOGIC;
        update_temp_mat_12_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_11_ce0 : OUT STD_LOGIC;
        update_temp_mat_11_we0 : OUT STD_LOGIC;
        update_temp_mat_11_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_10_ce0 : OUT STD_LOGIC;
        update_temp_mat_10_we0 : OUT STD_LOGIC;
        update_temp_mat_10_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_9_ce0 : OUT STD_LOGIC;
        update_temp_mat_9_we0 : OUT STD_LOGIC;
        update_temp_mat_9_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_8_ce0 : OUT STD_LOGIC;
        update_temp_mat_8_we0 : OUT STD_LOGIC;
        update_temp_mat_8_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_ce0 : OUT STD_LOGIC;
        update_temp_mat_we0 : OUT STD_LOGIC;
        update_temp_mat_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        p_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_1 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_2 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_3 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_4 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_5 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_6 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv7_i_i_7 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases_0_i : IN STD_LOGIC_VECTOR (24 downto 0);
        biases_0_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        biases_0_o_ap_vld : OUT STD_LOGIC;
        biases_3_i : IN STD_LOGIC_VECTOR (24 downto 0);
        biases_3_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        biases_3_o_ap_vld : OUT STD_LOGIC;
        biases_2_i : IN STD_LOGIC_VECTOR (24 downto 0);
        biases_2_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        biases_2_o_ap_vld : OUT STD_LOGIC;
        biases_1_i : IN STD_LOGIC_VECTOR (24 downto 0);
        biases_1_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        biases_1_o_ap_vld : OUT STD_LOGIC;
        weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_we0 : OUT STD_LOGIC;
        weights_7_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_7_ce1 : OUT STD_LOGIC;
        weights_7_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_we0 : OUT STD_LOGIC;
        weights_6_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_6_ce1 : OUT STD_LOGIC;
        weights_6_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_we0 : OUT STD_LOGIC;
        weights_5_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_5_ce1 : OUT STD_LOGIC;
        weights_5_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_we0 : OUT STD_LOGIC;
        weights_4_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_4_ce1 : OUT STD_LOGIC;
        weights_4_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_we0 : OUT STD_LOGIC;
        weights_3_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_3_ce1 : OUT STD_LOGIC;
        weights_3_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_we0 : OUT STD_LOGIC;
        weights_2_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_2_ce1 : OUT STD_LOGIC;
        weights_2_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_we0 : OUT STD_LOGIC;
        weights_1_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_1_ce1 : OUT STD_LOGIC;
        weights_1_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_we0 : OUT STD_LOGIC;
        weights_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        weights_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_0_ce1 : OUT STD_LOGIC;
        weights_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_ce0 : OUT STD_LOGIC;
        update_temp_mat_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_8_ce0 : OUT STD_LOGIC;
        update_temp_mat_8_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_9_ce0 : OUT STD_LOGIC;
        update_temp_mat_9_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_10_ce0 : OUT STD_LOGIC;
        update_temp_mat_10_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_11_ce0 : OUT STD_LOGIC;
        update_temp_mat_11_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_12_ce0 : OUT STD_LOGIC;
        update_temp_mat_12_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_13_ce0 : OUT STD_LOGIC;
        update_temp_mat_13_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        update_temp_mat_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        update_temp_mat_14_ce0 : OUT STD_LOGIC;
        update_temp_mat_14_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    update_temp_mat_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_address0,
        ce0 => update_temp_mat_ce0,
        we0 => update_temp_mat_we0,
        d0 => update_temp_mat_d0,
        q0 => update_temp_mat_q0,
        address1 => update_temp_mat_address1_local,
        ce1 => update_temp_mat_ce1_local,
        we1 => update_temp_mat_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_8_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_8_address0,
        ce0 => update_temp_mat_8_ce0,
        we0 => update_temp_mat_8_we0,
        d0 => update_temp_mat_8_d0,
        q0 => update_temp_mat_8_q0,
        address1 => update_temp_mat_8_address1_local,
        ce1 => update_temp_mat_8_ce1_local,
        we1 => update_temp_mat_8_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_9_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_9_address0,
        ce0 => update_temp_mat_9_ce0,
        we0 => update_temp_mat_9_we0,
        d0 => update_temp_mat_9_d0,
        q0 => update_temp_mat_9_q0,
        address1 => update_temp_mat_9_address1_local,
        ce1 => update_temp_mat_9_ce1_local,
        we1 => update_temp_mat_9_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_10_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_10_address0,
        ce0 => update_temp_mat_10_ce0,
        we0 => update_temp_mat_10_we0,
        d0 => update_temp_mat_10_d0,
        q0 => update_temp_mat_10_q0,
        address1 => update_temp_mat_10_address1_local,
        ce1 => update_temp_mat_10_ce1_local,
        we1 => update_temp_mat_10_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_11_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_11_address0,
        ce0 => update_temp_mat_11_ce0,
        we0 => update_temp_mat_11_we0,
        d0 => update_temp_mat_11_d0,
        q0 => update_temp_mat_11_q0,
        address1 => update_temp_mat_11_address1_local,
        ce1 => update_temp_mat_11_ce1_local,
        we1 => update_temp_mat_11_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_12_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_12_address0,
        ce0 => update_temp_mat_12_ce0,
        we0 => update_temp_mat_12_we0,
        d0 => update_temp_mat_12_d0,
        q0 => update_temp_mat_12_q0,
        address1 => update_temp_mat_12_address1_local,
        ce1 => update_temp_mat_12_ce1_local,
        we1 => update_temp_mat_12_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_13_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_13_address0,
        ce0 => update_temp_mat_13_ce0,
        we0 => update_temp_mat_13_we0,
        d0 => update_temp_mat_13_d0,
        q0 => update_temp_mat_13_q0,
        address1 => update_temp_mat_13_address1_local,
        ce1 => update_temp_mat_13_ce1_local,
        we1 => update_temp_mat_13_we1_local,
        d1 => ap_const_lv25_0);

    update_temp_mat_14_U : component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => update_temp_mat_14_address0,
        ce0 => update_temp_mat_14_ce0,
        we0 => update_temp_mat_14_we0,
        d0 => update_temp_mat_14_d0,
        q0 => update_temp_mat_14_q0,
        address1 => update_temp_mat_14_address1_local,
        ce1 => update_temp_mat_14_ce1_local,
        we1 => update_temp_mat_14_we1_local,
        d1 => ap_const_lv25_0);

    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 : component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start,
        ap_done => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done,
        ap_idle => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_idle,
        ap_ready => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_ready,
        input_0_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_address0,
        input_0_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_ce0,
        input_0_q0 => input_0_q0,
        transposed_0_15_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_15_out,
        transposed_0_15_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_15_out_ap_vld,
        transposed_0_14_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_14_out,
        transposed_0_14_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_14_out_ap_vld,
        transposed_0_13_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_13_out,
        transposed_0_13_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_13_out_ap_vld,
        transposed_0_12_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_12_out,
        transposed_0_12_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_12_out_ap_vld,
        transposed_0_11_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_11_out,
        transposed_0_11_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_11_out_ap_vld,
        transposed_0_10_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_10_out,
        transposed_0_10_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_10_out_ap_vld,
        transposed_0_9_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_9_out,
        transposed_0_9_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_9_out_ap_vld,
        transposed_0_8_out => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_8_out,
        transposed_0_8_out_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_8_out_ap_vld);

    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 : component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start,
        ap_done => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done,
        ap_idle => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_idle,
        ap_ready => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_ready,
        update_temp_mat_14_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_address0,
        update_temp_mat_14_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_ce0,
        update_temp_mat_14_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_we0,
        update_temp_mat_14_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_d0,
        update_temp_mat_13_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_address0,
        update_temp_mat_13_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_ce0,
        update_temp_mat_13_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_we0,
        update_temp_mat_13_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_d0,
        update_temp_mat_12_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_address0,
        update_temp_mat_12_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_ce0,
        update_temp_mat_12_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_we0,
        update_temp_mat_12_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_d0,
        update_temp_mat_11_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_address0,
        update_temp_mat_11_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_ce0,
        update_temp_mat_11_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_we0,
        update_temp_mat_11_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_d0,
        update_temp_mat_10_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_address0,
        update_temp_mat_10_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_ce0,
        update_temp_mat_10_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_we0,
        update_temp_mat_10_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_d0,
        update_temp_mat_9_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_address0,
        update_temp_mat_9_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_ce0,
        update_temp_mat_9_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_we0,
        update_temp_mat_9_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_d0,
        update_temp_mat_8_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_address0,
        update_temp_mat_8_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_ce0,
        update_temp_mat_8_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_we0,
        update_temp_mat_8_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_d0,
        update_temp_mat_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_address0,
        update_temp_mat_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_ce0,
        update_temp_mat_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_we0,
        update_temp_mat_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_d0,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        conv7_i_i => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_14_out,
        conv7_i_i_1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_13_out,
        conv7_i_i_2 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_12_out,
        conv7_i_i_3 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_11_out,
        conv7_i_i_4 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_10_out,
        conv7_i_i_5 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_9_out,
        conv7_i_i_6 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_8_out,
        conv7_i_i_7 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_transposed_0_15_out);

    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574 : component top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start,
        ap_done => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done,
        ap_idle => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_idle,
        ap_ready => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_ready,
        biases_0_i => biases_0_i,
        biases_0_o => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o,
        biases_0_o_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o_ap_vld,
        biases_3_i => biases_3_i,
        biases_3_o => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o,
        biases_3_o_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o_ap_vld,
        biases_2_i => biases_2_i,
        biases_2_o => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o,
        biases_2_o_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o_ap_vld,
        biases_1_i => biases_1_i,
        biases_1_o => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o,
        biases_1_o_ap_vld => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o_ap_vld,
        weights_7_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address0,
        weights_7_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce0,
        weights_7_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_we0,
        weights_7_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_d0,
        weights_7_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address1,
        weights_7_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce1,
        weights_7_q1 => weights_7_q1,
        weights_6_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address0,
        weights_6_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce0,
        weights_6_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_we0,
        weights_6_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_d0,
        weights_6_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address1,
        weights_6_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce1,
        weights_6_q1 => weights_6_q1,
        weights_5_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address0,
        weights_5_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce0,
        weights_5_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_we0,
        weights_5_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_d0,
        weights_5_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address1,
        weights_5_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce1,
        weights_5_q1 => weights_5_q1,
        weights_4_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address0,
        weights_4_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce0,
        weights_4_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_we0,
        weights_4_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_d0,
        weights_4_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address1,
        weights_4_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce1,
        weights_4_q1 => weights_4_q1,
        weights_3_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address0,
        weights_3_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce0,
        weights_3_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_we0,
        weights_3_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_d0,
        weights_3_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address1,
        weights_3_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce1,
        weights_3_q1 => weights_3_q1,
        weights_2_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address0,
        weights_2_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce0,
        weights_2_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_we0,
        weights_2_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_d0,
        weights_2_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address1,
        weights_2_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce1,
        weights_2_q1 => weights_2_q1,
        weights_1_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address0,
        weights_1_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce0,
        weights_1_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_we0,
        weights_1_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_d0,
        weights_1_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address1,
        weights_1_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce1,
        weights_1_q1 => weights_1_q1,
        weights_0_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address0,
        weights_0_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce0,
        weights_0_we0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_we0,
        weights_0_d0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_d0,
        weights_0_address1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address1,
        weights_0_ce1 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce1,
        weights_0_q1 => weights_0_q1,
        update_temp_mat_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_address0,
        update_temp_mat_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_ce0,
        update_temp_mat_q0 => update_temp_mat_q0,
        update_temp_mat_8_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_address0,
        update_temp_mat_8_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_ce0,
        update_temp_mat_8_q0 => update_temp_mat_8_q0,
        update_temp_mat_9_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_address0,
        update_temp_mat_9_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_ce0,
        update_temp_mat_9_q0 => update_temp_mat_9_q0,
        update_temp_mat_10_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_address0,
        update_temp_mat_10_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_ce0,
        update_temp_mat_10_q0 => update_temp_mat_10_q0,
        update_temp_mat_11_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_address0,
        update_temp_mat_11_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_ce0,
        update_temp_mat_11_q0 => update_temp_mat_11_q0,
        update_temp_mat_12_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_address0,
        update_temp_mat_12_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_ce0,
        update_temp_mat_12_q0 => update_temp_mat_12_q0,
        update_temp_mat_13_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_address0,
        update_temp_mat_13_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_ce0,
        update_temp_mat_13_q0 => update_temp_mat_13_q0,
        update_temp_mat_14_address0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_address0,
        update_temp_mat_14_ce0 => grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_ce0,
        update_temp_mat_14_q0 => update_temp_mat_14_q0,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_ready = ap_const_logic_1)) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_ready = ap_const_logic_1)) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_ready = ap_const_logic_1)) then 
                    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done)
    begin
        if ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done)
    begin
        if ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done)
    begin
        if ((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done, ap_CS_fsm_state6)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    biases_0_o_assign_proc : process(biases_0_i, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o_ap_vld, ap_CS_fsm_state6)
    begin
        if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            biases_0_o <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o;
        else 
            biases_0_o <= biases_0_i;
        end if; 
    end process;

    biases_0_o_ap_vld <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_0_o_ap_vld;

    biases_1_o_assign_proc : process(biases_1_i, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o_ap_vld, ap_CS_fsm_state6)
    begin
        if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            biases_1_o <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o;
        else 
            biases_1_o <= biases_1_i;
        end if; 
    end process;

    biases_1_o_ap_vld <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_1_o_ap_vld;

    biases_2_o_assign_proc : process(biases_2_i, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o_ap_vld, ap_CS_fsm_state6)
    begin
        if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            biases_2_o <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o;
        else 
            biases_2_o <= biases_2_i;
        end if; 
    end process;

    biases_2_o_ap_vld <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_2_o_ap_vld;

    biases_3_o_assign_proc : process(biases_3_i, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o_ap_vld, ap_CS_fsm_state6)
    begin
        if (((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            biases_3_o <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o;
        else 
            biases_3_o <= biases_3_i;
        end if; 
    end process;

    biases_3_o_ap_vld <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_biases_3_o_ap_vld;
    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg;
    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg;
    grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg;
    input_0_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_address0;
    input_0_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_input_0_ce0;

    update_temp_mat_10_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_10_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_10_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_10_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_address0;
        else 
            update_temp_mat_10_address0 <= update_temp_mat_10_address0_local;
        end if; 
    end process;


    update_temp_mat_10_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_10_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_10_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_10_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_10_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_10_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_10_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_10_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_10_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_10_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_10_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_10_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_ce0;
        else 
            update_temp_mat_10_ce0 <= update_temp_mat_10_ce0_local;
        end if; 
    end process;


    update_temp_mat_10_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_10_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_10_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_10_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_10_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_10_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_d0;
        else 
            update_temp_mat_10_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_10_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_we0, ap_CS_fsm_state4, update_temp_mat_10_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_10_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_10_we0;
        else 
            update_temp_mat_10_we0 <= update_temp_mat_10_we0_local;
        end if; 
    end process;


    update_temp_mat_10_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_10_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_10_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_10_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_11_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_11_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_11_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_11_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_address0;
        else 
            update_temp_mat_11_address0 <= update_temp_mat_11_address0_local;
        end if; 
    end process;


    update_temp_mat_11_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_11_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_11_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_11_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_11_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_11_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_11_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_11_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_11_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_11_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_11_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_11_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_ce0;
        else 
            update_temp_mat_11_ce0 <= update_temp_mat_11_ce0_local;
        end if; 
    end process;


    update_temp_mat_11_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_11_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_11_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_11_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_11_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_11_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_d0;
        else 
            update_temp_mat_11_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_11_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_we0, ap_CS_fsm_state4, update_temp_mat_11_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_11_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_11_we0;
        else 
            update_temp_mat_11_we0 <= update_temp_mat_11_we0_local;
        end if; 
    end process;


    update_temp_mat_11_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_11_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_11_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_11_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_12_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_12_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_12_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_12_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_address0;
        else 
            update_temp_mat_12_address0 <= update_temp_mat_12_address0_local;
        end if; 
    end process;


    update_temp_mat_12_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_12_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_12_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_12_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_12_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_12_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_12_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_12_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_12_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_12_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_12_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_12_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_ce0;
        else 
            update_temp_mat_12_ce0 <= update_temp_mat_12_ce0_local;
        end if; 
    end process;


    update_temp_mat_12_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_12_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_12_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_12_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_12_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_12_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_d0;
        else 
            update_temp_mat_12_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_12_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_we0, ap_CS_fsm_state4, update_temp_mat_12_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_12_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_12_we0;
        else 
            update_temp_mat_12_we0 <= update_temp_mat_12_we0_local;
        end if; 
    end process;


    update_temp_mat_12_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_12_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_12_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_12_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_13_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_13_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_13_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_13_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_address0;
        else 
            update_temp_mat_13_address0 <= update_temp_mat_13_address0_local;
        end if; 
    end process;


    update_temp_mat_13_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_13_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_13_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_13_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_13_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_13_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_13_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_13_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_13_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_13_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_13_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_13_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_ce0;
        else 
            update_temp_mat_13_ce0 <= update_temp_mat_13_ce0_local;
        end if; 
    end process;


    update_temp_mat_13_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_13_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_13_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_13_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_13_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_13_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_d0;
        else 
            update_temp_mat_13_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_13_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_we0, ap_CS_fsm_state4, update_temp_mat_13_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_13_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_13_we0;
        else 
            update_temp_mat_13_we0 <= update_temp_mat_13_we0_local;
        end if; 
    end process;


    update_temp_mat_13_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_13_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_13_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_13_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_14_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_14_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_14_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_14_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_address0;
        else 
            update_temp_mat_14_address0 <= update_temp_mat_14_address0_local;
        end if; 
    end process;


    update_temp_mat_14_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_14_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_14_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_14_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_14_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_14_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_14_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_14_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_14_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_14_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_14_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_14_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_ce0;
        else 
            update_temp_mat_14_ce0 <= update_temp_mat_14_ce0_local;
        end if; 
    end process;


    update_temp_mat_14_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_14_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_14_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_14_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_14_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_14_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_d0;
        else 
            update_temp_mat_14_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_14_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_we0, ap_CS_fsm_state4, update_temp_mat_14_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_14_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_14_we0;
        else 
            update_temp_mat_14_we0 <= update_temp_mat_14_we0_local;
        end if; 
    end process;


    update_temp_mat_14_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_14_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_14_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_14_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_8_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_8_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_8_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_8_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_address0;
        else 
            update_temp_mat_8_address0 <= update_temp_mat_8_address0_local;
        end if; 
    end process;


    update_temp_mat_8_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_8_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_8_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_8_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_8_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_8_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_8_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_8_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_8_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_8_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_8_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_8_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_ce0;
        else 
            update_temp_mat_8_ce0 <= update_temp_mat_8_ce0_local;
        end if; 
    end process;


    update_temp_mat_8_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_8_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_8_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_8_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_8_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_8_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_d0;
        else 
            update_temp_mat_8_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_8_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_we0, ap_CS_fsm_state4, update_temp_mat_8_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_8_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_8_we0;
        else 
            update_temp_mat_8_we0 <= update_temp_mat_8_we0_local;
        end if; 
    end process;


    update_temp_mat_8_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_8_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_8_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_8_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_9_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_9_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_9_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_9_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_address0;
        else 
            update_temp_mat_9_address0 <= update_temp_mat_9_address0_local;
        end if; 
    end process;


    update_temp_mat_9_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_9_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_9_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_9_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_9_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_9_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_9_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_9_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_9_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_9_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_9_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_9_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_ce0;
        else 
            update_temp_mat_9_ce0 <= update_temp_mat_9_ce0_local;
        end if; 
    end process;


    update_temp_mat_9_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_9_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_9_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_9_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_9_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_9_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_d0;
        else 
            update_temp_mat_9_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_9_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_we0, ap_CS_fsm_state4, update_temp_mat_9_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_9_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_9_we0;
        else 
            update_temp_mat_9_we0 <= update_temp_mat_9_we0_local;
        end if; 
    end process;


    update_temp_mat_9_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_9_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_9_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_9_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_address0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_address0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_address0;
        else 
            update_temp_mat_address0 <= update_temp_mat_address0_local;
        end if; 
    end process;


    update_temp_mat_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_address0_local <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_address0_local <= ap_const_lv64_1(2 - 1 downto 0);
        else 
            update_temp_mat_address0_local <= "XX";
        end if; 
    end process;


    update_temp_mat_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            update_temp_mat_address1_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            update_temp_mat_address1_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            update_temp_mat_address1_local <= "XX";
        end if; 
    end process;


    update_temp_mat_ce0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_ce0, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, update_temp_mat_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            update_temp_mat_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_update_temp_mat_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_ce0;
        else 
            update_temp_mat_ce0 <= update_temp_mat_ce0_local;
        end if; 
    end process;


    update_temp_mat_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_ce0_local <= ap_const_logic_1;
        else 
            update_temp_mat_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_ce1_local <= ap_const_logic_1;
        else 
            update_temp_mat_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_d0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_d0;
        else 
            update_temp_mat_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    update_temp_mat_we0_assign_proc : process(grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_we0, ap_CS_fsm_state4, update_temp_mat_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_temp_mat_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_update_temp_mat_we0;
        else 
            update_temp_mat_we0 <= update_temp_mat_we0_local;
        end if; 
    end process;


    update_temp_mat_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_we0_local <= ap_const_logic_1;
        else 
            update_temp_mat_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    update_temp_mat_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done, ap_CS_fsm_state2)
    begin
        if ((((grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            update_temp_mat_we1_local <= ap_const_logic_1;
        else 
            update_temp_mat_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address0;
    weights_0_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_address1;
    weights_0_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce0;
    weights_0_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_ce1;
    weights_0_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_d0;
    weights_0_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_0_we0;
    weights_1_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address0;
    weights_1_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_address1;
    weights_1_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce0;
    weights_1_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_ce1;
    weights_1_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_d0;
    weights_1_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_1_we0;
    weights_2_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address0;
    weights_2_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_address1;
    weights_2_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce0;
    weights_2_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_ce1;
    weights_2_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_d0;
    weights_2_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_2_we0;
    weights_3_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address0;
    weights_3_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_address1;
    weights_3_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce0;
    weights_3_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_ce1;
    weights_3_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_d0;
    weights_3_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_3_we0;
    weights_4_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address0;
    weights_4_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_address1;
    weights_4_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce0;
    weights_4_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_ce1;
    weights_4_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_d0;
    weights_4_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_4_we0;
    weights_5_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address0;
    weights_5_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_address1;
    weights_5_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce0;
    weights_5_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_ce1;
    weights_5_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_d0;
    weights_5_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_5_we0;
    weights_6_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address0;
    weights_6_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_address1;
    weights_6_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce0;
    weights_6_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_ce1;
    weights_6_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_d0;
    weights_6_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_6_we0;
    weights_7_address0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address0;
    weights_7_address1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_address1;
    weights_7_ce0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce0;
    weights_7_ce1 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_ce1;
    weights_7_d0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_d0;
    weights_7_we0 <= grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_weights_7_we0;
end behav;
