<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › at_hdmac_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>at_hdmac_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Header file for the Atmel AHB DMA Controller driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef AT_HDMAC_REGS_H</span>
<span class="cp">#define	AT_HDMAC_REGS_H</span>

<span class="cp">#include &lt;mach/at_hdmac.h&gt;</span>

<span class="cp">#define	AT_DMA_MAX_NR_CHANNELS	8</span>


<span class="cp">#define	AT_DMA_GCFG	0x00	</span><span class="cm">/* Global Configuration Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_IF_BIGEND(i)	(0x1 &lt;&lt; (i))	</span><span class="cm">/* AHB-Lite Interface i in Big-endian mode */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_ARB_CFG	(0x1 &lt;&lt; 4)	</span><span class="cm">/* Arbiter mode. */</span><span class="cp"></span>
<span class="cp">#define			AT_DMA_ARB_CFG_FIXED		(0x0 &lt;&lt; 4)</span>
<span class="cp">#define			AT_DMA_ARB_CFG_ROUND_ROBIN	(0x1 &lt;&lt; 4)</span>

<span class="cp">#define	AT_DMA_EN	0x04	</span><span class="cm">/* Controller Enable Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_ENABLE	(0x1 &lt;&lt; 0)</span>

<span class="cp">#define	AT_DMA_SREQ	0x08	</span><span class="cm">/* Software Single Request Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_SSREQ(x)	(0x1 &lt;&lt; ((x) &lt;&lt; 1))		</span><span class="cm">/* Request a source single transfer on channel x */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_DSREQ(x)	(0x1 &lt;&lt; (1 + ((x) &lt;&lt; 1)))	</span><span class="cm">/* Request a destination single transfer on channel x */</span><span class="cp"></span>

<span class="cp">#define	AT_DMA_CREQ	0x0C	</span><span class="cm">/* Software Chunk Transfer Request Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_SCREQ(x)	(0x1 &lt;&lt; ((x) &lt;&lt; 1))		</span><span class="cm">/* Request a source chunk transfer on channel x */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_DCREQ(x)	(0x1 &lt;&lt; (1 + ((x) &lt;&lt; 1)))	</span><span class="cm">/* Request a destination chunk transfer on channel x */</span><span class="cp"></span>

<span class="cp">#define	AT_DMA_LAST	0x10	</span><span class="cm">/* Software Last Transfer Flag Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_SLAST(x)	(0x1 &lt;&lt; ((x) &lt;&lt; 1))		</span><span class="cm">/* This src rq is last tx of buffer on channel x */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_DLAST(x)	(0x1 &lt;&lt; (1 + ((x) &lt;&lt; 1)))	</span><span class="cm">/* This dst rq is last tx of buffer on channel x */</span><span class="cp"></span>

<span class="cp">#define	AT_DMA_SYNC	0x14	</span><span class="cm">/* Request Synchronization Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_SYR(h)	(0x1 &lt;&lt; (h))			</span><span class="cm">/* Synchronize handshake line h */</span><span class="cp"></span>

<span class="cm">/* Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt registers */</span>
<span class="cp">#define	AT_DMA_EBCIER	0x18	</span><span class="cm">/* Enable register */</span><span class="cp"></span>
<span class="cp">#define	AT_DMA_EBCIDR	0x1C	</span><span class="cm">/* Disable register */</span><span class="cp"></span>
<span class="cp">#define	AT_DMA_EBCIMR	0x20	</span><span class="cm">/* Mask Register */</span><span class="cp"></span>
<span class="cp">#define	AT_DMA_EBCISR	0x24	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_CBTC_OFFSET	8</span>
<span class="cp">#define		AT_DMA_ERR_OFFSET	16</span>
<span class="cp">#define		AT_DMA_BTC(x)	(0x1 &lt;&lt; (x))</span>
<span class="cp">#define		AT_DMA_CBTC(x)	(0x1 &lt;&lt; (AT_DMA_CBTC_OFFSET + (x)))</span>
<span class="cp">#define		AT_DMA_ERR(x)	(0x1 &lt;&lt; (AT_DMA_ERR_OFFSET + (x)))</span>

<span class="cp">#define	AT_DMA_CHER	0x28	</span><span class="cm">/* Channel Handler Enable Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_ENA(x)	(0x1 &lt;&lt; (x))</span>
<span class="cp">#define		AT_DMA_SUSP(x)	(0x1 &lt;&lt; ( 8 + (x)))</span>
<span class="cp">#define		AT_DMA_KEEP(x)	(0x1 &lt;&lt; (24 + (x)))</span>

<span class="cp">#define	AT_DMA_CHDR	0x2C	</span><span class="cm">/* Channel Handler Disable Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_DIS(x)	(0x1 &lt;&lt; (x))</span>
<span class="cp">#define		AT_DMA_RES(x)	(0x1 &lt;&lt; ( 8 + (x)))</span>

<span class="cp">#define	AT_DMA_CHSR	0x30	</span><span class="cm">/* Channel Handler Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT_DMA_EMPT(x)	(0x1 &lt;&lt; (16 + (x)))</span>
<span class="cp">#define		AT_DMA_STAL(x)	(0x1 &lt;&lt; (24 + (x)))</span>


<span class="cp">#define	AT_DMA_CH_REGS_BASE	0x3C	</span><span class="cm">/* Channel registers base address */</span><span class="cp"></span>
<span class="cp">#define	ch_regs(x)	(AT_DMA_CH_REGS_BASE + (x) * 0x28) </span><span class="cm">/* Channel x base addr */</span><span class="cp"></span>

<span class="cm">/* Hardware register offset for each channel */</span>
<span class="cp">#define	ATC_SADDR_OFFSET	0x00	</span><span class="cm">/* Source Address Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_DADDR_OFFSET	0x04	</span><span class="cm">/* Destination Address Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_DSCR_OFFSET		0x08	</span><span class="cm">/* Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_CTRLA_OFFSET	0x0C	</span><span class="cm">/* Control A Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_CTRLB_OFFSET	0x10	</span><span class="cm">/* Control B Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_CFG_OFFSET		0x14	</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_SPIP_OFFSET		0x18	</span><span class="cm">/* Src PIP Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	ATC_DPIP_OFFSET		0x1C	</span><span class="cm">/* Dst PIP Configuration Register */</span><span class="cp"></span>


<span class="cm">/* Bitfield definitions */</span>

<span class="cm">/* Bitfields in DSCR */</span>
<span class="cp">#define	ATC_DSCR_IF(i)		(0x3 &amp; (i))	</span><span class="cm">/* Dsc feched via AHB-Lite Interface i */</span><span class="cp"></span>

<span class="cm">/* Bitfields in CTRLA */</span>
<span class="cp">#define	ATC_BTSIZE_MAX		0xFFFFUL	</span><span class="cm">/* Maximum Buffer Transfer Size */</span><span class="cp"></span>
<span class="cp">#define	ATC_BTSIZE(x)		(ATC_BTSIZE_MAX &amp; (x)) </span><span class="cm">/* Buffer Transfer Size */</span><span class="cp"></span>
<span class="cp">#define	ATC_SCSIZE_MASK		(0x7 &lt;&lt; 16)	</span><span class="cm">/* Source Chunk Transfer Size */</span><span class="cp"></span>
<span class="cp">#define		ATC_SCSIZE(x)		(ATC_SCSIZE_MASK &amp; ((x) &lt;&lt; 16))</span>
<span class="cp">#define		ATC_SCSIZE_1		(0x0 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_4		(0x1 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_8		(0x2 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_16		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_32		(0x4 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_64		(0x5 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_128		(0x6 &lt;&lt; 16)</span>
<span class="cp">#define		ATC_SCSIZE_256		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define	ATC_DCSIZE_MASK		(0x7 &lt;&lt; 20)	</span><span class="cm">/* Destination Chunk Transfer Size */</span><span class="cp"></span>
<span class="cp">#define		ATC_DCSIZE(x)		(ATC_DCSIZE_MASK &amp; ((x) &lt;&lt; 20))</span>
<span class="cp">#define		ATC_DCSIZE_1		(0x0 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_4		(0x1 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_8		(0x2 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_16		(0x3 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_32		(0x4 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_64		(0x5 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_128		(0x6 &lt;&lt; 20)</span>
<span class="cp">#define		ATC_DCSIZE_256		(0x7 &lt;&lt; 20)</span>
<span class="cp">#define	ATC_SRC_WIDTH_MASK	(0x3 &lt;&lt; 24)	</span><span class="cm">/* Source Single Transfer Size */</span><span class="cp"></span>
<span class="cp">#define		ATC_SRC_WIDTH(x)	((x) &lt;&lt; 24)</span>
<span class="cp">#define		ATC_SRC_WIDTH_BYTE	(0x0 &lt;&lt; 24)</span>
<span class="cp">#define		ATC_SRC_WIDTH_HALFWORD	(0x1 &lt;&lt; 24)</span>
<span class="cp">#define		ATC_SRC_WIDTH_WORD	(0x2 &lt;&lt; 24)</span>
<span class="cp">#define	ATC_DST_WIDTH_MASK	(0x3 &lt;&lt; 28)	</span><span class="cm">/* Destination Single Transfer Size */</span><span class="cp"></span>
<span class="cp">#define		ATC_DST_WIDTH(x)	((x) &lt;&lt; 28)</span>
<span class="cp">#define		ATC_DST_WIDTH_BYTE	(0x0 &lt;&lt; 28)</span>
<span class="cp">#define		ATC_DST_WIDTH_HALFWORD	(0x1 &lt;&lt; 28)</span>
<span class="cp">#define		ATC_DST_WIDTH_WORD	(0x2 &lt;&lt; 28)</span>
<span class="cp">#define	ATC_DONE		(0x1 &lt;&lt; 31)	</span><span class="cm">/* Tx Done (only written back in descriptor) */</span><span class="cp"></span>

<span class="cm">/* Bitfields in CTRLB */</span>
<span class="cp">#define	ATC_SIF(i)		(0x3 &amp; (i))	</span><span class="cm">/* Src tx done via AHB-Lite Interface i */</span><span class="cp"></span>
<span class="cp">#define	ATC_DIF(i)		((0x3 &amp; (i)) &lt;&lt;  4)	</span><span class="cm">/* Dst tx done via AHB-Lite Interface i */</span><span class="cp"></span>
				  <span class="cm">/* Specify AHB interfaces */</span>
<span class="cp">#define AT_DMA_MEM_IF		0 </span><span class="cm">/* interface 0 as memory interface */</span><span class="cp"></span>
<span class="cp">#define AT_DMA_PER_IF		1 </span><span class="cm">/* interface 1 as peripheral interface */</span><span class="cp"></span>

<span class="cp">#define	ATC_SRC_PIP		(0x1 &lt;&lt;  8)	</span><span class="cm">/* Source Picture-in-Picture enabled */</span><span class="cp"></span>
<span class="cp">#define	ATC_DST_PIP		(0x1 &lt;&lt; 12)	</span><span class="cm">/* Destination Picture-in-Picture enabled */</span><span class="cp"></span>
<span class="cp">#define	ATC_SRC_DSCR_DIS	(0x1 &lt;&lt; 16)	</span><span class="cm">/* Src Descriptor fetch disable */</span><span class="cp"></span>
<span class="cp">#define	ATC_DST_DSCR_DIS	(0x1 &lt;&lt; 20)	</span><span class="cm">/* Dst Descriptor fetch disable */</span><span class="cp"></span>
<span class="cp">#define	ATC_FC_MASK		(0x7 &lt;&lt; 21)	</span><span class="cm">/* Choose Flow Controller */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_MEM2MEM		(0x0 &lt;&lt; 21)	</span><span class="cm">/* Mem-to-Mem (DMA) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_MEM2PER		(0x1 &lt;&lt; 21)	</span><span class="cm">/* Mem-to-Periph (DMA) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_PER2MEM		(0x2 &lt;&lt; 21)	</span><span class="cm">/* Periph-to-Mem (DMA) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_PER2PER		(0x3 &lt;&lt; 21)	</span><span class="cm">/* Periph-to-Periph (DMA) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_PER2MEM_PER	(0x4 &lt;&lt; 21)	</span><span class="cm">/* Periph-to-Mem (Peripheral) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_MEM2PER_PER	(0x5 &lt;&lt; 21)	</span><span class="cm">/* Mem-to-Periph (Peripheral) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_PER2PER_SRCPER	(0x6 &lt;&lt; 21)	</span><span class="cm">/* Periph-to-Periph (Src Peripheral) */</span><span class="cp"></span>
<span class="cp">#define		ATC_FC_PER2PER_DSTPER	(0x7 &lt;&lt; 21)	</span><span class="cm">/* Periph-to-Periph (Dst Peripheral) */</span><span class="cp"></span>
<span class="cp">#define	ATC_SRC_ADDR_MODE_MASK	(0x3 &lt;&lt; 24)</span>
<span class="cp">#define		ATC_SRC_ADDR_MODE_INCR	(0x0 &lt;&lt; 24)	</span><span class="cm">/* Incrementing Mode */</span><span class="cp"></span>
<span class="cp">#define		ATC_SRC_ADDR_MODE_DECR	(0x1 &lt;&lt; 24)	</span><span class="cm">/* Decrementing Mode */</span><span class="cp"></span>
<span class="cp">#define		ATC_SRC_ADDR_MODE_FIXED	(0x2 &lt;&lt; 24)	</span><span class="cm">/* Fixed Mode */</span><span class="cp"></span>
<span class="cp">#define	ATC_DST_ADDR_MODE_MASK	(0x3 &lt;&lt; 28)</span>
<span class="cp">#define		ATC_DST_ADDR_MODE_INCR	(0x0 &lt;&lt; 28)	</span><span class="cm">/* Incrementing Mode */</span><span class="cp"></span>
<span class="cp">#define		ATC_DST_ADDR_MODE_DECR	(0x1 &lt;&lt; 28)	</span><span class="cm">/* Decrementing Mode */</span><span class="cp"></span>
<span class="cp">#define		ATC_DST_ADDR_MODE_FIXED	(0x2 &lt;&lt; 28)	</span><span class="cm">/* Fixed Mode */</span><span class="cp"></span>
<span class="cp">#define	ATC_IEN			(0x1 &lt;&lt; 30)	</span><span class="cm">/* BTC interrupt enable (active low) */</span><span class="cp"></span>
<span class="cp">#define	ATC_AUTO		(0x1 &lt;&lt; 31)	</span><span class="cm">/* Auto multiple buffer tx enable */</span><span class="cp"></span>

<span class="cm">/* Bitfields in CFG */</span>
<span class="cm">/* are in at_hdmac.h */</span>

<span class="cm">/* Bitfields in SPIP */</span>
<span class="cp">#define	ATC_SPIP_HOLE(x)	(0xFFFFU &amp; (x))</span>
<span class="cp">#define	ATC_SPIP_BOUNDARY(x)	((0x3FF &amp; (x)) &lt;&lt; 16)</span>

<span class="cm">/* Bitfields in DPIP */</span>
<span class="cp">#define	ATC_DPIP_HOLE(x)	(0xFFFFU &amp; (x))</span>
<span class="cp">#define	ATC_DPIP_BOUNDARY(x)	((0x3FF &amp; (x)) &lt;&lt; 16)</span>


<span class="cm">/*--  descriptors  -----------------------------------------------------*/</span>

<span class="cm">/* LLI == Linked List Item; aka DMA buffer descriptor */</span>
<span class="k">struct</span> <span class="n">at_lli</span> <span class="p">{</span>
	<span class="cm">/* values that are not changed by hardware */</span>
	<span class="n">dma_addr_t</span>	<span class="n">saddr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>	<span class="n">daddr</span><span class="p">;</span>
	<span class="cm">/* value that may get written back: */</span>
	<span class="n">u32</span>		<span class="n">ctrla</span><span class="p">;</span>
	<span class="cm">/* more values that are not changed by hardware */</span>
	<span class="n">u32</span>		<span class="n">ctrlb</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>	<span class="n">dscr</span><span class="p">;</span>	<span class="cm">/* chain to next lli */</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct at_desc - software descriptor</span>
<span class="cm"> * @at_lli: hardware lli structure</span>
<span class="cm"> * @txd: support for the async_tx api</span>
<span class="cm"> * @desc_node: node on the channed descriptors list</span>
<span class="cm"> * @len: total transaction bytecount</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">at_desc</span> <span class="p">{</span>
	<span class="cm">/* FIRST values the hardware uses */</span>
	<span class="k">struct</span> <span class="n">at_lli</span>			<span class="n">lli</span><span class="p">;</span>

	<span class="cm">/* THEN values for driver housekeeping */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">tx_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">desc_node</span><span class="p">;</span>
	<span class="kt">size_t</span>				<span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">at_desc</span> <span class="o">*</span>
<span class="nf">txd_to_at_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">at_desc</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*--  Channels  --------------------------------------------------------*/</span>

<span class="cm">/**</span>
<span class="cm"> * atc_status - information bits stored in channel status flag</span>
<span class="cm"> *</span>
<span class="cm"> * Manipulated with atomic operations.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">atc_status</span> <span class="p">{</span>
	<span class="n">ATC_IS_ERROR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ATC_IS_PAUSED</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">ATC_IS_CYCLIC</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct at_dma_chan - internal representation of an Atmel HDMAC channel</span>
<span class="cm"> * @chan_common: common dmaengine channel object members</span>
<span class="cm"> * @device: parent device</span>
<span class="cm"> * @ch_regs: memory mapped register base</span>
<span class="cm"> * @mask: channel index in a mask</span>
<span class="cm"> * @status: transmit status information from irq/prep* functions</span>
<span class="cm"> *                to tasklet (use atomic operations)</span>
<span class="cm"> * @tasklet: bottom half to finish transaction work</span>
<span class="cm"> * @save_cfg: configuration register that is saved on suspend/resume cycle</span>
<span class="cm"> * @save_dscr: for cyclic operations, preserve next descriptor address in</span>
<span class="cm"> *             the cyclic list on suspend/resume cycle</span>
<span class="cm"> * @dma_sconfig: configuration for slave transfers, passed via DMA_SLAVE_CONFIG</span>
<span class="cm"> * @lock: serializes enqueue/dequeue operations to descriptors lists</span>
<span class="cm"> * @active_list: list of descriptors dmaengine is being running on</span>
<span class="cm"> * @queue: list of descriptors ready to be submitted to engine</span>
<span class="cm"> * @free_list: list of descriptors usable by the channel</span>
<span class="cm"> * @descs_allocated: records the actual size of the descriptor pool</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">chan_common</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">at_dma</span>		<span class="o">*</span><span class="n">device</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">ch_regs</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">tasklet</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">save_cfg</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">save_dscr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">dma_sconfig</span><span class="p">;</span>

	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* these other elements are all protected by lock */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">active_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">free_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">descs_allocated</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define	channel_readl(atchan, name) \</span>
<span class="cp">	__raw_readl((atchan)-&gt;ch_regs + ATC_##name##_OFFSET)</span>

<span class="cp">#define	channel_writel(atchan, name, val) \</span>
<span class="cp">	__raw_writel((val), (atchan)-&gt;ch_regs + ATC_##name##_OFFSET)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="nf">to_at_dma_chan</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">dchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">dchan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">at_dma_chan</span><span class="p">,</span> <span class="n">chan_common</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Fix sconfig&#39;s burst size according to at_hdmac. We need to convert them as:</span>
<span class="cm"> * 1 -&gt; 0, 4 -&gt; 1, 8 -&gt; 2, 16 -&gt; 3, 32 -&gt; 4, 64 -&gt; 5, 128 -&gt; 6, 256 -&gt; 7.</span>
<span class="cm"> *</span>
<span class="cm"> * This can be done by finding most significant bit set.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">convert_burst</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">maxburst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">maxburst</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">maxburst</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="o">*</span><span class="n">maxburst</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">maxburst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Fix sconfig&#39;s bus width according to at_hdmac.</span>
<span class="cm"> * 1 byte -&gt; 0, 2 bytes -&gt; 1, 4 bytes -&gt; 2.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">convert_buswidth</span><span class="p">(</span><span class="k">enum</span> <span class="n">dma_slave_buswidth</span> <span class="n">addr_width</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">addr_width</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* For 1 byte width or fallback */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*--  Controller  ------------------------------------------------------*/</span>

<span class="cm">/**</span>
<span class="cm"> * struct at_dma - internal representation of an Atmel HDMA Controller</span>
<span class="cm"> * @chan_common: common dmaengine dma_device object members</span>
<span class="cm"> * @atdma_devtype: identifier of DMA controller compatibility</span>
<span class="cm"> * @ch_regs: memory mapped register base</span>
<span class="cm"> * @clk: dma controller clock</span>
<span class="cm"> * @save_imr: interrupt mask register that is saved on suspend/resume cycle</span>
<span class="cm"> * @all_chan_mask: all channels availlable in a mask</span>
<span class="cm"> * @dma_desc_pool: base of DMA descriptor region (DMA address)</span>
<span class="cm"> * @chan: channels table to store at_dma_chan structures</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">at_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">dma_common</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">save_imr</span><span class="p">;</span>

	<span class="n">u8</span>			<span class="n">all_chan_mask</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dma_pool</span>		<span class="o">*</span><span class="n">dma_desc_pool</span><span class="p">;</span>
	<span class="cm">/* AT THE END channels table */</span>
	<span class="k">struct</span> <span class="n">at_dma_chan</span>	<span class="n">chan</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define	dma_readl(atdma, name) \</span>
<span class="cp">	__raw_readl((atdma)-&gt;regs + AT_DMA_##name)</span>
<span class="cp">#define	dma_writel(atdma, name, val) \</span>
<span class="cp">	__raw_writel((val), (atdma)-&gt;regs + AT_DMA_##name)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">at_dma</span> <span class="o">*</span><span class="nf">to_at_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">ddev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">ddev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">at_dma</span><span class="p">,</span> <span class="n">dma_common</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*--  Helper functions  ------------------------------------------------*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="nf">chan2parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">.</span><span class="n">parent</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(VERBOSE_DEBUG)</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vdbg_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">at_dma</span>	<span class="o">*</span><span class="n">atdma</span> <span class="o">=</span> <span class="n">to_at_dma</span><span class="p">(</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">),</span>
		<span class="s">&quot;  channel %d : imr = 0x%x, chsr = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">.</span><span class="n">chan_id</span><span class="p">,</span>
		<span class="n">dma_readl</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">EBCIMR</span><span class="p">),</span>
		<span class="n">dma_readl</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">CHSR</span><span class="p">));</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">),</span>
		<span class="s">&quot;  channel: s0x%x d0x%x ctrl0x%x:0x%x cfg0x%x l0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">SADDR</span><span class="p">),</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">DADDR</span><span class="p">),</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">CTRLA</span><span class="p">),</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">CTRLB</span><span class="p">),</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">CFG</span><span class="p">),</span>
		<span class="n">channel_readl</span><span class="p">(</span><span class="n">atchan</span><span class="p">,</span> <span class="n">DSCR</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vdbg_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atc_dump_lli</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">at_lli</span> <span class="o">*</span><span class="n">lli</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_CRIT</span><span class="p">,</span> <span class="n">chan2dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">),</span>
			<span class="s">&quot;  desc: s0x%x d0x%x ctrl0x%x:0x%x l0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">lli</span><span class="o">-&gt;</span><span class="n">saddr</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">daddr</span><span class="p">,</span>
			<span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctrla</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">ctrlb</span><span class="p">,</span> <span class="n">lli</span><span class="o">-&gt;</span><span class="n">dscr</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">atc_setup_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma</span> <span class="o">*</span><span class="n">atdma</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chan_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ebci</span><span class="p">;</span>

	<span class="cm">/* enable interrupts on buffer transfer completion &amp; error */</span>
	<span class="n">ebci</span> <span class="o">=</span>    <span class="n">AT_DMA_BTC</span><span class="p">(</span><span class="n">chan_id</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">AT_DMA_ERR</span><span class="p">(</span><span class="n">chan_id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">EBCIER</span><span class="p">,</span> <span class="n">ebci</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_writel</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">EBCIDR</span><span class="p">,</span> <span class="n">ebci</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atc_enable_chan_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma</span> <span class="o">*</span><span class="n">atdma</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chan_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">atc_setup_irq</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atc_disable_chan_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma</span> <span class="o">*</span><span class="n">atdma</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chan_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">atc_setup_irq</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * atc_chan_is_enabled - test if given channel is enabled</span>
<span class="cm"> * @atchan: channel we want to test status</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">atc_chan_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">at_dma</span>	<span class="o">*</span><span class="n">atdma</span> <span class="o">=</span> <span class="n">to_at_dma</span><span class="p">(</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">chan_common</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">dma_readl</span><span class="p">(</span><span class="n">atdma</span><span class="p">,</span> <span class="n">CHSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">atchan</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * atc_chan_is_paused - test channel pause/resume status</span>
<span class="cm"> * @atchan: channel we want to test status</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">atc_chan_is_paused</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="n">ATC_IS_PAUSED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * atc_chan_is_cyclic - test if given channel has cyclic property set</span>
<span class="cm"> * @atchan: channel we want to test status</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">atc_chan_is_cyclic</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_dma_chan</span> <span class="o">*</span><span class="n">atchan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="n">ATC_IS_CYCLIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atchan</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * set_desc_eol - set end-of-link to descriptor so it will end transfer</span>
<span class="cm"> * @desc: descriptor, signle or at the end of a chain, to end chain on</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_desc_eol</span><span class="p">(</span><span class="k">struct</span> <span class="n">at_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrlb</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctrlb</span><span class="p">;</span>

	<span class="n">ctrlb</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ATC_IEN</span><span class="p">;</span>
	<span class="n">ctrlb</span> <span class="o">|=</span> <span class="n">ATC_SRC_DSCR_DIS</span> <span class="o">|</span> <span class="n">ATC_DST_DSCR_DIS</span><span class="p">;</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">ctrlb</span> <span class="o">=</span> <span class="n">ctrlb</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">lli</span><span class="p">.</span><span class="n">dscr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* AT_HDMAC_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
