{"_id": "4faa78611be1ce453d00055d", "categories": {"audience": [{"fullname": "Aerospace", "fullpath": "Intended Audience :: by Industry or Sector :: Aerospace", "id": 599, "shortname": "aerospace"}, {"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Education", "fullpath": "Intended Audience :: by Industry or Sector :: Education", "id": 360, "shortname": "education"}, {"fullname": "Advanced End Users", "fullpath": "Intended Audience :: by End-User Class :: Advanced End Users", "id": 536, "shortname": "enduser_advanced"}, {"fullname": "Engineering", "fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "id": 729, "shortname": "audienceengineering"}], "database": [], "developmentstatus": [{"fullname": "2 - Pre-Alpha", "fullpath": "Development Status :: 2 - Pre-Alpha", "id": 8, "shortname": "prealpha"}, {"fullname": "1 - Planning", "fullpath": "Development Status :: 1 - Planning", "id": 7, "shortname": "planning"}], "environment": [], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "BSD License", "fullpath": "License :: OSI-Approved Open Source :: BSD License", "id": 187, "shortname": "bsd"}], "os": [], "topic": [{"fullname": "Scientific/Engineering", "fullpath": "Topic :: Scientific/Engineering", "id": 97, "shortname": "scientific"}, {"fullname": "Embedded systems", "fullpath": "Topic :: System :: Embedded systems", "id": 749, "shortname": "embedded"}], "translation": []}, "creation_date": "2012-05-09", "developers": [{"name": "Rafael Fraga Garibotti", "url": "http://sourceforge.net/u/garibotti/", "username": "garibotti"}, {"name": "Lu\u00eds Vit\u00f3rio Cargnini", "url": "http://sourceforge.net/u/lvcargnini/", "username": "lvcargnini"}], "external_homepage": "", "icon_url": null, "labels": ["RTL", "Verilog", "SystemVerilog", "MIPS", "embedded", "microprocessor", "MMU", "ASIC", "CMOS", "Cadence", "Synopsys"], "moved_to_url": "", "name": "GalaxyIP", "preferred_support_tool": "tickets", "preferred_support_url": "", "private": false, "screenshots": [{"caption": "Voyager with MMU after synthesized", "thumbnail_url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr1.png/thumb", "url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr1.png"}, {"caption": "Datapath of the CORE", "thumbnail_url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr2.png/thumb", "url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr2.png"}], "short_description": "GalaxyIP (Galaxy Intellectual Property Cores) is a project devoted to accommodate a set of IP-Cores for embedded SoC development, based on the processor code named Voyager (StarTrek and the space probes).", "shortname": "galaxyip", "socialnetworks": [], "status": "active", "summary": "Galaxy Intellectual Property Cores  ", "tools": [{"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "downloads", "name": "files"}, {"label": "Tickets", "mount_point": "tickets", "name": "tickets"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 767212}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/galaxyip/", "video_url": ""}
