Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Feb  2 13:06:08 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 73573 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.211     -184.244                   2025               242012       -0.012       -1.161                    219               241996        3.467        0.000                       0                 73896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk                                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                               {0.000 4.167}        8.333           120.000         
clk_p                                                                                                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 4.167}        8.333           120.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                    -0.210     -182.857                   2021               240755        0.055        0.000                      0               240755        3.467        0.000                       0                 73404  
clk_p                                                                                                                                                                                                                                                  4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                      -0.211     -184.244                   2025               240755        0.055        0.000                      0               240755        3.467        0.000                       0                 73404  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.234        0.000                      0                 1050        0.019        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                      -0.211     -184.244                   2025               240755       -0.012       -1.161                    219               240755  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0_1                                                                                      49.578        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                        -0.211     -184.244                   2025               240755       -0.012       -1.161                    219               240755  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.578        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        8.012        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        8.012        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         6.852        0.000                      0                   91        0.110        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         6.852        0.000                      0                   91        0.043        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       6.852        0.000                      0                   91        0.043        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0_1                                                                                       6.853        0.000                      0                   91        0.110        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.569        0.000                      0                  100        0.104        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2021  Failing Endpoints,  Worst Slack       -0.210ns,  Total Violation     -182.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.019    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.940    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       f  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.019    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.940    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.346    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.952    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.346    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.952    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.346    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.952    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.346    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.952    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.231    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.170    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.231    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.170    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.231    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.170    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.231    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.170    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.614    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.614    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.616    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.616    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         8.333       6.333      URAM288_X0Y40  test_inst/conv1_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y41  test_inst/conv2_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y40  test_inst/conv1_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2025  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation     -184.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       f  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.614    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.614    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.616    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.616    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.742    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         8.333       6.333      URAM288_X0Y40  test_inst/conv1_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y41  test_inst/conv2_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y40  test_inst/conv1_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.227%)  route 1.821ns (82.773%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.853ns (routing 1.037ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.853     8.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y97        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.689     9.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     9.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 14.234    

Slack (MET) :             14.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.227%)  route 1.821ns (82.773%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.853ns (routing 1.037ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.853     8.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y97        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.689     9.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     9.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 14.234    

Slack (MET) :             14.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.227%)  route 1.821ns (82.773%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.853ns (routing 1.037ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.853     8.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y97        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.689     9.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     9.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 14.234    

Slack (MET) :             14.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.227%)  route 1.821ns (82.773%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.853ns (routing 1.037ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.853     8.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y97        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.689     9.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     9.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 14.234    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.412ns (19.694%)  route 1.680ns (80.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.548     8.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.412ns (19.694%)  route 1.680ns (80.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.548     8.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.412ns (19.694%)  route 1.680ns (80.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.548     8.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.882 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.412ns (19.694%)  route 1.680ns (80.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.548     8.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.882 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.343ns (16.814%)  route 1.697ns (83.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.565     8.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     9.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 14.393    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.343ns (16.814%)  route 1.697ns (83.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.565     8.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X221Y102       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     9.026 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.680     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y104       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.212    10.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y100       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    10.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.240    10.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 14.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.058ns (routing 0.559ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.620ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.058     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y134       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X223Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.193     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.327     2.652    
    SLICE_X223Y134       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.058ns (routing 0.559ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.620ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.058     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y134       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X223Y134       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.193     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.327     2.652    
    SLICE_X223Y134       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.058ns (routing 0.559ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.620ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.058     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y133       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.033     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X223Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.193     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -4.327     2.652    
    SLICE_X223Y133       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.058ns (routing 0.559ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.620ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.058     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y133       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.033     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X223Y133       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.193     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -4.327     2.652    
    SLICE_X223Y133       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    4.330ns
  Clock Net Delay (Source):      1.065ns (routing 0.559ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.620ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.065     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y132       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y132       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.033     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X223Y132       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.203     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y132       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -4.330     2.659    
    SLICE_X223Y132       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    4.330ns
  Clock Net Delay (Source):      1.065ns (routing 0.559ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.620ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.065     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y132       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y132       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.033     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X223Y132       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.203     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y132       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -4.330     2.659    
    SLICE_X223Y132       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.324ns
  Clock Net Delay (Source):      1.025ns (routing 0.559ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.620ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y96        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.035     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X221Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.157     6.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.324     2.619    
    SLICE_X221Y96        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.324ns
  Clock Net Delay (Source):      1.025ns (routing 0.559ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.620ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y96        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.035     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X221Y96        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.157     6.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.324     2.619    
    SLICE_X221Y96        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.950ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    4.324ns
  Clock Net Delay (Source):      1.032ns (routing 0.559ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.620ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.032     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X221Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y111       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X221Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.164     6.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X221Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.324     2.626    
    SLICE_X221Y111       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.950ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    4.324ns
  Clock Net Delay (Source):      1.032ns (routing 0.559ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.620ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.032     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X221Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y111       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X221Y111       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.164     6.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X221Y111       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.324     2.626    
    SLICE_X221Y111       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X220Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X222Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2025  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation     -184.244ns
Hold  :          219  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -1.161ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       f  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
                         clock uncertainty            0.066     2.633    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.680    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
                         clock uncertainty            0.066     2.633    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.680    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
                         clock uncertainty            0.066     2.635    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.682    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
                         clock uncertainty            0.066     2.635    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.682    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.578ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.447ns  (logic 0.077ns (17.226%)  route 0.370ns (82.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                 49.578    

Slack (MET) :             49.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.447ns  (logic 0.077ns (17.226%)  route 0.370ns (82.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                 49.578    

Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X222Y142       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X222Y142       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.300ns  (logic 0.076ns (25.333%)  route 0.224ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y133                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X225Y133       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X225Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X225Y133       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 49.725    

Slack (MET) :             49.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.300ns  (logic 0.076ns (25.333%)  route 0.224ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y133                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X225Y133       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X225Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X225Y133       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 49.725    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y142       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X223Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y142       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y142       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X223Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y142       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.051ns (18.345%)  route 0.227ns (81.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     0.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.746    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.051ns (18.345%)  route 0.227ns (81.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     0.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2025  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation     -184.244ns
Hold  :          219  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -1.161ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.627ns (35.059%)  route 4.866ns (64.941%))
  Logic Levels:           11  (LUT6=2 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 12.757 - 8.333 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.220ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.423ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 1.196ns, distribution 2.151ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.087ns, distribution 1.465ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.347     4.657    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X13Y77        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     5.753 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.789    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_6_n_34
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.999 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.035    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_7_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.245 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.281    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_8_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.491 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.527    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_9_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.737 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.773    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_10_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.983 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.019    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_11_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     7.229 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12/CASDOUTA[1]
                         net (fo=1, routed)           0.036     7.265    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_12_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     7.382 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13/DOUTADOUT[1]
                         net (fo=1, routed)           1.442     8.824    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_13_n_98
    SLICE_X148Y421       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.860 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26/O
                         net (fo=1, routed)           0.010     8.870    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[1]_i_26_n_0
    SLICE_X148Y421       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     8.927 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.927    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_12_n_0
    SLICE_X148Y421       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     8.953 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5/O
                         net (fo=2, routed)           2.655    11.608    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[1]_i_5_n_0
    SLR Crossing[1->0]   
    SLICE_X117Y225       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    11.643 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_13_i_2__61_comp/O
                         net (fo=2, routed)           0.507    12.150    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/DIA1
    SLICE_X115Y222       RAMD32                                       f  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.552    12.757    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X115Y222       RAMD32                                       r  test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1/CLK
                         clock pessimism             -0.453    12.304    
                         inter-SLR compensation      -0.220    12.084    
                         clock uncertainty           -0.066    12.018    
    SLICE_X115Y222       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079    11.939    test_inst/memoryModule_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.793ns (9.591%)  route 7.475ns (90.409%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 13.142 - 8.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.278ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.808ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.584ns (routing 1.196ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.087ns, distribution 1.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.584     3.894    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/clk
    SLR Crossing[1->0]   
    SLICE_X100Y183       FDRE                                         r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.971 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=960, routed)         0.334     4.305    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_24_0
    SLICE_X101Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.429 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43/O
                         net (fo=1, routed)           0.152     4.581    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_43_n_0
    SLICE_X102Y185       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.634 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_31/O
                         net (fo=3, routed)           0.290     4.924    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][98]
    SLICE_X103Y187       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     4.959 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_14/O
                         net (fo=1, routed)           0.145     5.104    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6_7
    SLICE_X105Y189       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.194 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8/O
                         net (fo=1, routed)           0.142     5.336    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_8_n_0
    SLICE_X105Y190       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.459 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_mux_sel_0_i_6/O
                         net (fo=149, routed)         0.510     5.969    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_926_1
    SLICE_X98Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.119 r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_55/O
                         net (fo=934, routed)         0.558     6.677    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/load_request_accepted_repeated
    SLICE_X109Y212       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.768 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/mem_array_reg_bram_6_i_67/O
                         net (fo=128, routed)         4.880    11.648    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_6
    SLR Crossing[0->1]   
    SLICE_X219Y457       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.698 f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/lrr/qDGt1.NTB.rdpReg/mem_array_reg_bram_101_i_2/O
                         net (fo=4, routed)           0.464    12.162    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101_1[0]
    RAMB36_X12Y86        RAMB36E2                                     f  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.937    13.142    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X12Y86        RAMB36E2                                     r  test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101/CLKARDCLK
                         clock pessimism             -0.453    12.689    
                         inter-SLR compensation      -0.278    12.411    
                         clock uncertainty           -0.066    12.345    
    RAMB36_X12Y86        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.951    test_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_bram_101
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 f  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 f  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 f  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 f  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 f  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.043ns (25.401%)  route 6.000ns (74.599%))
  Logic Levels:           26  (LUT4=6 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 12.656 - 8.333 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.196ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.087ns, distribution 1.364ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.025     4.335    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLR Crossing[1->0]   
    SLICE_X9Y81          FDRE                                         r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.414 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_870.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/Q
                         net (fo=7, routed)           0.232     4.646    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_2925
    SLICE_X9Y81          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.695 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_11__4/O
                         net (fo=2, routed)           0.144     4.839    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_3__392
    SLICE_X10Y81         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.890 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[9].placeBlock.pI/noBypass.read_data[15]_i_20__0__0/O
                         net (fo=1, routed)           0.396     5.286    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data_reg[15]
    SLICE_X12Y82         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.435 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3284.gj_convolveCore_cp_element_group_3284/placegen[6].placeBlock.pI/noBypass.read_data[15]_i_3__392/O
                         net (fo=4, routed)           0.112     5.547    test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3284
    SLICE_X12Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.582 r  test_inst/convolveCore_instance/data_path.type_cast_10641_inst_block.type_cast_10641_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__171/O
                         net (fo=123, routed)         0.132     5.714    test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_8595_elements_3286
    SLICE_X12Y81         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     5.874 r  test_inst/convolveCore_instance/data_path.ApIntToApIntSigned_group_872.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_1__7/O
                         net (fo=14, routed)          0.428     6.302    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/convolveCore_CP_8595_elements_2932
    SLICE_X10Y83         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.353 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2867.gj_convolveCore_cp_element_group_2867/placegen[2].placeBlock.pI/noBypass.read_data[7]_i_4__26/O
                         net (fo=3, routed)           0.091     6.444    test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_reg
    SLICE_X10Y84         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     6.567 r  test_inst/convolveCore_instance/data_path.slice_9923_inst_block.slice_9923_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_1__16__0/O
                         net (fo=17, routed)          0.540     7.107    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11
    SLICE_X24Y83         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     7.157 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[11].placeBlock.pI/CapGtOne.token_latch[3]_i_9__11/O
                         net (fo=1, routed)           0.161     7.318    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10_0
    SLICE_X24Y81         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     7.442 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[12].placeBlock.pI/CapGtOne.token_latch[3]_i_5__11/O
                         net (fo=1, routed)           0.183     7.625    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X27Y82         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.676 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_2823.gj_convolveCore_cp_element_group_2823/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__10/O
                         net (fo=31, routed)          0.616     8.292    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_2823
    SLICE_X36Y79         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.328 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_74/O
                         net (fo=1, routed)           0.201     8.529    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3
    SLICE_X37Y77         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     8.629 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[26].placeBlock.pI/CapGtOne.token_latch[3]_i_47__1/O
                         net (fo=1, routed)           0.098     8.727    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_2
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     8.850 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[42].placeBlock.pI/CapGtOne.token_latch[3]_i_15__3/O
                         net (fo=1, routed)           0.244     9.094    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190_4
    SLICE_X36Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     9.129 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119/O
                         net (fo=1, routed)           0.088     9.217    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_4__119_n_0
    SLICE_X36Y74         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     9.267 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_78.gj_convolveCore_cp_element_group_78/placegen[99].placeBlock.pI/CapGtOne.token_latch[3]_i_3__190/O
                         net (fo=122, routed)         0.407     9.674    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_78
    SLICE_X42Y74         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.798 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_7__32/O
                         net (fo=2, routed)           0.150     9.948    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token1_out
    SLICE_X45Y74         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.998 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__120/O
                         net (fo=44, routed)          0.296    10.294    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_14
    SLICE_X50Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.392 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__25/O
                         net (fo=10, routed)          0.103    10.495    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.546 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapGtOne.token_latch[3]_i_3__24/O
                         net (fo=5, routed)           0.191    10.737    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/convolveCore_CP_8595_elements_110
    SLICE_X52Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    10.776 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_112.gj_convolveCore_cp_element_group_112/placegen[1].placeBlock.pI/load_v_i_1__25/O
                         net (fo=6, routed)           0.149    10.925    test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/noBypass.fsm_state_reg
    SLICE_X52Y75         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    10.977 r  test_inst/convolveCore_instance/data_path.MUX_4290_inst_block.MUX_4290_inst/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.201    11.178    test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/convolveCore_CP_8595_elements_113
    SLICE_X54Y77         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    11.214 r  test_inst/convolveCore_instance/convolveCore_CP_8595.phi_stmt_4283_phi_seq_8855_block.phi_stmt_4283_phi_seq_8855/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__22/O
                         net (fo=5, routed)           0.124    11.338    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/convolveCore_CP_8595_elements_101
    SLICE_X54Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.487 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[3].placeBlock.pI/UnitDelay.ack_i_7/O
                         net (fo=1, routed)           0.130    11.617    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X55Y78         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    11.707 r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__41/O
                         net (fo=35, routed)          0.140    11.847    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/convolveCore_CP_8595_elements_13
    SLICE_X55Y80         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    11.898 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/CapGtOne.token_latch[3]_i_5__61_replica/O
                         net (fo=6, routed)           0.253    12.151    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0_repN_alias
    SLICE_X57Y83         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.188 f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_1__487/O
                         net (fo=4, routed)           0.190    12.378    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/E[0]
    SLICE_X57Y83         FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.451    12.656    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X57Y83         FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.359    12.296    
                         clock uncertainty           -0.066    12.230    
    SLICE_X57Y83         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.169    test_inst/convolveCore_instance/convolveCore_CP_8595.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[25].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
                         clock uncertainty            0.066     2.633    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.680    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.660 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.668    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.612     2.356    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.211     2.567    
                         clock uncertainty            0.066     2.633    
    SLICE_X104Y173       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.680    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
                         clock uncertainty            0.066     2.635    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.682    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.655ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.730ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.446     2.555    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y173       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.664 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.671    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[0]
    SLICE_X104Y173       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.614     2.358    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y173       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.211     2.569    
                         clock uncertainty            0.066     2.635    
    SLICE_X104Y173       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.682    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y177        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X35Y177        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y177        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y177        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y179        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X35Y179        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y179        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y179        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.655ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.730ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.575     2.684    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X35Y178        RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y178        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.789 f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.797    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X35Y178        FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.753     2.497    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X35Y178        FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.198     2.695    
                         clock uncertainty            0.066     2.761    
    SLICE_X35Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.808    test_inst/kernelModule_in1_instance/data_path.W_bytemask_830_delayed_12_0_844_inst_block.W_bytemask_830_delayed_12_0_844_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                 -0.011    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.578ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.447ns  (logic 0.077ns (17.226%)  route 0.370ns (82.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                 49.578    

Slack (MET) :             49.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.447ns  (logic 0.077ns (17.226%)  route 0.370ns (82.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                 49.578    

Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X222Y142       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X222Y142       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.300ns  (logic 0.076ns (25.333%)  route 0.224ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y133                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X225Y133       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X225Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X225Y133       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 49.725    

Slack (MET) :             49.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.300ns  (logic 0.076ns (25.333%)  route 0.224ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y133                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X225Y133       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X225Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X225Y133       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 49.725    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y142       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X223Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y142       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y142       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X223Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y142       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.051ns (18.345%)  route 0.227ns (81.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     0.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.746    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.051ns (18.345%)  route 0.227ns (81.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     0.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y142       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y134       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X226Y134       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y134       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X226Y134       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X226Y134       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X226Y134       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X226Y134       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X226Y134       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y142       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X221Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y142       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X221Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y142       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y142       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X221Y141       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X221Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X221Y141       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X221Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  8.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y134       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X226Y134       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y134       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X226Y134       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X226Y134       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X226Y134       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X226Y134       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X226Y134       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y134       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y142       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X221Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y142       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X221Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y142       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y142                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y142       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X222Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y142       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X221Y141       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X221Y142       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y141                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X221Y141       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X221Y142       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X221Y142       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  8.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.170ns (19.860%)  route 0.686ns (80.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 13.040 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.087ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y140       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y140       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.378     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X224Y140       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     5.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X224Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835    13.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.272    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X224Y141       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.738ns (routing 0.655ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.730ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.738     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.108     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.945     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.217     2.906    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.730ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.936     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.217     2.897    
    SLICE_X223Y141       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.196ns, distribution 1.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.871 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835     4.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.147     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.168     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.329     4.807    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.032     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.775    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.170ns (19.860%)  route 0.686ns (80.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 13.040 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y140       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y140       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.378     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X224Y140       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     5.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X224Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835    13.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.272    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X224Y141       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.655ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.730ns, distribution 1.215ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.738     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.108     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.945     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.217     2.906    
                         clock uncertainty            0.066     2.972    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.730ns, distribution 1.206ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.936     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.217     2.897    
                         clock uncertainty            0.066     2.963    
    SLICE_X223Y141       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.196ns, distribution 1.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.871 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835     4.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.147     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.168     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.329     4.807    
                         clock uncertainty            0.066     4.873    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.032     4.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.711    
    SLICE_X222Y125       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X223Y125       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.170ns (19.860%)  route 0.686ns (80.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 13.040 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y140       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y140       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.378     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X224Y140       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     5.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X224Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835    13.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.272    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X224Y141       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.655ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.730ns, distribution 1.215ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.738     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.108     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.945     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.217     2.906    
                         clock uncertainty            0.066     2.972    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.730ns, distribution 1.206ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.936     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.217     2.897    
                         clock uncertainty            0.066     2.963    
    SLICE_X223Y141       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.217     2.893    
                         clock uncertainty            0.066     2.959    
    SLICE_X223Y141       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.196ns, distribution 1.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.871 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835     4.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.147     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.168     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.329     4.807    
                         clock uncertainty            0.066     4.873    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.032     4.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.712    
    SLICE_X222Y125       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.712    
    SLICE_X222Y125       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.712    
    SLICE_X222Y125       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.712    
    SLICE_X222Y125       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.076ns (5.815%)  route 1.231ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 13.051 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.087ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.231     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X222Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.846    13.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X222Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.274    12.777    
                         clock uncertainty           -0.066    12.712    
    SLICE_X222Y125       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.709    
    SLICE_X223Y125       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.076ns (5.869%)  route 1.219ns (94.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 13.048 - 8.333 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.196ns, distribution 1.980ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.087ns, distribution 1.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.176     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.219     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X223Y125       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.843    13.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X223Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.274    12.774    
                         clock uncertainty           -0.066    12.709    
    SLICE_X223Y125       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.081ns (8.394%)  route 0.884ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 13.027 - 8.333 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.196ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.087ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.158     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.884     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X221Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.822    13.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X221Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.329    12.698    
                         clock uncertainty           -0.066    12.632    
    SLICE_X221Y141       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.170ns (19.860%)  route 0.686ns (80.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 13.040 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.087ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y140       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y140       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.378     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X224Y140       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.017 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     5.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X224Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835    13.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.272    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X224Y141       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  7.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.738ns (routing 0.655ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.730ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.738     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.108     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.945     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.217     2.906    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.730ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.936     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.217     2.897    
    SLICE_X223Y141       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.739ns (routing 0.655ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.730ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.739     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X224Y141       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y141       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X223Y141       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       1.932     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X223Y141       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.217     2.893    
    SLICE_X223Y141       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.835ns (routing 1.087ns, distribution 1.748ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.196ns, distribution 1.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.871 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       2.835     4.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X223Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y130       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.147     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X226Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73572, routed)       3.168     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.329     4.807    
    SLICE_X226Y130       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.032     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.775    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.330ns (26.400%)  route 0.920ns (73.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.482     9.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.613    58.280    
                         clock uncertainty           -0.035    58.245    
    SLICE_X221Y113       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 48.569    

Slack (MET) :             48.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.330ns (26.400%)  route 0.920ns (73.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.482     9.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.613    58.280    
                         clock uncertainty           -0.035    58.245    
    SLICE_X221Y113       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 48.569    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.421%)  route 0.919ns (73.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 53.669 - 50.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 1.037ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.948ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.882     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y99        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X222Y99        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.481     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.679    53.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.613    58.282    
                         clock uncertainty           -0.035    58.247    
    SLICE_X221Y113       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.181    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 48.572    

Slack (MET) :             48.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.202ns (16.108%)  route 1.052ns (83.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.570     8.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     9.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.482     9.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.613    58.280    
                         clock uncertainty           -0.035    58.245    
    SLICE_X221Y113       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                 48.593    

Slack (MET) :             48.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.202ns (16.108%)  route 1.052ns (83.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    8.332ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 1.037ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.854     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X220Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y98        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.570     8.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X221Y102       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     9.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.482     9.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y113       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y113       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.613    58.280    
                         clock uncertainty           -0.035    58.245    
    SLICE_X221Y113       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                 48.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.620ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.096     2.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.196     6.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.285     2.697    
    SLICE_X224Y131       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.620ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.096     2.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.196     6.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.285     2.697    
    SLICE_X224Y131       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.620ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.096     2.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.196     6.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.285     2.697    
    SLICE_X224Y131       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.057ns (31.147%)  route 0.126ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.424ns
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    4.617ns
  Clock Net Delay (Source):      1.731ns (routing 0.948ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.037ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.731     3.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.946     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.617     3.807    
    SLICE_X224Y131       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     3.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.057ns (31.147%)  route 0.126ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.424ns
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    4.617ns
  Clock Net Delay (Source):      1.731ns (routing 0.948ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.037ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.731     3.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.946     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.617     3.807    
    SLICE_X224Y131       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.032     3.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.057ns (31.147%)  route 0.126ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.424ns
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    4.617ns
  Clock Net Delay (Source):      1.731ns (routing 0.948ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.037ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.731     3.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y131       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.946     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.617     3.807    
    SLICE_X224Y131       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.032     3.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.037ns (22.424%)  route 0.128ns (77.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.620ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y133       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.195     6.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y133       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.285     2.696    
    SLICE_X224Y133       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.037ns (22.424%)  route 0.128ns (77.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.620ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y133       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.195     6.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y133       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.285     2.696    
    SLICE_X224Y133       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.037ns (22.424%)  route 0.128ns (77.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.620ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.195     6.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.285     2.696    
    SLICE_X224Y133       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.037ns (22.424%)  route 0.128ns (77.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.060ns (routing 0.559ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.620ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.060     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y131       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X224Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.195     6.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X224Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.285     2.696    
    SLICE_X224Y133       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.137    





