t minim univers test set selftest exorsumofproduct circuit a abstracta testabl exorsumofproduct esop circuit realiz simpl univers test set detect singl stuckat fault intern line primari inputsoutput realiz given sinc esop gener form andexor represent realiz test set versatil describ research restrict grm fprm pprm form andexor circuit circuit realiz requir two extra input control one extra output observ cardin test set n input circuit n builtin selftest bist applic show test set gener intern easili pseudorandom pattern provid percent singl stuckat fault coverag addit test set requir much shorter test cycl compar pseudoexhaust pseudorandom test set b introduct larg increas complex asic led much greater need circuit testabl builtinselftest bist testabl properti differ form twolevel network attract mani research form investig includ posit polar reedmul pprm fix polar reedmul fprm gener reedmul grm exorsumof product esop canon reedmul form pprm fprm grm restrict allow polar variabl allow product term esop hand restrict form combin arbitrari product term use exor therefor esop gener form level andexor network reedmul expans arbitrari function is x liter term variabl xn negat xn c n constant term pprm also call reedmul form restrict form posit polar allow input variabl fprm allow one polar input variabl grm restrict allow polar variabl allow u kalay marek a perkowski dougla v hall dept electr comput engin portland state univers port land email fugurkalmperkowsdoughgeepdxedu inform obtain reprint articl pleas send email to tccomputerorg refer ieeec log number set variabl one product term exam sinc variabl appear posit polar express fprm neg polar exist variabl appear one polar either neg posit grm variabl x appear posit neg polar grm esop set variabl use one product term write follow inclus relationship esop reedmul form pprm fprm grm esop due total freedom input polar product term select minimum number product term requir repres arbitrari function esop form never larger minimum number product term canon reedmul form fact seen arithmet benchmark circuit given tabl present notic pprm yield largest number product term sinc restrict form and exor network case esop realiz give significantli smaller number product term even least restrict reedmul form grm observ provid strong motiv develop testabl esop implement anoth aspect andexor represent present tabl andexor represent especi esop usual yield fewer product term sop represent illustr later may area delay advantag realiz function level form main contribut describ paper highli testabl esop realiz minim univers test set detect possibl singl stuckat fault entir circuit includ fault primari input output lead anoth contribut work special builtin pattern gen function pprm fprm grm esop sop log tabl number product term requir realiz arithmet function differ form erat give fault coverag singl stuckat fault much shorter test cycl pseudoexhaust pseudorandom pattern gener prpg addit hardwar overhead special pattern gener compar linear feedback shift regist lfsr base pattern gener prpg organ paper follow section background previou research work given section describ testabl realiz test set it section give preliminari circuit use gener test set bist applic section present experiment result area delay test set size measur perform benchmark circuit along comparison scheme scheme section summar result give possibl direct futur work reddi show pprm network test singl stuckat fault univers test set independ function realiz figur show exor cascad implement pprm express normal mode oper control input c set constant term function express in exampl test mode c set accord test set given figur b four test test set detect singl stuck fault exor cascad appli input combin everi gate independ number exor gate cascad test vector hi walkingzero test vector test set detect singl stuckat fault part circuit sinc number vector alway equal number vector alway equal number input variabl n cardin reddi univers test set n reddi techniqu good self test shown daehn mucha entir test sequenc inexpens gener modifi lfsr use gate shift regist howev shown tabl number term pprm usual higher number fprm grm term much higher number esop term fprm network sarabi perkowski show invert test bit variabl a b figur a pprm network implement accord reddi scheme given b reddi test set pprm implement neg polar fprm reddi test set use singl fault detect fprm network also show grm network decompos multipl fprm way fprm test separ test combin grm circuit singl fault detect size test set worst case number fprm time n method howev yield univers test set research investig multipl fault detect andexor circuit sasao recent introduc testabl realiz test set detect multipl fault grm network shown figur a sasao use extra exor block call liter part obtain posit polar negat variabl convert grm network pprm network control input c set shade part circuit figur realiz grm express check part circuit figur ad test liter part sasao implement exorsum product term tree structur instead cascad obtain less circuit delay nevertheless scheme lead univers test set furthermor scheme cannot use esop circuit convers esop pprm liter part may produc andexor express multipl product term set variabl pprm form exampl given circuit figur b esop express convers grm pprm one x x x pradhan also target detect multipl stuckat fault circuit shown figur negat liter use extra exor block call control block use cascad gate check block detect fault control block figur show c f liter part check part c f a b figur a sasao grm realiz scheme b realiz esop circuit sasao scheme pradhan testabl esop implement function implement exor sum product term cascad structur f control block check block c figur pradhan testabl esop implement pradhan introduc test set detect multipl fault testabl realiz esop express how ever test set univers larg practic singl fault detect cardin pradhan test set is e j order esop express order simpli maximum number liter contain product term notic complex test exponenti respect number liter product term furthermor product term possibl liter test set even larger exhaust due addit test input requir exampl four variabl esop express n order express j exponenti term formulax e exhaust size entir test set is e section introduc improv test scheme detect singl stuckat fault intern line circuit also primari input output gener andexor circuit esop easili testabl esop implement figur show new testabl implement esop express circuit two extra observ output two addit control input c c liter part name similar part sasao testabl re aliz ad convert esop circuit posit polar andexor express test refer express convers pprm becaus mention earlier may repeat product term set variabl posit polar and exor express cannot test sasao multipl fault detect scheme test singl fault detect scheme part linear part implement desir esop express c control input set f output implement exor cascad reddi univers test pprm use real izat reason check part requir test liter part implement exor cascad gate mark a b ad detect fault primari input control input c requir base function implement later describ case gate a b requir section realiz test explain test set next section f part liter part linear part check part figur easili testabl esop circuit hay use mainli exor gate addit circuitri make logic circuit easili testabl likewis real izat mainli use exor gate addit circuitri take advantag superior testabl properti exor gate allow us obtain minim univers test set fault model fault model repres failur affect function behavior logic circuit stuckat fault model ttl gate exampl output could becom short v cc model stuckat sa fault mo tech nolog probabl fault open short also model appropri sa sa fault follow approach taken previou research present section assum singl stuckat fault model allow one stuckat fault entir circuit also adopt test model detect stuckat fault individu logic gate ninput gate test vector detect singl stuckat fault input output test input gate ex ampl would be f g test set hi detect sa fault input output remain test commonli refer walkingzero test detect sa input output gate research ie pradhan saluja et al analyz detail fault characterist exor gate implement shown figur consid fault intern line exor gate well fault input output exor gate tabl show possibl function input circuit implement circuit figur realiz function g exor singl stuckat fault occur implement gate produc one function class g never produc function class b g mutual exclus list fault class detect test appli exor gate figur exor implement assum pradhan reddi et al input class class b tabl function input logic gate implement work use exor model figur exhaust test set tabl detect singl stuckat fault model set c c input propos realiz appropri logic valu reddi four test provid input combin exor gate exor cascad the linear part check part realiz detect tabl fault exclus detect input vector appli exor test fault detect intern line realiz linear part propos esop circuit test test set test part gate input either s s make part transpar linear part all all transfer extern input exor cascad linear part network respons test vector observ function output f test set linear part given below test linear part check part circuit receiv test vector given therefor test time howev check part output observ instead output f respons test vector part circuit test singl stuckat fault way reddi scheme test vector appli primari input transfer part set c control input test set appli detect sa input output gate complet test set gate b obtain includ test vector h detect sa input output gate denot care logic valu liter part test check part extra observ output again case fault logic chang output exor gate liter part propag observ output four test given c appli input combin exor gate liter part fault detect circuit inputoutput lead primari input appli liter part test path form liter part check part observ output requir test set case given below first vector detect sa fault second vector detect sa fault primari input appli liter part when use posit polar express appli odd number time part test path form part linear part function output f requir test set e given below stuckat fault primari input class caus odd number chang extern input linear part detect observ function output f primari input appli liter part appli even number time part cannot test test set even number valu chang cannot propag output exor cascad linear part therefor addit gate a observ output requir primari input class scheme describ reddi howev chanc extra gate less like scheme altern path primari input observ output primari input appli liter part requir test vector primari input class observ output cover requir test vector test extra gate a given f notic fault primari input fault gate input equival similarli fault observ output fault gate output equival fault control input c detect path form liter part check part observ output detect path function output f cannot guarante depend function implement number liter part output the number exor gate liter part odd num ber extra exor gate b requir c bypass output extra gate note liter part output chang time case fault c therefor number chang output liter part odd number exor cascad check part propag fault requir test set g given below first vector detect sa second vector detect sa c number liter part output even number extra exor gate b requir make number chang fed check part odd number configur also allow use test set g detect fault c howev extra exor gate need test well test set exor gate h exhaust test model given below fault primari output f control input c cover test set linear part due fault equiv alenc similarli fault observ output cover test set check part complet test set theorem esop circuit realiz figur test singl stuckat fault intern line inputoutput lead requir test set n cardin proof test set t cover test set abov h detect singl stuckat fault entir circuit minim test set is cardin minim test set obtain follow includ test combin last two vector c h includ test includ first n vector b n test remain test cover follow last vector b first two vector c test set test set e last vector f first vector g first vector h cover first two vector includ t first n vector f cover first n vector b includ t second vector g cover last vector c includ t second vector h cover third vector includ t final test set t combin process two test vector done replac care valu first test vector determin valu second test vector although prove shorter univers test set n gener esop result close lower bound length univers test set n network note modifi reddi test set base function re aliz kodandapani introduc test set n test test set univers exampl figur show testabl realiz esop express exampl extra observ output requir detect fault primari input x sinc x appli liter part use even number time part primari input x appli liter part ei ther use odd number time part note extra gate a requir sinc one primari input observ extra exor gate b also requir number exor gate liter part odd number f figur exampl testabl esop realiz test set exampl implement is clr clr clr clr rst part ii part figur exampl edpg circuit implement tradit signatur analysi base builtin self test bist circuitri combin network consist mainli pattern gener signatur regist complet test system bist control multiplex compar rom also embed insid chip use linear feedback shift regist lfsrbase pseudoexhaust pseudorandom pattern gener prpg wellknown method gener test pattern larg complex combin circuit prpg approach use difficult otherwis gener larg irregular test set requir combin circuit shown drechsler et al prpg approach work better andexor circuit equival sop circuit howev show andexor network good determinist testabl perform consid fact properti design list reason propos determinist test gener builtin self test esop circuit below esop realiz design test therefor requir minim test set tradit prpg test length much longer test set fault coverag also need partit circuit prevent long cycl pseudoexhaust test gener test set univers allow gener fix hardwar use function test set regular pattern therefor easi gener result area overhead pattern gener scheme compar prpg base scheme test set give fault coverag singl fault detect requir fault simul figur show bist circuitri esop circuit structur differ classic bist circuitri esop determinist pattern gener edpg introduc easili testabl esop implement result appli test vector collect function output f extra observ output compress signatur regist simpli lfsr base multipl input signatur regist misr test appli signatur regist content compar correct signatur implement esop gener gono go signal end test cycl easili testabl level esop network correct signatur compar go go misr figur bist circuitri highli testabl esop circuit real life circuit like multipl output rather singl output shown earlier exampl case gate part the product term distribut multipl linear part exor cascad multipl output therefor fault must observ circuit output also multioutput circuit function output appli misr along extra observ output daehn mucha design simpl bist circuit test pla use lfsr gate gener regular test pattern walkingon test sequenc similarli edpg built gener walkingzero sequenc along extra c c bit shown figur part edpg gener walkingzero portionof test vector portion bist circuitri expand linearli base number input esop circuit part ii edpg finit state machin fsm gener c c bit test vector also provid clr set signal dflipflop part gener all all bit first six test vector test set t part ii independ function realiz therefor fix size figur give state diagram circuit implement fsm part ii fsm gener six vector test set stop enabl part gener walkingzero test figur give simul result edpg implement clr clr clr clr vcc rst reset test test test vector stop test vector test vector test vector figur state diagram circuit implement part ii edpg rst state clr figur simul edpg circuit perform area delay test set size measur benchmark circuit use realiz scheme levelmultilevel synthesi scheme select circuit lgsynth espresso benchmark set provid wide varieti function type exampl select circuit differ number primari input implement level multilevel differ class math logic etc circuit optim area map technolog librari perform measur si use optim synthes circuit multi level exorc use optim esop expr sion multilevel benchmark circuit use si obtain equival twolevel sop express use disjoint convert twolevel andexor express optim exorc micron arraybas librari develop lsi logic corp use synthesi limit number compon librari accord tabl area measur express cell unit exclud interconnect wire area delayn compon function cell block fanout tabl technolog librari use measur tabl give number test vector fault coverag obtain differ scheme singl fault tabl compar test scheme lfsr base pseudorandom test gener algorithm test gener pseudorandom algorithm test vector gener multilevel implement circuit test set gener predetermin easili testabl esop im plement si use algorithm test gener lfsr pattern gener circuit use program use goal cover wide rang circuit determin circuit random vector resist requir pattern almost half select benchmark circuit requir k pseudorandom pattern fault coverag wherea scheme requir pattern circuit ex ampl fault coverag circuit xdn k random pattern comparison scheme yield pattern fault coverag circuit test set smaller either pseudorandom algorithm test set also note algorithm test set gener univers therefor cannot util simpl selftest circuit next measur perform see testabl multilevel esop implement implement pseudorandom test set algorithm test number lfsr si test primari total fault fault fault circuit input test undetect fault coverag test coverag test coverag symml apex k apex k ex k mux tabl comparison number test vector differ circuit improv propos esop implement requir addit gate inputoutput pin label tabl as esop dft design test ordinari level esop implement includ addit hardwar label tabl as ordinari esop test vector ordinari esop implement algorithm gener program use compar univers test set implement scheme tabl test set significantli smaller algorithm gener test set major benchmark circuit one benchmark circuit alu yield fewer number algorithm gener test pattern univers test set howev mention earlier test set univers elimin need test gener program regular pattern gener easili result suitabl bist gener pseudorandom vector implement scheme altern edpg three rea son first fact andexor circuit testabl pseudorandom pattern andor circuit shown drechsler et al second esop implement construct consid certain regular minim pattern therefor requir pattern guarante fault coverag third shown next area overhead edpg close lfsr base prpg tabl area differ pattern gener given cell unit base librari compon given tabl total bist area calcul comparison becaus mention earlier differ classic bist circuitri esop bist circuitri pattern gener use them select circuit wide rang number primari input sinc area pattern gener number algorithm scheme primari ordinari esop circuit input esop dft symml sse tabl number determinist test vector two esop implement directli relat number primari input lfsr base pseudoexhaust pseudorandom pattern gener mainli consist dflipflop exor gate number input exor gate chang typic one number primari input n base characterist polynomi use gener pattern therefor area lfsrbase prpg given rang tabl area bilbo regist also includ tabl sinc use pseudorandom pattern gener shown tabl area edpg compar pattern gener benchmark circuit alway better bilbo n rang prpg n exampl circuit rd bilbo regist smaller edpg pseudorandom multilevel level use use and number number compon or inv sop esop primari primari area area circuit input output area delay area delay term area delay term function dft delay apex ex tabl area delay comparison differ implement scheme num area area area primari prpg lfsr circuit input exor n exor bilbo edpg apex apex tabl area measur cell unit differ pattern gener pattern requir fault coverag edpg pattern requir fault coverag anoth advantag edpg need initi seed unlik lfsr base pattern gener requir one seed includ area overhead addit hardwar provid initi prpg tabl tabl present result anoth set measur show area delay perform esop implement figur compar multilevel level sop implement area inform separ two part esop implement are area requir implement function implement the liter part part linear area requir gate ad better testabl the gate a b check part denot tabl design test dft measur multilevel implement perform two differ case one use entir set librari compon present tabl use and or inv gate two differ measur perform see variat area delay compon target librari chang synthesi provid object comparison column provid level sop implement evalu design pla environ delay inform level sop circuit calcul assum treeoforg structur use input input gate combin product term similarli gate three input sop esop implement implement tree smaller gate input input tree structur assumpt affect test gate esop scheme anoth comparison level sop esop given saul et al pla xpla implement although fair compar cascad implement treelik implement tabl show level esop implement compar multilevel implement case exampl esop implement apex fml better delay multilevel implement also adr alu mux x x xdn fairli low delay implement esop scheme case esop scheme yield significantli larger delay multilevel level sop implement circuit alu x xdn similarli esop circuit implement alu alu fml area area multilevel version implement use librari gate area multilevel version implement use and or inv gate also area symml alu rd close multilevel version level implement comparison benchmark circuit esop implement scheme yield smaller area level sop implement especi circuit rdalufml alu area sop implement time larger respect esop implement area overhead dft esop implement typic less the least largest area overhead obtain alu sinc function circuit rel small comparison benchmark circuit conclus futur research paper shown highli testabl esop realiz minim univers test set detect singl stuckat fault intern line primari inputsoutput circuit fault coverag exor cascad use check part instead gate gate exor cascad yield much fewer test vector to day advanc technolog make possibl exor gate almost fast gate experiment result show test set alway smaller exponenti degre pseudorandom test set smaller multipl algorithm gener test set singl stuckat fault coverag determinist test pattern gener present use part builtin selftest circuitri experiment result show overal overhead bist circuit compar tradit prpg base bist circuit importantli pattern gener superior prpg singl fault coverag much shorter test cycl also requir initi seed circuitri gener it result also show level esop implement compar or case better than multilevel level sop implement area delay measur furthermor implement give small dft area overhead addit detect singl stuckat fault architectur test set detect signific fraction multipl stuckat fault test ad improv multipl fault coverag even though unlik minim univers test set found instanc zero weight test vector ad improv multipl fault coverag part circuit explain saluja reddi anoth method improv fault coverag detect multipl fault help multipl output multioutput esop circuit bist methodolog misr ideal method purpos test set also improv bridg fault use method similar present bhattacharya et al current investig test set implement scheme detect bridg fault multipl fault result present next paper acknowledg author would like thank prof w robert daasch portland state univers help area calcul craig m file portland state univers review prof nur a touba univ texa austin provid program use prof l jozwiak a slusarczyk eindhoven univers provid program use measur r digit system test testabl design easili testabl realiz logic function univers test set multipl fault detect andexor array logic test design testabl logic synthesi optim design testabl properti andexor network easili testabl realiz gener reedmul express a hardwar approach selftest larg programm logic array on modifi logic network improv diagnos test diagnosi vlsi ulsi new york john wiley fault detect test set reedmul canon network fault detect combin network reedmul transform on closed test complex logic circuit a note easili testabl realiz logic function testabl level andexor circuit si system sequenti circuit synthesi minim exclus sum product express multioutput multiplevalu input incomplet specifi function an algorithm gener disjoint cube complet incomplet specifi boolean function lsi logic corpor betsi synthes circuit specifi bist environ term tree applic effect effici atpg andexor andor circuit circuit pseudoexhaust test pattern gener builtin logic block observ techniqu twolevel logic circuit use exor sum product testabl design rmc network univers test detect stuckat bridg fault tr ctr hafizur rahaman debesh k da bhargab b bhattacharya testabl design grm network exortre detect stuckat bridg fault proceed confer asia south pacif design autom electron design solut fair p januari yokohama japan hafizur rahaman debesh k da bridg fault detect doubl fixedpolar reedmul dfprm pla proceed confer asia south pacif design autom januari shanghai china katarzyna radecka zeljko zilic design verif test vector arithmet transform univers test set ieee transact comput v n p may