# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/DATE FLOW
ls
# HA.v  transcript              
vlog HA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:20:22 on Aug 30,2025
# vlog -reportprogress 300 HA.v "+acc" 
# -- Compiling module HA
# -- Compiling module HA_tb
# 
# Top level modules:
# 	HA_tb
# End time: 12:20:22 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim HA_tb
# vsim HA_tb 
# Start time: 12:20:30 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: HA.v(26): (vopt-2123) Missing argument for format specification '%t'.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 12:20:31 on Aug 30,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vlog HA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:20:58 on Aug 30,2025
# vlog -reportprogress 300 HA.v "+acc" 
# -- Compiling module HA
# -- Compiling module HA_tb
# 
# Top level modules:
# 	HA_tb
# End time: 12:20:58 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim HA_tb
# vsim HA_tb 
# Start time: 12:20:59 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.HA_tb(fast)
# Loading work.HA(fast)
add wave *
run -all
# a=0 b=0 sum=0 carry=0 Time=                   0
# a=0 b=1 sum=1 carry=0 Time=                  10
# a=1 b=0 sum=1 carry=0 Time=                  20
# a=0 b=1 sum=1 carry=0 Time=                  30
vlog HA.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:21:38 on Aug 30,2025
# vlog -reportprogress 300 HA.v "+acc" 
# -- Compiling module HA
# -- Compiling module HA_tb
# 
# Top level modules:
# 	HA_tb
# End time: 12:21:38 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim HA_tb
# End time: 12:21:41 on Aug 30,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim HA_tb 
# Start time: 12:21:41 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.HA_tb(fast)
# Loading work.HA(fast)
add wave *
run -all
# a=0 b=0 sum=0 carry=0 Time=                   0
# a=0 b=1 sum=1 carry=0 Time=                  10
# a=1 b=0 sum=1 carry=0 Time=                  20
# a=1 b=1 sum=0 carry=1 Time=                  30
quit -sim
# End time: 12:22:14 on Aug 30,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
