
KN2CSat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002be8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000c  00802000  00002be8  00002c7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000013c  0080200c  0080200c  00002c88  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002c88  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000004b0  00000000  00000000  00002ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00009934  00000000  00000000  00003194  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001ab3  00000000  00000000  0000cac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000614c  00000000  00000000  0000e57b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000014d0  00000000  00000000  000146c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000280ca  00000000  00000000  00015b98  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004ea9  00000000  00000000  0003dc62  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000430  00000000  00000000  00042b0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009af7  00000000  00000000  00042f3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 be 10 	jmp	0x217c	; 0x217c <__vector_13>
      38:	0c 94 3d 0b 	jmp	0x167a	; 0x167a <__vector_14>
      3c:	0c 94 66 0b 	jmp	0x16cc	; 0x16cc <__vector_15>
      40:	0c 94 8f 0b 	jmp	0x171e	; 0x171e <__vector_16>
      44:	0c 94 b8 0b 	jmp	0x1770	; 0x1770 <__vector_17>
      48:	0c 94 e1 0b 	jmp	0x17c2	; 0x17c2 <__vector_18>
      4c:	0c 94 0a 0c 	jmp	0x1814	; 0x1814 <__vector_19>
      50:	0c 94 33 0c 	jmp	0x1866	; 0x1866 <__vector_20>
      54:	0c 94 5c 0c 	jmp	0x18b8	; 0x18b8 <__vector_21>
      58:	0c 94 85 0c 	jmp	0x190a	; 0x190a <__vector_22>
      5c:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__vector_23>
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	0c 94 ed 10 	jmp	0x21da	; 0x21da <__vector_43>
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 48 0e 	jmp	0x1c90	; 0x1c90 <__vector_47>
      c0:	0c 94 71 0e 	jmp	0x1ce2	; 0x1ce2 <__vector_48>
      c4:	0c 94 9a 0e 	jmp	0x1d34	; 0x1d34 <__vector_49>
      c8:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__vector_50>
      cc:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__vector_51>
      d0:	0c 94 15 0f 	jmp	0x1e2a	; 0x1e2a <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 e3 10 	jmp	0x21c6	; 0x21c6 <__vector_77>
     138:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__vector_78>
     13c:	0c 94 00 0d 	jmp	0x1a00	; 0x1a00 <__vector_79>
     140:	0c 94 29 0d 	jmp	0x1a52	; 0x1a52 <__vector_80>
     144:	0c 94 52 0d 	jmp	0x1aa4	; 0x1aa4 <__vector_81>
     148:	0c 94 7b 0d 	jmp	0x1af6	; 0x1af6 <__vector_82>
     14c:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__vector_83>
     150:	0c 94 cd 0d 	jmp	0x1b9a	; 0x1b9a <__vector_84>
     154:	0c 94 f6 0d 	jmp	0x1bec	; 0x1bec <__vector_85>
     158:	0c 94 1f 0e 	jmp	0x1c3e	; 0x1c3e <__vector_86>
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e8 ee       	ldi	r30, 0xE8	; 232
     210:	fb e2       	ldi	r31, 0x2B	; 43
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	ac 30       	cpi	r26, 0x0C	; 12
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	21 e2       	ldi	r18, 0x21	; 33
     220:	ac e0       	ldi	r26, 0x0C	; 12
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a8 34       	cpi	r26, 0x48	; 72
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 94 10 	call	0x2128	; 0x2128 <main>
     232:	0c 94 f2 15 	jmp	0x2be4	; 0x2be4 <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
     238:	cf 92       	push	r12
     23a:	df 92       	push	r13
     23c:	ef 92       	push	r14
     23e:	ff 92       	push	r15
     240:	0f 93       	push	r16
     242:	1f 93       	push	r17
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
     248:	ec 01       	movw	r28, r24
     24a:	6a 01       	movw	r12, r20
     24c:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
     24e:	db 01       	movw	r26, r22
     250:	ca 01       	movw	r24, r20
     252:	01 97       	sbiw	r24, 0x01	; 1
     254:	a1 09       	sbc	r26, r1
     256:	b1 09       	sbc	r27, r1
     258:	bc 01       	movw	r22, r24
     25a:	cd 01       	movw	r24, r26
     25c:	60 0f       	add	r22, r16
     25e:	71 1f       	adc	r23, r17
     260:	82 1f       	adc	r24, r18
     262:	93 1f       	adc	r25, r19
     264:	a7 01       	movw	r20, r14
     266:	96 01       	movw	r18, r12
     268:	0e 94 17 13 	call	0x262e	; 0x262e <__udivmodsi4>

	if (divisor > 128) {
     26c:	21 38       	cpi	r18, 0x81	; 129
     26e:	31 05       	cpc	r19, r1
     270:	41 05       	cpc	r20, r1
     272:	51 05       	cpc	r21, r1
     274:	f8 f4       	brcc	.+62     	; 0x2b4 <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
     276:	21 34       	cpi	r18, 0x41	; 65
     278:	60 f4       	brcc	.+24     	; 0x292 <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
     27a:	21 32       	cpi	r18, 0x21	; 33
     27c:	60 f4       	brcc	.+24     	; 0x296 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
     27e:	21 31       	cpi	r18, 0x11	; 17
     280:	60 f4       	brcc	.+24     	; 0x29a <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
     282:	29 30       	cpi	r18, 0x09	; 9
     284:	60 f4       	brcc	.+24     	; 0x29e <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
     286:	25 30       	cpi	r18, 0x05	; 5
     288:	60 f4       	brcc	.+24     	; 0x2a2 <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
     28a:	23 30       	cpi	r18, 0x03	; 3
     28c:	60 f0       	brcs	.+24     	; 0x2a6 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
     292:	93 e0       	ldi	r25, 0x03	; 3
     294:	09 c0       	rjmp	.+18     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
     296:	92 e0       	ldi	r25, 0x02	; 2
     298:	07 c0       	rjmp	.+14     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
     29a:	92 e8       	ldi	r25, 0x82	; 130
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
     29e:	91 e0       	ldi	r25, 0x01	; 1
     2a0:	03 c0       	rjmp	.+6      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
     2a2:	91 e8       	ldi	r25, 0x81	; 129
     2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
     2a6:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
     2a8:	88 81       	ld	r24, Y
     2aa:	8c 77       	andi	r24, 0x7C	; 124
     2ac:	89 2b       	or	r24, r25
     2ae:	88 83       	st	Y, r24

	return 1;
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	01 c0       	rjmp	.+2      	; 0x2b6 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
     2b4:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	1f 91       	pop	r17
     2bc:	0f 91       	pop	r16
     2be:	ff 90       	pop	r15
     2c0:	ef 90       	pop	r14
     2c2:	df 90       	pop	r13
     2c4:	cf 90       	pop	r12
     2c6:	08 95       	ret

000002c8 <MS5611_calculate>:
   		 MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
   	 }
  
  	 
  
   }
     2c8:	2f 92       	push	r2
     2ca:	3f 92       	push	r3
     2cc:	4f 92       	push	r4
     2ce:	5f 92       	push	r5
     2d0:	6f 92       	push	r6
     2d2:	7f 92       	push	r7
     2d4:	8f 92       	push	r8
     2d6:	9f 92       	push	r9
     2d8:	af 92       	push	r10
     2da:	bf 92       	push	r11
     2dc:	cf 92       	push	r12
     2de:	df 92       	push	r13
     2e0:	ef 92       	push	r14
     2e2:	ff 92       	push	r15
     2e4:	0f 93       	push	r16
     2e6:	1f 93       	push	r17
     2e8:	cf 93       	push	r28
     2ea:	df 93       	push	r29
     2ec:	cd b7       	in	r28, 0x3d	; 61
     2ee:	de b7       	in	r29, 0x3e	; 62
     2f0:	64 97       	sbiw	r28, 0x14	; 20
     2f2:	cd bf       	out	0x3d, r28	; 61
     2f4:	de bf       	out	0x3e, r29	; 62
     2f6:	4c 01       	movw	r8, r24
     2f8:	3b 01       	movw	r6, r22
     2fa:	4d 87       	std	Y+13, r20	; 0x0d
     2fc:	5e 87       	std	Y+14, r21	; 0x0e
     2fe:	19 01       	movw	r2, r18
     300:	b8 01       	movw	r22, r16
     302:	80 e0       	ldi	r24, 0x00	; 0
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     30a:	20 e0       	ldi	r18, 0x00	; 0
     30c:	30 e0       	ldi	r19, 0x00	; 0
     30e:	40 e8       	ldi	r20, 0x80	; 128
     310:	53 e4       	ldi	r21, 0x43	; 67
     312:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     316:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     31a:	29 a5       	ldd	r18, Y+41	; 0x29
     31c:	3a a5       	ldd	r19, Y+42	; 0x2a
     31e:	4b a5       	ldd	r20, Y+43	; 0x2b
     320:	5c a5       	ldd	r21, Y+44	; 0x2c
     322:	26 1b       	sub	r18, r22
     324:	37 0b       	sbc	r19, r23
     326:	48 0b       	sbc	r20, r24
     328:	59 0b       	sbc	r21, r25
     32a:	ca 01       	movw	r24, r20
     32c:	b9 01       	movw	r22, r18
     32e:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     332:	69 83       	std	Y+1, r22	; 0x01
     334:	7a 83       	std	Y+2, r23	; 0x02
     336:	8b 83       	std	Y+3, r24	; 0x03
     338:	9c 83       	std	Y+4, r25	; 0x04
     33a:	b7 01       	movw	r22, r14
     33c:	80 e0       	ldi	r24, 0x00	; 0
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     344:	20 e0       	ldi	r18, 0x00	; 0
     346:	30 e0       	ldi	r19, 0x00	; 0
     348:	40 e0       	ldi	r20, 0x00	; 0
     34a:	54 e3       	ldi	r21, 0x34	; 52
     34c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     350:	29 81       	ldd	r18, Y+1	; 0x01
     352:	3a 81       	ldd	r19, Y+2	; 0x02
     354:	4b 81       	ldd	r20, Y+3	; 0x03
     356:	5c 81       	ldd	r21, Y+4	; 0x04
     358:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	4a ef       	ldi	r20, 0xFA	; 250
     362:	54 e4       	ldi	r21, 0x44	; 68
     364:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     368:	20 e0       	ldi	r18, 0x00	; 0
     36a:	30 e0       	ldi	r19, 0x00	; 0
     36c:	48 ec       	ldi	r20, 0xC8	; 200
     36e:	52 e4       	ldi	r21, 0x42	; 66
     370:	0e 94 65 11 	call	0x22ca	; 0x22ca <__divsf3>
     374:	69 87       	std	Y+9, r22	; 0x09
     376:	7a 87       	std	Y+10, r23	; 0x0a
     378:	8b 87       	std	Y+11, r24	; 0x0b
     37a:	9c 87       	std	Y+12, r25	; 0x0c
     37c:	b3 01       	movw	r22, r6
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     386:	20 e0       	ldi	r18, 0x00	; 0
     388:	30 e0       	ldi	r19, 0x00	; 0
     38a:	40 e8       	ldi	r20, 0x80	; 128
     38c:	55 e4       	ldi	r21, 0x45	; 69
     38e:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     392:	69 8b       	std	Y+17, r22	; 0x11
     394:	7a 8b       	std	Y+18, r23	; 0x12
     396:	8b 8b       	std	Y+19, r24	; 0x13
     398:	9c 8b       	std	Y+20, r25	; 0x14
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	40 e0       	ldi	r20, 0x00	; 0
     3a0:	5c e3       	ldi	r21, 0x3C	; 60
     3a2:	69 81       	ldd	r22, Y+1	; 0x01
     3a4:	7a 81       	ldd	r23, Y+2	; 0x02
     3a6:	8b 81       	ldd	r24, Y+3	; 0x03
     3a8:	9c 81       	ldd	r25, Y+4	; 0x04
     3aa:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     3ae:	20 e0       	ldi	r18, 0x00	; 0
     3b0:	30 e0       	ldi	r19, 0x00	; 0
     3b2:	40 e8       	ldi	r20, 0x80	; 128
     3b4:	5d e3       	ldi	r21, 0x3D	; 61
     3b6:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     3ba:	2b 01       	movw	r4, r22
     3bc:	3c 01       	movw	r6, r24
     3be:	b1 01       	movw	r22, r2
     3c0:	80 e0       	ldi	r24, 0x00	; 0
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     3c8:	9b 01       	movw	r18, r22
     3ca:	ac 01       	movw	r20, r24
     3cc:	c3 01       	movw	r24, r6
     3ce:	b2 01       	movw	r22, r4
     3d0:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     3d4:	9b 01       	movw	r18, r22
     3d6:	ac 01       	movw	r20, r24
     3d8:	69 89       	ldd	r22, Y+17	; 0x11
     3da:	7a 89       	ldd	r23, Y+18	; 0x12
     3dc:	8b 89       	ldd	r24, Y+19	; 0x13
     3de:	9c 89       	ldd	r25, Y+20	; 0x14
     3e0:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     3e4:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     3e8:	2b 01       	movw	r4, r22
     3ea:	3c 01       	movw	r6, r24
     3ec:	b4 01       	movw	r22, r8
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	40 e8       	ldi	r20, 0x80	; 128
     3fc:	55 e4       	ldi	r21, 0x45	; 69
     3fe:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     402:	6d 83       	std	Y+5, r22	; 0x05
     404:	7e 83       	std	Y+6, r23	; 0x06
     406:	8f 83       	std	Y+7, r24	; 0x07
     408:	98 87       	std	Y+8, r25	; 0x08
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	40 e8       	ldi	r20, 0x80	; 128
     410:	5b e3       	ldi	r21, 0x3B	; 59
     412:	69 81       	ldd	r22, Y+1	; 0x01
     414:	7a 81       	ldd	r23, Y+2	; 0x02
     416:	8b 81       	ldd	r24, Y+3	; 0x03
     418:	9c 81       	ldd	r25, Y+4	; 0x04
     41a:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     41e:	20 e0       	ldi	r18, 0x00	; 0
     420:	30 e0       	ldi	r19, 0x00	; 0
     422:	40 e0       	ldi	r20, 0x00	; 0
     424:	5e e3       	ldi	r21, 0x3E	; 62
     426:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     42a:	69 83       	std	Y+1, r22	; 0x01
     42c:	7a 83       	std	Y+2, r23	; 0x02
     42e:	8b 83       	std	Y+3, r24	; 0x03
     430:	9c 83       	std	Y+4, r25	; 0x04
     432:	4d 85       	ldd	r20, Y+13	; 0x0d
     434:	5e 85       	ldd	r21, Y+14	; 0x0e
     436:	ba 01       	movw	r22, r20
     438:	80 e0       	ldi	r24, 0x00	; 0
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
     440:	9b 01       	movw	r18, r22
     442:	ac 01       	movw	r20, r24
     444:	69 81       	ldd	r22, Y+1	; 0x01
     446:	7a 81       	ldd	r23, Y+2	; 0x02
     448:	8b 81       	ldd	r24, Y+3	; 0x03
     44a:	9c 81       	ldd	r25, Y+4	; 0x04
     44c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     450:	9b 01       	movw	r18, r22
     452:	ac 01       	movw	r20, r24
     454:	6d 81       	ldd	r22, Y+5	; 0x05
     456:	7e 81       	ldd	r23, Y+6	; 0x06
     458:	8f 81       	ldd	r24, Y+7	; 0x07
     45a:	98 85       	ldd	r25, Y+8	; 0x08
     45c:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     460:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     464:	69 83       	std	Y+1, r22	; 0x01
     466:	7a 83       	std	Y+2, r23	; 0x02
     468:	8b 83       	std	Y+3, r24	; 0x03
     46a:	9c 83       	std	Y+4, r25	; 0x04
     46c:	20 e0       	ldi	r18, 0x00	; 0
     46e:	30 e0       	ldi	r19, 0x00	; 0
     470:	40 ea       	ldi	r20, 0xA0	; 160
     472:	51 e4       	ldi	r21, 0x41	; 65
     474:	69 85       	ldd	r22, Y+9	; 0x09
     476:	7a 85       	ldd	r23, Y+10	; 0x0a
     478:	8b 85       	ldd	r24, Y+11	; 0x0b
     47a:	9c 85       	ldd	r25, Y+12	; 0x0c
     47c:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__cmpsf2>
     480:	88 23       	and	r24, r24
     482:	0c f0       	brlt	.+2      	; 0x486 <MS5611_calculate+0x1be>
     484:	bb c0       	rjmp	.+374    	; 0x5fc <MS5611_calculate+0x334>
     486:	20 e0       	ldi	r18, 0x00	; 0
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	4a ef       	ldi	r20, 0xFA	; 250
     48c:	54 e4       	ldi	r21, 0x44	; 68
     48e:	69 85       	ldd	r22, Y+9	; 0x09
     490:	7a 85       	ldd	r23, Y+10	; 0x0a
     492:	8b 85       	ldd	r24, Y+11	; 0x0b
     494:	9c 85       	ldd	r25, Y+12	; 0x0c
     496:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <__subsf3>
     49a:	9b 01       	movw	r18, r22
     49c:	ac 01       	movw	r20, r24
     49e:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     4a2:	6d 83       	std	Y+5, r22	; 0x05
     4a4:	7e 83       	std	Y+6, r23	; 0x06
     4a6:	8f 83       	std	Y+7, r24	; 0x07
     4a8:	98 87       	std	Y+8, r25	; 0x08
     4aa:	20 e0       	ldi	r18, 0x00	; 0
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	40 e0       	ldi	r20, 0x00	; 0
     4b0:	5f e3       	ldi	r21, 0x3F	; 63
     4b2:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     4b6:	20 e0       	ldi	r18, 0x00	; 0
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	40 ea       	ldi	r20, 0xA0	; 160
     4bc:	50 e4       	ldi	r21, 0x40	; 64
     4be:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     4c2:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     4c6:	6d 87       	std	Y+13, r22	; 0x0d
     4c8:	7e 87       	std	Y+14, r23	; 0x0e
     4ca:	8f 87       	std	Y+15, r24	; 0x0f
     4cc:	98 8b       	std	Y+16, r25	; 0x10
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	40 e8       	ldi	r20, 0x80	; 128
     4d4:	5e e3       	ldi	r21, 0x3E	; 62
     4d6:	6d 81       	ldd	r22, Y+5	; 0x05
     4d8:	7e 81       	ldd	r23, Y+6	; 0x06
     4da:	8f 81       	ldd	r24, Y+7	; 0x07
     4dc:	98 85       	ldd	r25, Y+8	; 0x08
     4de:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     4e2:	20 e0       	ldi	r18, 0x00	; 0
     4e4:	30 e0       	ldi	r19, 0x00	; 0
     4e6:	40 ea       	ldi	r20, 0xA0	; 160
     4e8:	50 e4       	ldi	r21, 0x40	; 64
     4ea:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     4ee:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     4f2:	6d 83       	std	Y+5, r22	; 0x05
     4f4:	7e 83       	std	Y+6, r23	; 0x06
     4f6:	8f 83       	std	Y+7, r24	; 0x07
     4f8:	98 87       	std	Y+8, r25	; 0x08
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	40 e7       	ldi	r20, 0x70	; 112
     500:	51 ec       	ldi	r21, 0xC1	; 193
     502:	69 85       	ldd	r22, Y+9	; 0x09
     504:	7a 85       	ldd	r23, Y+10	; 0x0a
     506:	8b 85       	ldd	r24, Y+11	; 0x0b
     508:	9c 85       	ldd	r25, Y+12	; 0x0c
     50a:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__cmpsf2>
     50e:	88 23       	and	r24, r24
     510:	0c f0       	brlt	.+2      	; 0x514 <MS5611_calculate+0x24c>
     512:	5c c0       	rjmp	.+184    	; 0x5cc <MS5611_calculate+0x304>
     514:	20 e0       	ldi	r18, 0x00	; 0
     516:	30 e8       	ldi	r19, 0x80	; 128
     518:	4b eb       	ldi	r20, 0xBB	; 187
     51a:	54 e4       	ldi	r21, 0x44	; 68
     51c:	69 85       	ldd	r22, Y+9	; 0x09
     51e:	7a 85       	ldd	r23, Y+10	; 0x0a
     520:	8b 85       	ldd	r24, Y+11	; 0x0b
     522:	9c 85       	ldd	r25, Y+12	; 0x0c
     524:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     528:	9b 01       	movw	r18, r22
     52a:	ac 01       	movw	r20, r24
     52c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     530:	69 8b       	std	Y+17, r22	; 0x11
     532:	7a 8b       	std	Y+18, r23	; 0x12
     534:	8b 8b       	std	Y+19, r24	; 0x13
     536:	9c 8b       	std	Y+20, r25	; 0x14
     538:	6d 85       	ldd	r22, Y+13	; 0x0d
     53a:	7e 85       	ldd	r23, Y+14	; 0x0e
     53c:	8f 85       	ldd	r24, Y+15	; 0x0f
     53e:	98 89       	ldd	r25, Y+16	; 0x10
     540:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     544:	6d 87       	std	Y+13, r22	; 0x0d
     546:	7e 87       	std	Y+14, r23	; 0x0e
     548:	8f 87       	std	Y+15, r24	; 0x0f
     54a:	98 8b       	std	Y+16, r25	; 0x10
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	40 ee       	ldi	r20, 0xE0	; 224
     552:	50 e4       	ldi	r21, 0x40	; 64
     554:	69 89       	ldd	r22, Y+17	; 0x11
     556:	7a 89       	ldd	r23, Y+18	; 0x12
     558:	8b 89       	ldd	r24, Y+19	; 0x13
     55a:	9c 89       	ldd	r25, Y+20	; 0x14
     55c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     560:	9b 01       	movw	r18, r22
     562:	ac 01       	movw	r20, r24
     564:	6d 85       	ldd	r22, Y+13	; 0x0d
     566:	7e 85       	ldd	r23, Y+14	; 0x0e
     568:	8f 85       	ldd	r24, Y+15	; 0x0f
     56a:	98 89       	ldd	r25, Y+16	; 0x10
     56c:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     570:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     574:	6d 87       	std	Y+13, r22	; 0x0d
     576:	7e 87       	std	Y+14, r23	; 0x0e
     578:	8f 87       	std	Y+15, r24	; 0x0f
     57a:	98 8b       	std	Y+16, r25	; 0x10
     57c:	6d 81       	ldd	r22, Y+5	; 0x05
     57e:	7e 81       	ldd	r23, Y+6	; 0x06
     580:	8f 81       	ldd	r24, Y+7	; 0x07
     582:	98 85       	ldd	r25, Y+8	; 0x08
     584:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     588:	6d 83       	std	Y+5, r22	; 0x05
     58a:	7e 83       	std	Y+6, r23	; 0x06
     58c:	8f 83       	std	Y+7, r24	; 0x07
     58e:	98 87       	std	Y+8, r25	; 0x08
     590:	20 e0       	ldi	r18, 0x00	; 0
     592:	30 e0       	ldi	r19, 0x00	; 0
     594:	40 e0       	ldi	r20, 0x00	; 0
     596:	5f e3       	ldi	r21, 0x3F	; 63
     598:	69 89       	ldd	r22, Y+17	; 0x11
     59a:	7a 89       	ldd	r23, Y+18	; 0x12
     59c:	8b 89       	ldd	r24, Y+19	; 0x13
     59e:	9c 89       	ldd	r25, Y+20	; 0x14
     5a0:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     5a4:	20 e0       	ldi	r18, 0x00	; 0
     5a6:	30 e0       	ldi	r19, 0x00	; 0
     5a8:	40 e3       	ldi	r20, 0x30	; 48
     5aa:	51 e4       	ldi	r21, 0x41	; 65
     5ac:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     5b0:	9b 01       	movw	r18, r22
     5b2:	ac 01       	movw	r20, r24
     5b4:	6d 81       	ldd	r22, Y+5	; 0x05
     5b6:	7e 81       	ldd	r23, Y+6	; 0x06
     5b8:	8f 81       	ldd	r24, Y+7	; 0x07
     5ba:	98 85       	ldd	r25, Y+8	; 0x08
     5bc:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     5c0:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     5c4:	6d 83       	std	Y+5, r22	; 0x05
     5c6:	7e 83       	std	Y+6, r23	; 0x06
     5c8:	8f 83       	std	Y+7, r24	; 0x07
     5ca:	98 87       	std	Y+8, r25	; 0x08
     5cc:	8d 85       	ldd	r24, Y+13	; 0x0d
     5ce:	9e 85       	ldd	r25, Y+14	; 0x0e
     5d0:	af 85       	ldd	r26, Y+15	; 0x0f
     5d2:	b8 89       	ldd	r27, Y+16	; 0x10
     5d4:	48 1a       	sub	r4, r24
     5d6:	59 0a       	sbc	r5, r25
     5d8:	6a 0a       	sbc	r6, r26
     5da:	7b 0a       	sbc	r7, r27
     5dc:	29 81       	ldd	r18, Y+1	; 0x01
     5de:	3a 81       	ldd	r19, Y+2	; 0x02
     5e0:	4b 81       	ldd	r20, Y+3	; 0x03
     5e2:	5c 81       	ldd	r21, Y+4	; 0x04
     5e4:	8d 81       	ldd	r24, Y+5	; 0x05
     5e6:	9e 81       	ldd	r25, Y+6	; 0x06
     5e8:	af 81       	ldd	r26, Y+7	; 0x07
     5ea:	b8 85       	ldd	r27, Y+8	; 0x08
     5ec:	28 1b       	sub	r18, r24
     5ee:	39 0b       	sbc	r19, r25
     5f0:	4a 0b       	sbc	r20, r26
     5f2:	5b 0b       	sbc	r21, r27
     5f4:	29 83       	std	Y+1, r18	; 0x01
     5f6:	3a 83       	std	Y+2, r19	; 0x02
     5f8:	4b 83       	std	Y+3, r20	; 0x03
     5fa:	5c 83       	std	Y+4, r21	; 0x04
     5fc:	69 81       	ldd	r22, Y+1	; 0x01
     5fe:	7a 81       	ldd	r23, Y+2	; 0x02
     600:	8b 81       	ldd	r24, Y+3	; 0x03
     602:	9c 81       	ldd	r25, Y+4	; 0x04
     604:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     608:	20 e0       	ldi	r18, 0x00	; 0
     60a:	30 e0       	ldi	r19, 0x00	; 0
     60c:	40 e0       	ldi	r20, 0x00	; 0
     60e:	55 e3       	ldi	r21, 0x35	; 53
     610:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     614:	20 e0       	ldi	r18, 0x00	; 0
     616:	30 e0       	ldi	r19, 0x00	; 0
     618:	40 e0       	ldi	r20, 0x00	; 0
     61a:	58 e3       	ldi	r21, 0x38	; 56
     61c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     620:	20 e0       	ldi	r18, 0x00	; 0
     622:	30 e0       	ldi	r19, 0x00	; 0
     624:	40 e0       	ldi	r20, 0x00	; 0
     626:	51 e4       	ldi	r21, 0x41	; 65
     628:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     62c:	69 83       	std	Y+1, r22	; 0x01
     62e:	7a 83       	std	Y+2, r23	; 0x02
     630:	8b 83       	std	Y+3, r24	; 0x03
     632:	9c 83       	std	Y+4, r25	; 0x04
     634:	c6 01       	movw	r24, r12
     636:	b5 01       	movw	r22, r10
     638:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     63c:	9b 01       	movw	r18, r22
     63e:	ac 01       	movw	r20, r24
     640:	69 81       	ldd	r22, Y+1	; 0x01
     642:	7a 81       	ldd	r23, Y+2	; 0x02
     644:	8b 81       	ldd	r24, Y+3	; 0x03
     646:	9c 81       	ldd	r25, Y+4	; 0x04
     648:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     64c:	6b 01       	movw	r12, r22
     64e:	7c 01       	movw	r14, r24
     650:	c3 01       	movw	r24, r6
     652:	b2 01       	movw	r22, r4
     654:	0e 94 00 12 	call	0x2400	; 0x2400 <__floatsisf>
     658:	20 e0       	ldi	r18, 0x00	; 0
     65a:	30 e0       	ldi	r19, 0x00	; 0
     65c:	40 e0       	ldi	r20, 0x00	; 0
     65e:	58 e3       	ldi	r21, 0x38	; 56
     660:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     664:	20 e0       	ldi	r18, 0x00	; 0
     666:	30 e0       	ldi	r19, 0x00	; 0
     668:	40 e8       	ldi	r20, 0x80	; 128
     66a:	51 e4       	ldi	r21, 0x41	; 65
     66c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     670:	9b 01       	movw	r18, r22
     672:	ac 01       	movw	r20, r24
     674:	c7 01       	movw	r24, r14
     676:	b6 01       	movw	r22, r12
     678:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <__subsf3>
     67c:	20 e0       	ldi	r18, 0x00	; 0
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	48 ec       	ldi	r20, 0xC8	; 200
     682:	52 e4       	ldi	r21, 0x42	; 66
     684:	0e 94 65 11 	call	0x22ca	; 0x22ca <__divsf3>
     688:	20 e0       	ldi	r18, 0x00	; 0
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	48 ec       	ldi	r20, 0xC8	; 200
     68e:	52 e4       	ldi	r21, 0x42	; 66
     690:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     694:	20 91 00 20 	lds	r18, 0x2000
     698:	21 30       	cpi	r18, 0x01	; 1
     69a:	51 f4       	brne	.+20     	; 0x6b0 <MS5611_calculate+0x3e8>
     69c:	60 93 62 20 	sts	0x2062, r22
     6a0:	70 93 63 20 	sts	0x2063, r23
     6a4:	80 93 64 20 	sts	0x2064, r24
     6a8:	90 93 65 20 	sts	0x2065, r25
     6ac:	10 92 00 20 	sts	0x2000, r1
     6b0:	02 e6       	ldi	r16, 0x62	; 98
     6b2:	10 e2       	ldi	r17, 0x20	; 32
     6b4:	d8 01       	movw	r26, r16
     6b6:	cd 90       	ld	r12, X+
     6b8:	dd 90       	ld	r13, X+
     6ba:	ed 90       	ld	r14, X+
     6bc:	fc 90       	ld	r15, X
     6be:	a7 01       	movw	r20, r14
     6c0:	96 01       	movw	r18, r12
     6c2:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <__subsf3>
     6c6:	21 e4       	ldi	r18, 0x41	; 65
     6c8:	3f e3       	ldi	r19, 0x3F	; 63
     6ca:	4d e0       	ldi	r20, 0x0D	; 13
     6cc:	5f e3       	ldi	r21, 0x3F	; 63
     6ce:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     6d2:	9b 01       	movw	r18, r22
     6d4:	ac 01       	movw	r20, r24
     6d6:	c7 01       	movw	r24, r14
     6d8:	b6 01       	movw	r22, r12
     6da:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__addsf3>
     6de:	60 93 66 20 	sts	0x2066, r22
     6e2:	70 93 67 20 	sts	0x2067, r23
     6e6:	80 93 68 20 	sts	0x2068, r24
     6ea:	90 93 69 20 	sts	0x2069, r25
     6ee:	f8 01       	movw	r30, r16
     6f0:	60 83       	st	Z, r22
     6f2:	71 83       	std	Z+1, r23	; 0x01
     6f4:	82 83       	std	Z+2, r24	; 0x02
     6f6:	93 83       	std	Z+3, r25	; 0x03
     6f8:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     6fc:	60 93 73 20 	sts	0x2073, r22
     700:	70 93 74 20 	sts	0x2074, r23
     704:	80 93 75 20 	sts	0x2075, r24
     708:	90 93 76 20 	sts	0x2076, r25
     70c:	60 93 6f 20 	sts	0x206F, r22
     710:	70 93 70 20 	sts	0x2070, r23
     714:	80 93 71 20 	sts	0x2071, r24
     718:	90 93 72 20 	sts	0x2072, r25
     71c:	20 e0       	ldi	r18, 0x00	; 0
     71e:	30 e0       	ldi	r19, 0x00	; 0
     720:	48 ec       	ldi	r20, 0xC8	; 200
     722:	52 e4       	ldi	r21, 0x42	; 66
     724:	69 85       	ldd	r22, Y+9	; 0x09
     726:	7a 85       	ldd	r23, Y+10	; 0x0a
     728:	8b 85       	ldd	r24, Y+11	; 0x0b
     72a:	9c 85       	ldd	r25, Y+12	; 0x0c
     72c:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
     730:	0e 94 cd 11 	call	0x239a	; 0x239a <__fixsfsi>
     734:	60 93 43 20 	sts	0x2043, r22
     738:	70 93 44 20 	sts	0x2044, r23
     73c:	64 96       	adiw	r28, 0x14	; 20
     73e:	cd bf       	out	0x3d, r28	; 61
     740:	de bf       	out	0x3e, r29	; 62
     742:	df 91       	pop	r29
     744:	cf 91       	pop	r28
     746:	1f 91       	pop	r17
     748:	0f 91       	pop	r16
     74a:	ff 90       	pop	r15
     74c:	ef 90       	pop	r14
     74e:	df 90       	pop	r13
     750:	cf 90       	pop	r12
     752:	bf 90       	pop	r11
     754:	af 90       	pop	r10
     756:	9f 90       	pop	r9
     758:	8f 90       	pop	r8
     75a:	7f 90       	pop	r7
     75c:	6f 90       	pop	r6
     75e:	5f 90       	pop	r5
     760:	4f 90       	pop	r4
     762:	3f 90       	pop	r3
     764:	2f 90       	pop	r2
     766:	08 95       	ret

00000768 <MS5611_reset>:
     768:	0f 93       	push	r16
     76a:	8e e1       	ldi	r24, 0x1E	; 30
     76c:	80 93 4a 20 	sts	0x204A, r24
     770:	00 e0       	ldi	r16, 0x00	; 0
     772:	21 e0       	ldi	r18, 0x01	; 1
     774:	4a e4       	ldi	r20, 0x4A	; 74
     776:	50 e2       	ldi	r21, 0x20	; 32
     778:	67 e7       	ldi	r22, 0x77	; 119
     77a:	87 e7       	ldi	r24, 0x77	; 119
     77c:	90 e2       	ldi	r25, 0x20	; 32
     77e:	a6 d6       	rcall	.+3404   	; 0x14cc <TWI_MasterWriteRead>
     780:	ee e8       	ldi	r30, 0x8E	; 142
     782:	f0 e2       	ldi	r31, 0x20	; 32
     784:	80 81       	ld	r24, Z
     786:	81 11       	cpse	r24, r1
     788:	fd cf       	rjmp	.-6      	; 0x784 <MS5611_reset+0x1c>
     78a:	8f eb       	ldi	r24, 0xBF	; 191
     78c:	9d e5       	ldi	r25, 0x5D	; 93
     78e:	01 97       	sbiw	r24, 0x01	; 1
     790:	f1 f7       	brne	.-4      	; 0x78e <MS5611_reset+0x26>
     792:	00 c0       	rjmp	.+0      	; 0x794 <MS5611_reset+0x2c>
     794:	00 00       	nop
     796:	0f 91       	pop	r16
     798:	08 95       	ret

0000079a <MS5611_read_PROM>:
     79a:	4f 92       	push	r4
     79c:	5f 92       	push	r5
     79e:	6f 92       	push	r6
     7a0:	7f 92       	push	r7
     7a2:	8f 92       	push	r8
     7a4:	9f 92       	push	r9
     7a6:	af 92       	push	r10
     7a8:	bf 92       	push	r11
     7aa:	cf 92       	push	r12
     7ac:	df 92       	push	r13
     7ae:	ef 92       	push	r14
     7b0:	ff 92       	push	r15
     7b2:	0f 93       	push	r16
     7b4:	cf 93       	push	r28
     7b6:	df 93       	push	r29
     7b8:	82 ea       	ldi	r24, 0xA2	; 162
     7ba:	80 93 4b 20 	sts	0x204B, r24
     7be:	0f 2e       	mov	r0, r31
     7c0:	fe e4       	ldi	r31, 0x4E	; 78
     7c2:	6f 2e       	mov	r6, r31
     7c4:	f0 e2       	ldi	r31, 0x20	; 32
     7c6:	7f 2e       	mov	r7, r31
     7c8:	f0 2d       	mov	r31, r0
     7ca:	0f 2e       	mov	r0, r31
     7cc:	fa e5       	ldi	r31, 0x5A	; 90
     7ce:	8f 2e       	mov	r8, r31
     7d0:	f0 e2       	ldi	r31, 0x20	; 32
     7d2:	9f 2e       	mov	r9, r31
     7d4:	f0 2d       	mov	r31, r0
     7d6:	ce e8       	ldi	r28, 0x8E	; 142
     7d8:	d0 e2       	ldi	r29, 0x20	; 32
     7da:	0f 2e       	mov	r0, r31
     7dc:	f2 e8       	ldi	r31, 0x82	; 130
     7de:	af 2e       	mov	r10, r31
     7e0:	f0 e2       	ldi	r31, 0x20	; 32
     7e2:	bf 2e       	mov	r11, r31
     7e4:	f0 2d       	mov	r31, r0
     7e6:	0f 2e       	mov	r0, r31
     7e8:	f5 e4       	ldi	r31, 0x45	; 69
     7ea:	cf 2e       	mov	r12, r31
     7ec:	f0 e2       	ldi	r31, 0x20	; 32
     7ee:	df 2e       	mov	r13, r31
     7f0:	f0 2d       	mov	r31, r0
     7f2:	0f 2e       	mov	r0, r31
     7f4:	f3 e8       	ldi	r31, 0x83	; 131
     7f6:	ef 2e       	mov	r14, r31
     7f8:	f0 e2       	ldi	r31, 0x20	; 32
     7fa:	ff 2e       	mov	r15, r31
     7fc:	f0 2d       	mov	r31, r0
     7fe:	0f 2e       	mov	r0, r31
     800:	f6 e4       	ldi	r31, 0x46	; 70
     802:	4f 2e       	mov	r4, r31
     804:	f0 e2       	ldi	r31, 0x20	; 32
     806:	5f 2e       	mov	r5, r31
     808:	f0 2d       	mov	r31, r0
     80a:	02 e0       	ldi	r16, 0x02	; 2
     80c:	21 e0       	ldi	r18, 0x01	; 1
     80e:	4b e4       	ldi	r20, 0x4B	; 75
     810:	50 e2       	ldi	r21, 0x20	; 32
     812:	67 e7       	ldi	r22, 0x77	; 119
     814:	87 e7       	ldi	r24, 0x77	; 119
     816:	90 e2       	ldi	r25, 0x20	; 32
     818:	59 d6       	rcall	.+3250   	; 0x14cc <TWI_MasterWriteRead>
     81a:	88 81       	ld	r24, Y
     81c:	81 11       	cpse	r24, r1
     81e:	fd cf       	rjmp	.-6      	; 0x81a <MS5611_read_PROM+0x80>
     820:	eb e4       	ldi	r30, 0x4B	; 75
     822:	f0 e2       	ldi	r31, 0x20	; 32
     824:	80 81       	ld	r24, Z
     826:	8e 5f       	subi	r24, 0xFE	; 254
     828:	80 83       	st	Z, r24
     82a:	f5 01       	movw	r30, r10
     82c:	80 81       	ld	r24, Z
     82e:	f6 01       	movw	r30, r12
     830:	80 83       	st	Z, r24
     832:	f7 01       	movw	r30, r14
     834:	20 81       	ld	r18, Z
     836:	f2 01       	movw	r30, r4
     838:	20 83       	st	Z, r18
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	98 2f       	mov	r25, r24
     83e:	88 27       	eor	r24, r24
     840:	82 0f       	add	r24, r18
     842:	91 1d       	adc	r25, r1
     844:	f3 01       	movw	r30, r6
     846:	81 93       	st	Z+, r24
     848:	91 93       	st	Z+, r25
     84a:	3f 01       	movw	r6, r30
     84c:	e8 15       	cp	r30, r8
     84e:	f9 05       	cpc	r31, r9
     850:	e1 f6       	brne	.-72     	; 0x80a <MS5611_read_PROM+0x70>
     852:	df 91       	pop	r29
     854:	cf 91       	pop	r28
     856:	0f 91       	pop	r16
     858:	ff 90       	pop	r15
     85a:	ef 90       	pop	r14
     85c:	df 90       	pop	r13
     85e:	cf 90       	pop	r12
     860:	bf 90       	pop	r11
     862:	af 90       	pop	r10
     864:	9f 90       	pop	r9
     866:	8f 90       	pop	r8
     868:	7f 90       	pop	r7
     86a:	6f 90       	pop	r6
     86c:	5f 90       	pop	r5
     86e:	4f 90       	pop	r4
     870:	08 95       	ret

00000872 <read_d_command>:
   
   
   void read_d_command (unsigned char d_reg)
   {
     872:	0f 93       	push	r16
     874:	cf 93       	push	r28
     876:	df 93       	push	r29
     878:	1f 92       	push	r1
     87a:	cd b7       	in	r28, 0x3d	; 61
     87c:	de b7       	in	r29, 0x3e	; 62
     87e:	89 83       	std	Y+1, r24	; 0x01
 		TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&d_reg,1,0);
     880:	00 e0       	ldi	r16, 0x00	; 0
     882:	21 e0       	ldi	r18, 0x01	; 1
     884:	ae 01       	movw	r20, r28
     886:	4f 5f       	subi	r20, 0xFF	; 255
     888:	5f 4f       	sbci	r21, 0xFF	; 255
     88a:	67 e7       	ldi	r22, 0x77	; 119
     88c:	87 e7       	ldi	r24, 0x77	; 119
     88e:	90 e2       	ldi	r25, 0x20	; 32
     890:	1d d6       	rcall	.+3130   	; 0x14cc <TWI_MasterWriteRead>
 		while (twiMaster.status != TWIM_STATUS_READY) {
     892:	ee e8       	ldi	r30, 0x8E	; 142
     894:	f0 e2       	ldi	r31, 0x20	; 32
     896:	80 81       	ld	r24, Z
     898:	81 11       	cpse	r24, r1
     89a:	fd cf       	rjmp	.-6      	; 0x896 <read_d_command+0x24>
 			/* Wait until transaction is complete. */
 		}   
   }
     89c:	0f 90       	pop	r0
     89e:	df 91       	pop	r29
     8a0:	cf 91       	pop	r28
     8a2:	0f 91       	pop	r16
     8a4:	08 95       	ret

000008a6 <ADC_read_command>:
   
   
   void ADC_read_command (unsigned char adc_reg, uint8_t i)
   {
     8a6:	0f 93       	push	r16
     8a8:	1f 93       	push	r17
     8aa:	cf 93       	push	r28
     8ac:	df 93       	push	r29
     8ae:	1f 92       	push	r1
     8b0:	cd b7       	in	r28, 0x3d	; 61
     8b2:	de b7       	in	r29, 0x3e	; 62
     8b4:	89 83       	std	Y+1, r24	; 0x01
     8b6:	16 2f       	mov	r17, r22
		TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&adc_reg,1,3);
     8b8:	03 e0       	ldi	r16, 0x03	; 3
     8ba:	21 e0       	ldi	r18, 0x01	; 1
     8bc:	ae 01       	movw	r20, r28
     8be:	4f 5f       	subi	r20, 0xFF	; 255
     8c0:	5f 4f       	sbci	r21, 0xFF	; 255
     8c2:	67 e7       	ldi	r22, 0x77	; 119
     8c4:	87 e7       	ldi	r24, 0x77	; 119
     8c6:	90 e2       	ldi	r25, 0x20	; 32
     8c8:	01 d6       	rcall	.+3074   	; 0x14cc <TWI_MasterWriteRead>
		while (twiMaster.status != TWIM_STATUS_READY) {
     8ca:	ee e8       	ldi	r30, 0x8E	; 142
     8cc:	f0 e2       	ldi	r31, 0x20	; 32
     8ce:	80 81       	ld	r24, Z
     8d0:	81 11       	cpse	r24, r1
     8d2:	fd cf       	rjmp	.-6      	; 0x8ce <ADC_read_command+0x28>
			/* Wait until transaction is complete. */
		}
		/*MS5611.read_d=MS5611.read_d+16;*/
		MS5611.d[0]=twiMaster.readData[0];
     8d4:	80 91 82 20 	lds	r24, 0x2082
     8d8:	80 93 47 20 	sts	0x2047, r24
		MS5611.d[1]=twiMaster.readData[1];
     8dc:	30 91 83 20 	lds	r19, 0x2083
     8e0:	30 93 48 20 	sts	0x2048, r19
		MS5611.d[2]=twiMaster.readData[2];
     8e4:	20 91 84 20 	lds	r18, 0x2084
     8e8:	20 93 49 20 	sts	0x2049, r18
		   		 
		MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
     8ec:	e1 2f       	mov	r30, r17
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	ee 0f       	add	r30, r30
     8f2:	ff 1f       	adc	r31, r31
     8f4:	ee 0f       	add	r30, r30
     8f6:	ff 1f       	adc	r31, r31
     8f8:	eb 5b       	subi	r30, 0xBB	; 187
     8fa:	ff 4d       	sbci	r31, 0xDF	; 223
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	a0 e0       	ldi	r26, 0x00	; 0
     900:	b0 e0       	ldi	r27, 0x00	; 0
     902:	ba 2f       	mov	r27, r26
     904:	a9 2f       	mov	r26, r25
     906:	98 2f       	mov	r25, r24
     908:	88 27       	eor	r24, r24
     90a:	83 0f       	add	r24, r19
     90c:	91 1d       	adc	r25, r1
     90e:	a1 1d       	adc	r26, r1
     910:	b1 1d       	adc	r27, r1
     912:	ba 2f       	mov	r27, r26
     914:	a9 2f       	mov	r26, r25
     916:	98 2f       	mov	r25, r24
     918:	88 27       	eor	r24, r24
     91a:	82 0f       	add	r24, r18
     91c:	91 1d       	adc	r25, r1
     91e:	a1 1d       	adc	r26, r1
     920:	b1 1d       	adc	r27, r1
     922:	85 8b       	std	Z+21, r24	; 0x15
     924:	96 8b       	std	Z+22, r25	; 0x16
     926:	a7 8b       	std	Z+23, r26	; 0x17
     928:	b0 8f       	std	Z+24, r27	; 0x18
     92a:	0f 90       	pop	r0
     92c:	df 91       	pop	r29
     92e:	cf 91       	pop	r28
     930:	1f 91       	pop	r17
     932:	0f 91       	pop	r16
     934:	08 95       	ret

00000936 <MS5611_measure>:
// long int temperature;
//int pressure;
int temperature;

void MS5611_measure(void)
{
     936:	af 92       	push	r10
     938:	bf 92       	push	r11
     93a:	cf 92       	push	r12
     93c:	df 92       	push	r13
     93e:	ef 92       	push	r14
     940:	ff 92       	push	r15
     942:	0f 93       	push	r16
     944:	1f 93       	push	r17

  	switch (MS5611.count)
     946:	80 91 6e 20 	lds	r24, 0x206E
     94a:	83 30       	cpi	r24, 0x03	; 3
     94c:	69 f0       	breq	.+26     	; 0x968 <MS5611_measure+0x32>
     94e:	86 30       	cpi	r24, 0x06	; 6
     950:	d9 f0       	breq	.+54     	; 0x988 <MS5611_measure+0x52>
     952:	81 11       	cpse	r24, r1
     954:	5f c0       	rjmp	.+190    	; 0xa14 <MS5611_measure+0xde>
  	{
  		case	0	:	{
  							//MS5611_read_PROM();  bordamesh avale main
  							read_d_command(MS5611.read_d);  
     956:	80 91 4c 20 	lds	r24, 0x204C
     95a:	8b df       	rcall	.-234    	; 0x872 <read_d_command>
  							MS5611.count++;
     95c:	ee e6       	ldi	r30, 0x6E	; 110
     95e:	f0 e2       	ldi	r31, 0x20	; 32
     960:	80 81       	ld	r24, Z
     962:	8f 5f       	subi	r24, 0xFF	; 255
     964:	80 83       	st	Z, r24
							break;}
     966:	59 c0       	rjmp	.+178    	; 0xa1a <MS5611_measure+0xe4>
  		case	3	:	{
							ADC_read_command(MS5611.ADC_read,0);
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	80 91 4d 20 	lds	r24, 0x204D
     96e:	9b df       	rcall	.-202    	; 0x8a6 <ADC_read_command>
							MS5611.read_d=MS5611.read_d+16;
     970:	ec e4       	ldi	r30, 0x4C	; 76
     972:	f0 e2       	ldi	r31, 0x20	; 32
     974:	80 81       	ld	r24, Z
     976:	80 5f       	subi	r24, 0xF0	; 240
     978:	80 83       	st	Z, r24
							read_d_command(MS5611.read_d); 
     97a:	7b df       	rcall	.-266    	; 0x872 <read_d_command>
							MS5611.count++;
     97c:	ee e6       	ldi	r30, 0x6E	; 110
     97e:	f0 e2       	ldi	r31, 0x20	; 32
     980:	80 81       	ld	r24, Z
     982:	8f 5f       	subi	r24, 0xFF	; 255
     984:	80 83       	st	Z, r24
							break;}
     986:	49 c0       	rjmp	.+146    	; 0xa1a <MS5611_measure+0xe4>
 		case	6	:	{	
							MS5611.read_d=0x48;
     988:	88 e4       	ldi	r24, 0x48	; 72
     98a:	80 93 4c 20 	sts	0x204C, r24
							ADC_read_command(MS5611.ADC_read,1);
     98e:	61 e0       	ldi	r22, 0x01	; 1
     990:	80 91 4d 20 	lds	r24, 0x204D
     994:	88 df       	rcall	.-240    	; 0x8a6 <ADC_read_command>
							if (SHT11_dataflag)
     996:	80 91 0d 20 	lds	r24, 0x200D
     99a:	88 23       	and	r24, r24
     99c:	a1 f1       	breq	.+104    	; 0xa06 <MS5611_measure+0xd0>
							{
								MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
     99e:	a0 90 5a 20 	lds	r10, 0x205A
     9a2:	b0 90 5b 20 	lds	r11, 0x205B
     9a6:	c0 90 5c 20 	lds	r12, 0x205C
     9aa:	d0 90 5d 20 	lds	r13, 0x205D
     9ae:	e0 90 58 20 	lds	r14, 0x2058
     9b2:	f0 90 59 20 	lds	r15, 0x2059
     9b6:	00 91 56 20 	lds	r16, 0x2056
     9ba:	10 91 57 20 	lds	r17, 0x2057
     9be:	20 91 54 20 	lds	r18, 0x2054
     9c2:	30 91 55 20 	lds	r19, 0x2055
     9c6:	40 91 52 20 	lds	r20, 0x2052
     9ca:	50 91 53 20 	lds	r21, 0x2053
     9ce:	60 91 50 20 	lds	r22, 0x2050
     9d2:	70 91 51 20 	lds	r23, 0x2051
     9d6:	ee e5       	ldi	r30, 0x5E	; 94
     9d8:	f0 e2       	ldi	r31, 0x20	; 32
     9da:	83 81       	ldd	r24, Z+3	; 0x03
     9dc:	8f 93       	push	r24
     9de:	82 81       	ldd	r24, Z+2	; 0x02
     9e0:	8f 93       	push	r24
     9e2:	81 81       	ldd	r24, Z+1	; 0x01
     9e4:	8f 93       	push	r24
     9e6:	80 81       	ld	r24, Z
     9e8:	8f 93       	push	r24
     9ea:	80 91 4e 20 	lds	r24, 0x204E
     9ee:	90 91 4f 20 	lds	r25, 0x204F
     9f2:	6a dc       	rcall	.-1836   	; 0x2c8 <MS5611_calculate>
								SHT11_dataflag=0;
     9f4:	10 92 0d 20 	sts	0x200D, r1
								MS5611_dataflag=1;
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	80 93 0c 20 	sts	0x200C, r24
     9fe:	0f 90       	pop	r0
     a00:	0f 90       	pop	r0
     a02:	0f 90       	pop	r0
     a04:	0f 90       	pop	r0
							}
							read_d_command(MS5611.read_d);
     a06:	80 91 4c 20 	lds	r24, 0x204C
     a0a:	33 df       	rcall	.-410    	; 0x872 <read_d_command>
							MS5611.count=1;
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	80 93 6e 20 	sts	0x206E, r24
							break;}
     a12:	03 c0       	rjmp	.+6      	; 0xa1a <MS5611_measure+0xe4>
// 							printf2pc("Pressure: %ld\r",pressure);					
//  							printf2pc("Temperature: %ld\r\r",temperature);
// 							break;}
// 							 
 		default		:	{	
 							MS5611.count++;
     a14:	8f 5f       	subi	r24, 0xFF	; 255
     a16:	80 93 6e 20 	sts	0x206E, r24
  	}
	
// 	MS5611_read_PROM();
// 	MS5611_D_read();
// 	MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
}
     a1a:	1f 91       	pop	r17
     a1c:	0f 91       	pop	r16
     a1e:	ff 90       	pop	r15
     a20:	ef 90       	pop	r14
     a22:	df 90       	pop	r13
     a24:	cf 90       	pop	r12
     a26:	bf 90       	pop	r11
     a28:	af 90       	pop	r10
     a2a:	08 95       	ret

00000a2c <NRF24L01_L_RF_TX>:
		NRF24L01_L_RF_TX();
	while ((NRF24L01_L_Get_Status() & _TX_DS) != _TX_DS)
	{
		
	}		
	NRF24L01_L_Clear_Interrupts();
     a2c:	e0 e8       	ldi	r30, 0x80	; 128
     a2e:	f6 e0       	ldi	r31, 0x06	; 6
     a30:	82 e0       	ldi	r24, 0x02	; 2
     a32:	86 83       	std	Z+6, r24	; 0x06
     a34:	85 83       	std	Z+5, r24	; 0x05
     a36:	8a e6       	ldi	r24, 0x6A	; 106
     a38:	8a 95       	dec	r24
     a3a:	f1 f7       	brne	.-4      	; 0xa38 <NRF24L01_L_RF_TX+0xc>
     a3c:	00 c0       	rjmp	.+0      	; 0xa3e <NRF24L01_L_RF_TX+0x12>
     a3e:	82 e0       	ldi	r24, 0x02	; 2
     a40:	86 83       	std	Z+6, r24	; 0x06
     a42:	08 95       	ret

00000a44 <SPI_L>:
     a44:	e0 ec       	ldi	r30, 0xC0	; 192
     a46:	f9 e0       	ldi	r31, 0x09	; 9
     a48:	83 83       	std	Z+3, r24	; 0x03
     a4a:	82 81       	ldd	r24, Z+2	; 0x02
     a4c:	88 23       	and	r24, r24
     a4e:	ec f7       	brge	.-6      	; 0xa4a <SPI_L+0x6>
     a50:	e0 ec       	ldi	r30, 0xC0	; 192
     a52:	f9 e0       	ldi	r31, 0x09	; 9
     a54:	83 81       	ldd	r24, Z+3	; 0x03
     a56:	08 95       	ret

00000a58 <NRF24L01_L_ReadReg>:
     a58:	1f 93       	push	r17
     a5a:	cf 93       	push	r28
     a5c:	df 93       	push	r29
     a5e:	c0 e6       	ldi	r28, 0x60	; 96
     a60:	d6 e0       	ldi	r29, 0x06	; 6
     a62:	10 e1       	ldi	r17, 0x10	; 16
     a64:	1e 83       	std	Y+6, r17	; 0x06
     a66:	ee df       	rcall	.-36     	; 0xa44 <SPI_L>
     a68:	8f ef       	ldi	r24, 0xFF	; 255
     a6a:	ec df       	rcall	.-40     	; 0xa44 <SPI_L>
     a6c:	1d 83       	std	Y+5, r17	; 0x05
     a6e:	df 91       	pop	r29
     a70:	cf 91       	pop	r28
     a72:	1f 91       	pop	r17
     a74:	08 95       	ret

00000a76 <NRF24L01_L_WriteReg>:
     a76:	ff 92       	push	r15
     a78:	0f 93       	push	r16
     a7a:	1f 93       	push	r17
     a7c:	cf 93       	push	r28
     a7e:	df 93       	push	r29
     a80:	f6 2e       	mov	r15, r22
     a82:	c0 e6       	ldi	r28, 0x60	; 96
     a84:	d6 e0       	ldi	r29, 0x06	; 6
     a86:	10 e1       	ldi	r17, 0x10	; 16
     a88:	1e 83       	std	Y+6, r17	; 0x06
     a8a:	dc df       	rcall	.-72     	; 0xa44 <SPI_L>
     a8c:	08 2f       	mov	r16, r24
     a8e:	8f 2d       	mov	r24, r15
     a90:	d9 df       	rcall	.-78     	; 0xa44 <SPI_L>
     a92:	1d 83       	std	Y+5, r17	; 0x05
     a94:	80 2f       	mov	r24, r16
     a96:	df 91       	pop	r29
     a98:	cf 91       	pop	r28
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	ff 90       	pop	r15
     aa0:	08 95       	ret

00000aa2 <NRF24L01_L_Set_CH>:
     aa2:	68 2f       	mov	r22, r24
     aa4:	6f 77       	andi	r22, 0x7F	; 127
     aa6:	85 e2       	ldi	r24, 0x25	; 37
     aa8:	e6 cf       	rjmp	.-52     	; 0xa76 <NRF24L01_L_WriteReg>
     aaa:	08 95       	ret

00000aac <NRF24L01_L_Set_ShockBurst>:
     aac:	cf 93       	push	r28
     aae:	c8 2f       	mov	r28, r24
     ab0:	68 2f       	mov	r22, r24
     ab2:	84 e2       	ldi	r24, 0x24	; 36
     ab4:	e0 df       	rcall	.-64     	; 0xa76 <NRF24L01_L_WriteReg>
     ab6:	6c 2f       	mov	r22, r28
     ab8:	81 e2       	ldi	r24, 0x21	; 33
     aba:	dd df       	rcall	.-70     	; 0xa76 <NRF24L01_L_WriteReg>
     abc:	cf 91       	pop	r28
     abe:	08 95       	ret

00000ac0 <NRF24L01_L_Set_Address_Width>:
     ac0:	63 e0       	ldi	r22, 0x03	; 3
     ac2:	83 e2       	ldi	r24, 0x23	; 35
     ac4:	d8 cf       	rjmp	.-80     	; 0xa76 <NRF24L01_L_WriteReg>
     ac6:	08 95       	ret

00000ac8 <NRF24L01_L_Clear_Interrupts>:
     ac8:	60 e7       	ldi	r22, 0x70	; 112
     aca:	87 e2       	ldi	r24, 0x27	; 39
     acc:	d4 cf       	rjmp	.-88     	; 0xa76 <NRF24L01_L_WriteReg>
     ace:	08 95       	ret

00000ad0 <NRF24L01_L_WriteRegBuf>:
     ad0:	df 92       	push	r13
     ad2:	ef 92       	push	r14
     ad4:	ff 92       	push	r15
     ad6:	0f 93       	push	r16
     ad8:	1f 93       	push	r17
     ada:	cf 93       	push	r28
     adc:	df 93       	push	r29
     ade:	7b 01       	movw	r14, r22
     ae0:	8a 01       	movw	r16, r20
     ae2:	90 e1       	ldi	r25, 0x10	; 16
     ae4:	e0 e6       	ldi	r30, 0x60	; 96
     ae6:	f6 e0       	ldi	r31, 0x06	; 6
     ae8:	96 83       	std	Z+6, r25	; 0x06
     aea:	ac df       	rcall	.-168    	; 0xa44 <SPI_L>
     aec:	d8 2e       	mov	r13, r24
     aee:	10 16       	cp	r1, r16
     af0:	11 06       	cpc	r1, r17
     af2:	44 f4       	brge	.+16     	; 0xb04 <NRF24L01_L_WriteRegBuf+0x34>
     af4:	e7 01       	movw	r28, r14
     af6:	0e 0d       	add	r16, r14
     af8:	1f 1d       	adc	r17, r15
     afa:	89 91       	ld	r24, Y+
     afc:	a3 df       	rcall	.-186    	; 0xa44 <SPI_L>
     afe:	c0 17       	cp	r28, r16
     b00:	d1 07       	cpc	r29, r17
     b02:	d9 f7       	brne	.-10     	; 0xafa <NRF24L01_L_WriteRegBuf+0x2a>
     b04:	80 e1       	ldi	r24, 0x10	; 16
     b06:	e0 e6       	ldi	r30, 0x60	; 96
     b08:	f6 e0       	ldi	r31, 0x06	; 6
     b0a:	85 83       	std	Z+5, r24	; 0x05
     b0c:	8d 2d       	mov	r24, r13
     b0e:	df 91       	pop	r29
     b10:	cf 91       	pop	r28
     b12:	1f 91       	pop	r17
     b14:	0f 91       	pop	r16
     b16:	ff 90       	pop	r15
     b18:	ef 90       	pop	r14
     b1a:	df 90       	pop	r13
     b1c:	08 95       	ret

00000b1e <NRF24L01_L_Set_RX_Pipe>:
     b1e:	ef 92       	push	r14
     b20:	ff 92       	push	r15
     b22:	0f 93       	push	r16
     b24:	1f 93       	push	r17
     b26:	cf 93       	push	r28
     b28:	df 93       	push	r29
     b2a:	f8 2e       	mov	r15, r24
     b2c:	eb 01       	movw	r28, r22
     b2e:	8a 01       	movw	r16, r20
     b30:	e2 2e       	mov	r14, r18
     b32:	82 e0       	ldi	r24, 0x02	; 2
     b34:	91 df       	rcall	.-222    	; 0xa58 <NRF24L01_L_ReadReg>
     b36:	41 e0       	ldi	r20, 0x01	; 1
     b38:	50 e0       	ldi	r21, 0x00	; 0
     b3a:	0f 2c       	mov	r0, r15
     b3c:	02 c0       	rjmp	.+4      	; 0xb42 <NRF24L01_L_Set_RX_Pipe+0x24>
     b3e:	44 0f       	add	r20, r20
     b40:	55 1f       	adc	r21, r21
     b42:	0a 94       	dec	r0
     b44:	e2 f7       	brpl	.-8      	; 0xb3e <NRF24L01_L_Set_RX_Pipe+0x20>
     b46:	68 2f       	mov	r22, r24
     b48:	64 2b       	or	r22, r20
     b4a:	82 e2       	ldi	r24, 0x22	; 34
     b4c:	94 df       	rcall	.-216    	; 0xa76 <NRF24L01_L_WriteReg>
     b4e:	81 e1       	ldi	r24, 0x11	; 17
     b50:	8f 0d       	add	r24, r15
     b52:	6e 2d       	mov	r22, r14
     b54:	80 62       	ori	r24, 0x20	; 32
     b56:	8f df       	rcall	.-226    	; 0xa76 <NRF24L01_L_WriteReg>
     b58:	8a e0       	ldi	r24, 0x0A	; 10
     b5a:	8f 0d       	add	r24, r15
     b5c:	a8 01       	movw	r20, r16
     b5e:	be 01       	movw	r22, r28
     b60:	80 62       	ori	r24, 0x20	; 32
     b62:	b6 df       	rcall	.-148    	; 0xad0 <NRF24L01_L_WriteRegBuf>
     b64:	df 91       	pop	r29
     b66:	cf 91       	pop	r28
     b68:	1f 91       	pop	r17
     b6a:	0f 91       	pop	r16
     b6c:	ff 90       	pop	r15
     b6e:	ef 90       	pop	r14
     b70:	08 95       	ret

00000b72 <NRF24L01_L_Set_TX_Address>:
     b72:	ab 01       	movw	r20, r22
     b74:	bc 01       	movw	r22, r24
     b76:	80 e3       	ldi	r24, 0x30	; 48
     b78:	ab cf       	rjmp	.-170    	; 0xad0 <NRF24L01_L_WriteRegBuf>
     b7a:	08 95       	ret

00000b7c <NRF24L01_L_Init>:
     b7c:	cf 92       	push	r12
     b7e:	df 92       	push	r13
     b80:	ef 92       	push	r14
     b82:	ff 92       	push	r15
     b84:	0f 93       	push	r16
     b86:	1f 93       	push	r17
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	f8 2e       	mov	r15, r24
     b8e:	d6 2e       	mov	r13, r22
     b90:	14 2f       	mov	r17, r20
     b92:	e9 01       	movw	r28, r18
     b94:	80 e0       	ldi	r24, 0x00	; 0
     b96:	8a df       	rcall	.-236    	; 0xaac <NRF24L01_L_Set_ShockBurst>
     b98:	11 60       	ori	r17, 0x01	; 1
     b9a:	61 2f       	mov	r22, r17
     b9c:	6c 29       	or	r22, r12
     b9e:	86 e2       	ldi	r24, 0x26	; 38
     ba0:	6a df       	rcall	.-300    	; 0xa76 <NRF24L01_L_WriteReg>
     ba2:	80 2f       	mov	r24, r16
     ba4:	8d df       	rcall	.-230    	; 0xac0 <NRF24L01_L_Set_Address_Width>
     ba6:	11 27       	eor	r17, r17
     ba8:	07 fd       	sbrc	r16, 7
     baa:	10 95       	com	r17
     bac:	2e 2d       	mov	r18, r14
     bae:	a8 01       	movw	r20, r16
     bb0:	be 01       	movw	r22, r28
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	b4 df       	rcall	.-152    	; 0xb1e <NRF24L01_L_Set_RX_Pipe>
     bb6:	8d 2d       	mov	r24, r13
     bb8:	74 df       	rcall	.-280    	; 0xaa2 <NRF24L01_L_Set_CH>
     bba:	b8 01       	movw	r22, r16
     bbc:	ce 01       	movw	r24, r28
     bbe:	d9 df       	rcall	.-78     	; 0xb72 <NRF24L01_L_Set_TX_Address>
     bc0:	6f 2d       	mov	r22, r15
     bc2:	6a 60       	ori	r22, 0x0A	; 10
     bc4:	80 e2       	ldi	r24, 0x20	; 32
     bc6:	57 df       	rcall	.-338    	; 0xa76 <NRF24L01_L_WriteReg>
     bc8:	8f ed       	ldi	r24, 0xDF	; 223
     bca:	9e e2       	ldi	r25, 0x2E	; 46
     bcc:	01 97       	sbiw	r24, 0x01	; 1
     bce:	f1 f7       	brne	.-4      	; 0xbcc <NRF24L01_L_Init+0x50>
     bd0:	00 c0       	rjmp	.+0      	; 0xbd2 <NRF24L01_L_Init+0x56>
     bd2:	00 00       	nop
     bd4:	df 91       	pop	r29
     bd6:	cf 91       	pop	r28
     bd8:	1f 91       	pop	r17
     bda:	0f 91       	pop	r16
     bdc:	ff 90       	pop	r15
     bde:	ef 90       	pop	r14
     be0:	df 90       	pop	r13
     be2:	cf 90       	pop	r12
     be4:	08 95       	ret

00000be6 <NRF24L01_L_Write_TX_Buf>:
     be6:	ab 01       	movw	r20, r22
     be8:	bc 01       	movw	r22, r24
     bea:	80 ea       	ldi	r24, 0xA0	; 160
     bec:	71 cf       	rjmp	.-286    	; 0xad0 <NRF24L01_L_WriteRegBuf>
     bee:	08 95       	ret

00000bf0 <NRF24L01_L_Flush_TX>:

/**
 Empty the transmit buffer

*/
void NRF24L01_L_Flush_TX(void) {
     bf0:	1f 93       	push	r17
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
	NRF24L01_L_CS_LOW;
     bf6:	c0 e6       	ldi	r28, 0x60	; 96
     bf8:	d6 e0       	ldi	r29, 0x06	; 6
     bfa:	10 e1       	ldi	r17, 0x10	; 16
     bfc:	1e 83       	std	Y+6, r17	; 0x06
	SPI_L(FLUSH_TX);
     bfe:	81 ee       	ldi	r24, 0xE1	; 225
     c00:	21 df       	rcall	.-446    	; 0xa44 <SPI_L>
	NRF24L01_L_CS_HIGH;
     c02:	1d 83       	std	Y+5, r17	; 0x05
}
     c04:	df 91       	pop	r29
     c06:	cf 91       	pop	r28
     c08:	1f 91       	pop	r17
     c0a:	08 95       	ret

00000c0c <NRF24L01_L_Flush_RX>:

/**
 Empty the receive buffer
*/
void NRF24L01_L_Flush_RX(void) {
     c0c:	1f 93       	push	r17
     c0e:	cf 93       	push	r28
     c10:	df 93       	push	r29
	NRF24L01_L_CS_LOW;
     c12:	c0 e6       	ldi	r28, 0x60	; 96
     c14:	d6 e0       	ldi	r29, 0x06	; 6
     c16:	10 e1       	ldi	r17, 0x10	; 16
     c18:	1e 83       	std	Y+6, r17	; 0x06
	SPI_L(FLUSH_RX);
     c1a:	82 ee       	ldi	r24, 0xE2	; 226
     c1c:	13 df       	rcall	.-474    	; 0xa44 <SPI_L>
	NRF24L01_L_CS_HIGH;
     c1e:	1d 83       	std	Y+5, r17	; 0x05
}
     c20:	df 91       	pop	r29
     c22:	cf 91       	pop	r28
     c24:	1f 91       	pop	r17
     c26:	08 95       	ret

00000c28 <NRF_init>:

//********************************************************************


void NRF_init (void)
{
     c28:	cf 92       	push	r12
     c2a:	ef 92       	push	r14
     c2c:	0f 93       	push	r16
     c2e:	1f 93       	push	r17
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
	Address[0] = 0x26;
     c34:	86 e2       	ldi	r24, 0x26	; 38
     c36:	80 93 cd 20 	sts	0x20CD, r24
	Address[1] = 0x22;
     c3a:	82 e2       	ldi	r24, 0x22	; 34
     c3c:	80 93 ce 20 	sts	0x20CE, r24
	Address[2] = 0x33;
     c40:	83 e3       	ldi	r24, 0x33	; 51
     c42:	80 93 cf 20 	sts	0x20CF, r24
	Address[3] = 0x44;
     c46:	84 e4       	ldi	r24, 0x44	; 68
     c48:	80 93 d0 20 	sts	0x20D0, r24
	Address[4] = 0x55;
     c4c:	85 e5       	ldi	r24, 0x55	; 85
     c4e:	80 93 d1 20 	sts	0x20D1, r24

	///////////////////////////////////////////////////////////////////////////////////////////////Begin NRF Initialize
	NRF24L01_L_CE_LOW;       //disable transceiver modes
     c52:	82 e0       	ldi	r24, 0x02	; 2
     c54:	e0 e8       	ldi	r30, 0x80	; 128
     c56:	f6 e0       	ldi	r31, 0x06	; 6
     c58:	86 83       	std	Z+6, r24	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c5a:	2a e6       	ldi	r18, 0x6A	; 106
     c5c:	2a 95       	dec	r18
     c5e:	f1 f7       	brne	.-4      	; 0xc5c <NRF_init+0x34>
     c60:	00 c0       	rjmp	.+0      	; 0xc62 <NRF_init+0x3a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c62:	8f ef       	ldi	r24, 0xFF	; 255
     c64:	93 ec       	ldi	r25, 0xC3	; 195
     c66:	29 e0       	ldi	r18, 0x09	; 9
     c68:	81 50       	subi	r24, 0x01	; 1
     c6a:	90 40       	sbci	r25, 0x00	; 0
     c6c:	20 40       	sbci	r18, 0x00	; 0
     c6e:	e1 f7       	brne	.-8      	; 0xc68 <NRF_init+0x40>
     c70:	00 c0       	rjmp	.+0      	; 0xc72 <NRF_init+0x4a>
     c72:	00 00       	nop

	

	_delay_us(10);
	_delay_ms(100);      //power on reset delay needs 100ms
	NRF24L01_L_Clear_Interrupts();
     c74:	29 df       	rcall	.-430    	; 0xac8 <NRF24L01_L_Clear_Interrupts>
	NRF24L01_L_Flush_TX();
     c76:	bc df       	rcall	.-136    	; 0xbf0 <NRF24L01_L_Flush_TX>
	NRF24L01_L_Flush_RX();
     c78:	c9 df       	rcall	.-110    	; 0xc0c <NRF24L01_L_Flush_RX>
	NRF24L01_L_CE_LOW;
     c7a:	c0 e8       	ldi	r28, 0x80	; 128
     c7c:	d6 e0       	ldi	r29, 0x06	; 6
     c7e:	12 e0       	ldi	r17, 0x02	; 2
     c80:	1e 83       	std	Y+6, r17	; 0x06
	
	NRF24L01_L_Init(_TX_MODE, _CH_1, _250k, Address, _Address_Width, _Buffer_Size, RF_PWR_MAX);
     c82:	0f 2e       	mov	r0, r31
     c84:	f6 e0       	ldi	r31, 0x06	; 6
     c86:	cf 2e       	mov	r12, r31
     c88:	f0 2d       	mov	r31, r0
     c8a:	68 94       	set
     c8c:	ee 24       	eor	r14, r14
     c8e:	e5 f8       	bld	r14, 5
     c90:	05 e0       	ldi	r16, 0x05	; 5
     c92:	2d ec       	ldi	r18, 0xCD	; 205
     c94:	30 e2       	ldi	r19, 0x20	; 32
     c96:	40 e2       	ldi	r20, 0x20	; 32
     c98:	61 e0       	ldi	r22, 0x01	; 1
     c9a:	80 e0       	ldi	r24, 0x00	; 0
     c9c:	6f df       	rcall	.-290    	; 0xb7c <NRF24L01_L_Init>
	
	NRF24L01_L_CE_HIGH;
     c9e:	1d 83       	std	Y+5, r17	; 0x05
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca0:	8f e0       	ldi	r24, 0x0F	; 15
     ca2:	94 e0       	ldi	r25, 0x04	; 4
     ca4:	01 97       	sbiw	r24, 0x01	; 1
     ca6:	f1 f7       	brne	.-4      	; 0xca4 <NRF_init+0x7c>
     ca8:	00 c0       	rjmp	.+0      	; 0xcaa <NRF_init+0x82>
     caa:	00 00       	nop
	_delay_us(130);
	///////////////////////////////////////////////////////////////////////////////////////////////END   NRF Initialize
	Nrf.counter=0;
     cac:	10 92 cb 20 	sts	0x20CB, r1
     cb0:	10 92 cc 20 	sts	0x20CC, r1
	
}
     cb4:	df 91       	pop	r29
     cb6:	cf 91       	pop	r28
     cb8:	1f 91       	pop	r17
     cba:	0f 91       	pop	r16
     cbc:	ef 90       	pop	r14
     cbe:	cf 90       	pop	r12
     cc0:	08 95       	ret

00000cc2 <NRF_send>:


void NRF_send (void)
{
     cc2:	df 92       	push	r13
     cc4:	ef 92       	push	r14
     cc6:	ff 92       	push	r15
     cc8:	0f 93       	push	r16
     cca:	1f 93       	push	r17
     ccc:	cf 93       	push	r28
     cce:	df 93       	push	r29
	NRF24L01_L_WriteRegBuf(W_REGISTER | (RX_ADDR_P0 ), Address, _Address_Width);
     cd0:	45 e0       	ldi	r20, 0x05	; 5
     cd2:	50 e0       	ldi	r21, 0x00	; 0
     cd4:	6d ec       	ldi	r22, 0xCD	; 205
     cd6:	70 e2       	ldi	r23, 0x20	; 32
     cd8:	8a e2       	ldi	r24, 0x2A	; 42
     cda:	fa de       	rcall	.-524    	; 0xad0 <NRF24L01_L_WriteRegBuf>
	NRF24L01_L_Set_TX_Address(Address, _Address_Width);
     cdc:	65 e0       	ldi	r22, 0x05	; 5
     cde:	70 e0       	ldi	r23, 0x00	; 0
     ce0:	8d ec       	ldi	r24, 0xCD	; 205
     ce2:	90 e2       	ldi	r25, 0x20	; 32
     ce4:	46 df       	rcall	.-372    	; 0xb72 <NRF24L01_L_Set_TX_Address>
	for (uint8_t k=0;k<Nrf.Len+2;k++)
     ce6:	80 e0       	ldi	r24, 0x00	; 0
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	d1 2c       	mov	r13, r1
	printf2pc("%c",Nrf.data[k]);
     cec:	01 e0       	ldi	r16, 0x01	; 1
     cee:	10 e2       	ldi	r17, 0x20	; 32
     cf0:	c2 ed       	ldi	r28, 0xD2	; 210
     cf2:	d0 e2       	ldi	r29, 0x20	; 32

void NRF_send (void)
{
	NRF24L01_L_WriteRegBuf(W_REGISTER | (RX_ADDR_P0 ), Address, _Address_Width);
	NRF24L01_L_Set_TX_Address(Address, _Address_Width);
	for (uint8_t k=0;k<Nrf.Len+2;k++)
     cf4:	0f 2e       	mov	r0, r31
     cf6:	f9 ec       	ldi	r31, 0xC9	; 201
     cf8:	ef 2e       	mov	r14, r31
     cfa:	f0 e2       	ldi	r31, 0x20	; 32
     cfc:	ff 2e       	mov	r15, r31
     cfe:	f0 2d       	mov	r31, r0
	printf2pc("%c",Nrf.data[k]);
     d00:	fc 01       	movw	r30, r24
     d02:	ef 54       	subi	r30, 0x4F	; 79
     d04:	ff 4d       	sbci	r31, 0xDF	; 223
     d06:	21 81       	ldd	r18, Z+1	; 0x01
     d08:	82 2f       	mov	r24, r18
     d0a:	99 27       	eor	r25, r25
     d0c:	87 fd       	sbrc	r24, 7
     d0e:	90 95       	com	r25
     d10:	9f 93       	push	r25
     d12:	2f 93       	push	r18
     d14:	1f 93       	push	r17
     d16:	0f 93       	push	r16
     d18:	df 93       	push	r29
     d1a:	cf 93       	push	r28
     d1c:	0e 94 39 13 	call	0x2672	; 0x2672 <sprintf>
     d20:	b9 d0       	rcall	.+370    	; 0xe94 <UART_SEND>

void NRF_send (void)
{
	NRF24L01_L_WriteRegBuf(W_REGISTER | (RX_ADDR_P0 ), Address, _Address_Width);
	NRF24L01_L_Set_TX_Address(Address, _Address_Width);
	for (uint8_t k=0;k<Nrf.Len+2;k++)
     d22:	d3 94       	inc	r13
     d24:	8d 2d       	mov	r24, r13
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	f7 01       	movw	r30, r14
     d2a:	20 81       	ld	r18, Z
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	2e 5f       	subi	r18, 0xFE	; 254
     d30:	3f 4f       	sbci	r19, 0xFF	; 255
     d32:	0f 90       	pop	r0
     d34:	0f 90       	pop	r0
     d36:	0f 90       	pop	r0
     d38:	0f 90       	pop	r0
     d3a:	0f 90       	pop	r0
     d3c:	0f 90       	pop	r0
     d3e:	82 17       	cp	r24, r18
     d40:	93 07       	cpc	r25, r19
     d42:	f4 f2       	brlt	.-68     	; 0xd00 <NRF_send+0x3e>
	printf2pc("%c",Nrf.data[k]);
	//printf2pc("\rlen: %d\r\r",Nrf.Len);
	NRF24L01_L_Write_TX_Buf(Nrf.data, _Buffer_Size);
     d44:	60 e2       	ldi	r22, 0x20	; 32
     d46:	70 e0       	ldi	r23, 0x00	; 0
     d48:	82 eb       	ldi	r24, 0xB2	; 178
     d4a:	90 e2       	ldi	r25, 0x20	; 32
     d4c:	4c df       	rcall	.-360    	; 0xbe6 <NRF24L01_L_Write_TX_Buf>
	NRF24L01_L_RF_TX();
     d4e:	6e de       	rcall	.-804    	; 0xa2c <NRF24L01_L_RF_TX>
}
     d50:	df 91       	pop	r29
     d52:	cf 91       	pop	r28
     d54:	1f 91       	pop	r17
     d56:	0f 91       	pop	r16
     d58:	ff 90       	pop	r15
     d5a:	ef 90       	pop	r14
     d5c:	df 90       	pop	r13
     d5e:	08 95       	ret

00000d60 <PTX_IRQ>:



void PTX_IRQ (void)
{
	uint8_t status_L = NRF24L01_L_WriteReg(W_REGISTER | STATUSe, _TX_DS|_MAX_RT|_RX_DR);
     d60:	60 e7       	ldi	r22, 0x70	; 112
     d62:	87 e2       	ldi	r24, 0x27	; 39
     d64:	88 de       	rcall	.-752    	; 0xa76 <NRF24L01_L_WriteReg>
	if((status_L & _RX_DR) == _RX_DR)
	{
		//LED_White_PORT.OUTTGL = LED_White_PIN_bm;
	}
	if((status_L&_TX_DS) == _TX_DS)
     d66:	85 ff       	sbrs	r24, 5
     d68:	04 c0       	rjmp	.+8      	; 0xd72 <PTX_IRQ+0x12>
	{
		LED_Blue_PORT.OUTTGL = LED_Blue_PIN_bm;
     d6a:	98 e0       	ldi	r25, 0x08	; 8
     d6c:	e0 e8       	ldi	r30, 0x80	; 128
     d6e:	f6 e0       	ldi	r31, 0x06	; 6
     d70:	97 83       	std	Z+7, r25	; 0x07
		//PORTE_OUTTGL=LED_Blue_PIN_bm;
		
	}
	if ((status_L&_MAX_RT) == _MAX_RT)
     d72:	84 fd       	sbrc	r24, 4
	{
		//LED_Green_PORT.OUTTGL = LED_Green_PIN_bm;
		NRF24L01_L_Flush_TX();
     d74:	3d cf       	rjmp	.-390    	; 0xbf0 <NRF24L01_L_Flush_TX>
     d76:	08 95       	ret

00000d78 <NrF_Fill_Data>:
	
}


void NrF_Fill_Data(uint8_t num , ... ) //num: tedade dade
{
     d78:	ef 92       	push	r14
     d7a:	ff 92       	push	r15
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
     d88:	fe 01       	movw	r30, r28
     d8a:	39 96       	adiw	r30, 0x09	; 9
     d8c:	61 91       	ld	r22, Z+
	va_list arguments;
	ch2int conv;
	va_start( arguments, num );
	
	for(int i=0;i < num;i++)
     d8e:	70 e0       	ldi	r23, 0x00	; 0
     d90:	16 16       	cp	r1, r22
     d92:	17 06       	cpc	r1, r23
     d94:	04 f5       	brge	.+64     	; 0xdd6 <NrF_Fill_Data+0x5e>
     d96:	80 e0       	ldi	r24, 0x00	; 0
     d98:	90 e0       	ldi	r25, 0x00	; 0
	{
		conv.real=(uint16_t)va_arg( arguments, int ); //int por mishe
		Nrf.Check_Sum = Nrf.Check_Sum + (uint8_t)conv.byte[0] + (uint8_t)conv.byte[1];
     d9a:	28 ec       	ldi	r18, 0xC8	; 200
     d9c:	30 e2       	ldi	r19, 0x20	; 32
		Nrf.data[Nrf.Len + 2] = conv.byte[0];
     d9e:	a9 ec       	ldi	r26, 0xC9	; 201
     da0:	b0 e2       	ldi	r27, 0x20	; 32
	ch2int conv;
	va_start( arguments, num );
	
	for(int i=0;i < num;i++)
	{
		conv.real=(uint16_t)va_arg( arguments, int ); //int por mishe
     da2:	af 01       	movw	r20, r30
     da4:	4e 5f       	subi	r20, 0xFE	; 254
     da6:	5f 4f       	sbci	r21, 0xFF	; 255
     da8:	f0 80       	ld	r15, Z
     daa:	01 81       	ldd	r16, Z+1	; 0x01
		Nrf.Check_Sum = Nrf.Check_Sum + (uint8_t)conv.byte[0] + (uint8_t)conv.byte[1];
     dac:	1f 2d       	mov	r17, r15
     dae:	10 0f       	add	r17, r16
     db0:	f9 01       	movw	r30, r18
     db2:	e0 80       	ld	r14, Z
     db4:	1e 0d       	add	r17, r14
     db6:	10 83       	st	Z, r17
		Nrf.data[Nrf.Len + 2] = conv.byte[0];
     db8:	1c 91       	ld	r17, X
     dba:	e1 2f       	mov	r30, r17
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	ef 54       	subi	r30, 0x4F	; 79
     dc0:	ff 4d       	sbci	r31, 0xDF	; 223
     dc2:	f3 82       	std	Z+3, r15	; 0x03
		Nrf.data[Nrf.Len + 2 + 1] = conv.byte[1];
     dc4:	04 83       	std	Z+4, r16	; 0x04
		Nrf.Len = Nrf.Len + 2;
     dc6:	1e 5f       	subi	r17, 0xFE	; 254
     dc8:	1c 93       	st	X, r17
{
	va_list arguments;
	ch2int conv;
	va_start( arguments, num );
	
	for(int i=0;i < num;i++)
     dca:	01 96       	adiw	r24, 0x01	; 1
     dcc:	86 17       	cp	r24, r22
     dce:	97 07       	cpc	r25, r23
     dd0:	14 f4       	brge	.+4      	; 0xdd6 <NrF_Fill_Data+0x5e>
	{
		conv.real=(uint16_t)va_arg( arguments, int ); //int por mishe
     dd2:	fa 01       	movw	r30, r20
     dd4:	e6 cf       	rjmp	.-52     	; 0xda2 <NrF_Fill_Data+0x2a>
		Nrf.Check_Sum = Nrf.Check_Sum + (uint8_t)conv.byte[0] + (uint8_t)conv.byte[1];
		Nrf.data[Nrf.Len + 2] = conv.byte[0];
		Nrf.data[Nrf.Len + 2 + 1] = conv.byte[1];
		Nrf.Len = Nrf.Len + 2;
	}
	Nrf.Len++; //for check_sum
     dd6:	e9 ec       	ldi	r30, 0xC9	; 201
     dd8:	f0 e2       	ldi	r31, 0x20	; 32
     dda:	80 81       	ld	r24, Z
     ddc:	8f 5f       	subi	r24, 0xFF	; 255
     dde:	80 83       	st	Z, r24
	Nrf.data[2]=Nrf.Len; 
     de0:	80 93 b4 20 	sts	0x20B4, r24
	Nrf.data[Nrf.Len+1] = ~Nrf.Check_Sum + 1 ; //
     de4:	e8 2f       	mov	r30, r24
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	ef 54       	subi	r30, 0x4F	; 79
     dea:	ff 4d       	sbci	r31, 0xDF	; 223
     dec:	80 91 c8 20 	lds	r24, 0x20C8
     df0:	81 95       	neg	r24
     df2:	82 83       	std	Z+2, r24	; 0x02
	va_end ( arguments );
}
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	1f 91       	pop	r17
     dfa:	0f 91       	pop	r16
     dfc:	ff 90       	pop	r15
     dfe:	ef 90       	pop	r14
     e00:	08 95       	ret

00000e02 <Nrf_Empty_Data>:




void Nrf_Empty_Data(void)
{
     e02:	e2 eb       	ldi	r30, 0xB2	; 178
     e04:	f0 e2       	ldi	r31, 0x20	; 32
     e06:	8d eb       	ldi	r24, 0xBD	; 189
     e08:	90 e2       	ldi	r25, 0x20	; 32
	for(uint8_t i=0;i<11;i++)
	Nrf.data[i]=0;
     e0a:	11 92       	st	Z+, r1



void Nrf_Empty_Data(void)
{
	for(uint8_t i=0;i<11;i++)
     e0c:	e8 17       	cp	r30, r24
     e0e:	f9 07       	cpc	r31, r25
     e10:	e1 f7       	brne	.-8      	; 0xe0a <Nrf_Empty_Data+0x8>
	Nrf.data[i]=0;
	
	Nrf.counter++;
     e12:	eb ec       	ldi	r30, 0xCB	; 203
     e14:	f0 e2       	ldi	r31, 0x20	; 32
     e16:	80 81       	ld	r24, Z
     e18:	91 81       	ldd	r25, Z+1	; 0x01
     e1a:	01 96       	adiw	r24, 0x01	; 1
     e1c:	80 83       	st	Z, r24
     e1e:	91 83       	std	Z+1, r25	; 0x01
	Nrf.Num = Nrf.counter;
     e20:	80 93 c7 20 	sts	0x20C7, r24
	
	Nrf.Check_Sum = 0;
     e24:	10 92 c8 20 	sts	0x20C8, r1
	Nrf.Len = 2;
     e28:	92 e0       	ldi	r25, 0x02	; 2
     e2a:	90 93 c9 20 	sts	0x20C9, r25
	Nrf.data[0] = 0xff;
     e2e:	2f ef       	ldi	r18, 0xFF	; 255
     e30:	20 93 b2 20 	sts	0x20B2, r18
	Nrf.data[1] = 0xff;
     e34:	20 93 b3 20 	sts	0x20B3, r18
	Nrf.data[2] = Nrf.Len;
     e38:	90 93 b4 20 	sts	0x20B4, r25
	Nrf.data[3] = Nrf.Num;
     e3c:	80 93 b5 20 	sts	0x20B5, r24
     e40:	08 95       	ret

00000e42 <NRF_Transmit>:
}


void NRF_Transmit (void)
{
	Nrf_Empty_Data();
     e42:	df df       	rcall	.-66     	; 0xe02 <Nrf_Empty_Data>
	
	//NrF_Fill_Data(4,T,pressure,H,259);
	NrF_Fill_Data(5,T,H,temperature,finalpres.integer[0],finalpres.integer[1]); //pres long inte, taghir lazem dari //***feshar akharin data bashad, dar girande intori dar nazar gerefte shode
     e44:	e1 e7       	ldi	r30, 0x71	; 113
     e46:	f0 e2       	ldi	r31, 0x20	; 32
     e48:	81 81       	ldd	r24, Z+1	; 0x01
     e4a:	8f 93       	push	r24
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 93       	push	r24
     e50:	ef e6       	ldi	r30, 0x6F	; 111
     e52:	f0 e2       	ldi	r31, 0x20	; 32
     e54:	81 81       	ldd	r24, Z+1	; 0x01
     e56:	8f 93       	push	r24
     e58:	80 81       	ld	r24, Z
     e5a:	8f 93       	push	r24
     e5c:	80 91 44 20 	lds	r24, 0x2044
     e60:	8f 93       	push	r24
     e62:	80 91 43 20 	lds	r24, 0x2043
     e66:	8f 93       	push	r24
     e68:	80 91 41 21 	lds	r24, 0x2141
     e6c:	8f 93       	push	r24
     e6e:	80 91 40 21 	lds	r24, 0x2140
     e72:	8f 93       	push	r24
     e74:	80 91 3f 21 	lds	r24, 0x213F
     e78:	8f 93       	push	r24
     e7a:	80 91 3e 21 	lds	r24, 0x213E
     e7e:	8f 93       	push	r24
     e80:	85 e0       	ldi	r24, 0x05	; 5
     e82:	8f 93       	push	r24
     e84:	79 df       	rcall	.-270    	; 0xd78 <NrF_Fill_Data>
	//printf2pc("len: %d\r",Nrf.Len);
	//Mpc_Fill_Data(&MPC,T,H,256);
	//NrF_Fill_Data(3,T,H,pressure);
	NRF_send();
     e86:	1d df       	rcall	.-454    	; 0xcc2 <NRF_send>
     e88:	8d b7       	in	r24, 0x3d	; 61
     e8a:	9e b7       	in	r25, 0x3e	; 62
     e8c:	0b 96       	adiw	r24, 0x0b	; 11
     e8e:	8d bf       	out	0x3d, r24	; 61
     e90:	9e bf       	out	0x3e, r25	; 62
     e92:	08 95       	ret

00000e94 <UART_SEND>:



char buffer[100];
void UART_SEND(int l)
{
     e94:	0f 93       	push	r16
     e96:	1f 93       	push	r17
     e98:	cf 93       	push	r28
     e9a:	df 93       	push	r29
	int i;
	for(i=0;i<l;i++)
     e9c:	18 16       	cp	r1, r24
     e9e:	19 06       	cpc	r1, r25
     ea0:	6c f4       	brge	.+26     	; 0xebc <UART_SEND+0x28>
     ea2:	c2 ed       	ldi	r28, 0xD2	; 210
     ea4:	d0 e2       	ldi	r29, 0x20	; 32
     ea6:	8c 01       	movw	r16, r24
     ea8:	0e 52       	subi	r16, 0x2E	; 46
     eaa:	1f 4d       	sbci	r17, 0xDF	; 223
	usart_putchar(&USARTD0,buffer[i]);
     eac:	69 91       	ld	r22, Y+
     eae:	80 ea       	ldi	r24, 0xA0	; 160
     eb0:	99 e0       	ldi	r25, 0x09	; 9
     eb2:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <usart_putchar>

char buffer[100];
void UART_SEND(int l)
{
	int i;
	for(i=0;i<l;i++)
     eb6:	c0 17       	cp	r28, r16
     eb8:	d1 07       	cpc	r29, r17
     eba:	c1 f7       	brne	.-16     	; 0xeac <UART_SEND+0x18>
	usart_putchar(&USARTD0,buffer[i]);
	
}
     ebc:	df 91       	pop	r29
     ebe:	cf 91       	pop	r28
     ec0:	1f 91       	pop	r17
     ec2:	0f 91       	pop	r16
     ec4:	08 95       	ret

00000ec6 <En_RC32M>:


void En_RC32M(void)
{
	// Start RC32M OSC
	OSC_CTRL |= OSC_RC32MEN_bm;
     ec6:	e0 e5       	ldi	r30, 0x50	; 80
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	82 60       	ori	r24, 0x02	; 2
     ece:	80 83       	st	Z, r24
	while(!(OSC_STATUS & OSC_RC32MRDY_bm));
     ed0:	e1 e5       	ldi	r30, 0x51	; 81
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	81 ff       	sbrs	r24, 1
     ed8:	fd cf       	rjmp	.-6      	; 0xed4 <En_RC32M+0xe>

	// Select the system clock source: 32 MHz Internal RC Osc.
	CCP = CCP_IOREG_gc;
     eda:	88 ed       	ldi	r24, 0xD8	; 216
     edc:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_RC32M_gc;
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	80 93 40 00 	sts	0x0040, r24

	// Disable the unused oscillators: 2 MHz, internal 32 kHz, external clock/crystal oscillator, PLL
	OSC_CTRL &= ~(OSC_RC2MEN_bm | OSC_RC32KEN_bm | OSC_XOSCEN_bm | OSC_PLLEN_bm);
     ee4:	e0 e5       	ldi	r30, 0x50	; 80
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	82 7e       	andi	r24, 0xE2	; 226
     eec:	80 83       	st	Z, r24
     eee:	08 95       	ret

00000ef0 <PORT_init>:
};

void PORT_init(void)
{
     ef0:	cf 93       	push	r28
     ef2:	df 93       	push	r29
	//LED
	PORTE_DIRSET = LED_Blue_PIN_bm;  
     ef4:	e1 e8       	ldi	r30, 0x81	; 129
     ef6:	f6 e0       	ldi	r31, 0x06	; 6
     ef8:	88 e0       	ldi	r24, 0x08	; 8
     efa:	80 83       	st	Z, r24
	PORTE_OUTCLR = LED_Blue_PIN_bm;  
     efc:	80 93 86 06 	sts	0x0686, r24
	
	//TX
	PORTD_DIRSET = PIN3_bm; 
     f00:	a1 e6       	ldi	r26, 0x61	; 97
     f02:	b6 e0       	ldi	r27, 0x06	; 6
     f04:	8c 93       	st	X, r24
	PORTD_OUTSET = PIN3_bm;
     f06:	80 93 65 06 	sts	0x0665, r24
	
	//SHT11 init
	PORTA.DIR=0x30; 
     f0a:	c0 e0       	ldi	r28, 0x00	; 0
     f0c:	d6 e0       	ldi	r29, 0x06	; 6
     f0e:	80 e3       	ldi	r24, 0x30	; 48
     f10:	88 83       	st	Y, r24
	PORTA.OUT=0x00;
     f12:	1c 82       	std	Y+4, r1	; 0x04
	
	// wireless module & programmer data
	PORTD_DIRSET = NRF24L01_L_CS_LINE | NRF24L01_L_MOSI_LINE | NRF24L01_L_SCK_LINE; 
     f14:	80 eb       	ldi	r24, 0xB0	; 176
     f16:	8c 93       	st	X, r24
	PORTE_DIRSET = NRF24L01_L_CE_LINE;
     f18:	82 e0       	ldi	r24, 0x02	; 2
     f1a:	80 83       	st	Z, r24
	
	//IRQ interrupt (INT0)	
	PORTE_PIN0CTRL |= PORT_ISC_FALLING_gc; 
     f1c:	e0 e9       	ldi	r30, 0x90	; 144
     f1e:	f6 e0       	ldi	r31, 0x06	; 6
     f20:	80 81       	ld	r24, Z
     f22:	82 60       	ori	r24, 0x02	; 2
     f24:	80 83       	st	Z, r24
	PORTE_INTCTRL |= PORT_INT0LVL_LO_gc;
     f26:	e9 e8       	ldi	r30, 0x89	; 137
     f28:	f6 e0       	ldi	r31, 0x06	; 6
     f2a:	80 81       	ld	r24, Z
     f2c:	81 60       	ori	r24, 0x01	; 1
     f2e:	80 83       	st	Z, r24
	PORTE_INT0MASK |= PIN0_bm;
     f30:	ea e8       	ldi	r30, 0x8A	; 138
     f32:	f6 e0       	ldi	r31, 0x06	; 6
     f34:	80 81       	ld	r24, Z
     f36:	81 60       	ori	r24, 0x01	; 1
     f38:	80 83       	st	Z, r24
};
     f3a:	df 91       	pop	r29
     f3c:	cf 91       	pop	r28
     f3e:	08 95       	ret

00000f40 <USARTD0_init>:

#define USARTD0_conf USARTD0
#define USARTD0_BUADRATE 115200
void USARTD0_init(void)
{
     f40:	0f 93       	push	r16
     f42:	1f 93       	push	r17
     f44:	cf 93       	push	r28
     f46:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     f48:	c0 ea       	ldi	r28, 0xA0	; 160
     f4a:	d9 e0       	ldi	r29, 0x09	; 9
     f4c:	8d 81       	ldd	r24, Y+5	; 0x05
     f4e:	8f 73       	andi	r24, 0x3F	; 63
     f50:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     f52:	83 e0       	ldi	r24, 0x03	; 3
     f54:	8d 83       	std	Y+5, r24	; 0x05
	usart_set_mode(&USARTD0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTD0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	//usart_set_rx_interrupt_level(&USARTE0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTE0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTD0_conf,USARTD0_BUADRATE,F_CPU);
     f56:	00 e0       	ldi	r16, 0x00	; 0
     f58:	18 e4       	ldi	r17, 0x48	; 72
     f5a:	28 ee       	ldi	r18, 0xE8	; 232
     f5c:	31 e0       	ldi	r19, 0x01	; 1
     f5e:	40 e0       	ldi	r20, 0x00	; 0
     f60:	52 ec       	ldi	r21, 0xC2	; 194
     f62:	61 e0       	ldi	r22, 0x01	; 1
     f64:	70 e0       	ldi	r23, 0x00	; 0
     f66:	80 ea       	ldi	r24, 0xA0	; 160
     f68:	99 e0       	ldi	r25, 0x09	; 9
     f6a:	d8 d7       	rcall	.+4016   	; 0x1f1c <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     f6c:	8c 81       	ldd	r24, Y+4	; 0x04
     f6e:	88 60       	ori	r24, 0x08	; 8
     f70:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     f72:	8c 81       	ldd	r24, Y+4	; 0x04
     f74:	80 61       	ori	r24, 0x10	; 16
     f76:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTD0_conf);
	usart_rx_enable(&USARTD0_conf);
}
     f78:	df 91       	pop	r29
     f7a:	cf 91       	pop	r28
     f7c:	1f 91       	pop	r17
     f7e:	0f 91       	pop	r16
     f80:	08 95       	ret

00000f82 <TimerD0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     f82:	e0 e0       	ldi	r30, 0x00	; 0
     f84:	f9 e0       	ldi	r31, 0x09	; 9
     f86:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     f88:	80 7f       	andi	r24, 0xF0	; 240
     f8a:	82 60       	ori	r24, 0x02	; 2
     f8c:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     f8e:	81 81       	ldd	r24, Z+1	; 0x01
     f90:	88 7f       	andi	r24, 0xF8	; 248
     f92:	81 83       	std	Z+1, r24	; 0x01
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     f94:	86 81       	ldd	r24, Z+6	; 0x06
     f96:	8c 7f       	andi	r24, 0xFC	; 252
     f98:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     f9a:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     f9c:	82 60       	ori	r24, 0x02	; 2
     f9e:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     fa0:	8f ef       	ldi	r24, 0xFF	; 255
     fa2:	99 ef       	ldi	r25, 0xF9	; 249
     fa4:	86 a3       	std	Z+38, r24	; 0x26
     fa6:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
     fa8:	80 85       	ldd	r24, Z+8	; 0x08
     faa:	8e 6f       	ori	r24, 0xFE	; 254
     fac:	80 87       	std	Z+8, r24	; 0x08
	tc_write_clock_source(&TCD0,TC_CLKSEL_DIV2_gc);
	tc_set_wgm(&TCD0,TC_WG_NORMAL);
	tc_set_overflow_interrupt_level(&TCD0,TC_INT_LVL_MED);
	tc_write_period(&TCD0,TIMERD0_PER);
	tc_set_direction(&TCD0,TC_UP);
	tc_enable(&TCD0);
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	99 e0       	ldi	r25, 0x09	; 9
     fb2:	64 c7       	rjmp	.+3784   	; 0x1e7c <tc_enable>
     fb4:	08 95       	ret

00000fb6 <SPI_Init>:

}


void SPI_Init(void)
{
     fb6:	0f 93       	push	r16
     fb8:	1f 93       	push	r17
	spi_xmega_set_baud_div(&NRF24L01_L_SPI,8000000UL,F_CPU);
     fba:	00 e0       	ldi	r16, 0x00	; 0
     fbc:	18 e4       	ldi	r17, 0x48	; 72
     fbe:	28 ee       	ldi	r18, 0xE8	; 232
     fc0:	31 e0       	ldi	r19, 0x01	; 1
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	52 e1       	ldi	r21, 0x12	; 18
     fc6:	6a e7       	ldi	r22, 0x7A	; 122
     fc8:	70 e0       	ldi	r23, 0x00	; 0
     fca:	80 ec       	ldi	r24, 0xC0	; 192
     fcc:	99 e0       	ldi	r25, 0x09	; 9
     fce:	34 d9       	rcall	.-3480   	; 0x238 <spi_xmega_set_baud_div>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
     fd0:	e0 ec       	ldi	r30, 0xC0	; 192
     fd2:	f9 e0       	ldi	r31, 0x09	; 9
     fd4:	80 81       	ld	r24, Z
     fd6:	80 61       	ori	r24, 0x10	; 16
     fd8:	80 83       	st	Z, r24
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_enable(SPI_t *spi)
{
	spi->CTRL |= SPI_ENABLE_bm;
     fda:	80 81       	ld	r24, Z
     fdc:	80 64       	ori	r24, 0x40	; 64
     fde:	80 83       	st	Z, r24
	spi_enable_master_mode(&NRF24L01_L_SPI);
	spi_enable(&NRF24L01_L_SPI);
}
     fe0:	1f 91       	pop	r17
     fe2:	0f 91       	pop	r16
     fe4:	08 95       	ret

00000fe6 <set_micro>:
}

void set_micro(void)
{

	En_RC32M();
     fe6:	6f df       	rcall	.-290    	; 0xec6 <En_RC32M>
	PMIC_CTRL |= PMIC_HILVLEN_bm | PMIC_LOLVLEN_bm |PMIC_MEDLVLEN_bm; // fa'al kardane interrupt ha?
     fe8:	e2 ea       	ldi	r30, 0xA2	; 162
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	87 60       	ori	r24, 0x07	; 7
     ff0:	80 83       	st	Z, r24
	PORT_init();
     ff2:	7e df       	rcall	.-260    	; 0xef0 <PORT_init>
	USARTD0_init();
     ff4:	a5 df       	rcall	.-182    	; 0xf40 <USARTD0_init>
	TimerD0_init();
     ff6:	c5 df       	rcall	.-118    	; 0xf82 <TimerD0_init>
	SPI_Init();
     ff8:	de df       	rcall	.-68     	; 0xfb6 <SPI_Init>
	TWI_MasterInit(&twiMaster,&TWIC,TWI_MASTER_INTLVL_LO_gc,TWI_BAUDSETTING);
     ffa:	2b e9       	ldi	r18, 0x9B	; 155
     ffc:	40 e4       	ldi	r20, 0x40	; 64
     ffe:	60 e8       	ldi	r22, 0x80	; 128
    1000:	74 e0       	ldi	r23, 0x04	; 4
    1002:	87 e7       	ldi	r24, 0x77	; 119
    1004:	90 e2       	ldi	r25, 0x20	; 32
    1006:	51 d2       	rcall	.+1186   	; 0x14aa <TWI_MasterInit>
	TWIC.SLAVE.CTRLA=0;  //slave disabled
    1008:	e0 e8       	ldi	r30, 0x80	; 128
    100a:	f4 e0       	ldi	r31, 0x04	; 4
    100c:	10 86       	std	Z+8, r1	; 0x08
	
	sei();
    100e:	78 94       	sei
    1010:	08 95       	ret

00001012 <variable_init>:
}


void variable_init(void)
{
	MS5611.count=0;
    1012:	10 92 6e 20 	sts	0x206E, r1
	MS5611.read_d=0x48;
    1016:	88 e4       	ldi	r24, 0x48	; 72
    1018:	80 93 4c 20 	sts	0x204C, r24
	MS5611.ADC_read=0x00;
    101c:	10 92 4d 20 	sts	0x204D, r1
    1020:	08 95       	ret

00001022 <SHT_WriteByte>:

//----------------------------------------------------------------------------------
// tulis byte ke SHT
//----------------------------------------------------------------------------------
char SHT_WriteByte(unsigned char valu) 
{ 
    1022:	28 e0       	ldi	r18, 0x08	; 8
    1024:	30 e0       	ldi	r19, 0x00	; 0
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
    1026:	90 e8       	ldi	r25, 0x80	; 128
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
    else SHT_DATA_OUT(1);                        
    1028:	e0 e0       	ldi	r30, 0x00	; 0
    102a:	f6 e0       	ldi	r31, 0x06	; 6
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
    102c:	49 2f       	mov	r20, r25
    102e:	48 23       	and	r20, r24
    1030:	21 f0       	breq	.+8      	; 0x103a <SHT_WriteByte+0x18>
    1032:	40 81       	ld	r20, Z
    1034:	4f 7d       	andi	r20, 0xDF	; 223
    1036:	40 83       	st	Z, r20
    1038:	03 c0       	rjmp	.+6      	; 0x1040 <SHT_WriteByte+0x1e>
    else SHT_DATA_OUT(1);                        
    103a:	40 81       	ld	r20, Z
    103c:	40 62       	ori	r20, 0x20	; 32
    103e:	40 83       	st	Z, r20
    SHT_SCK(1);                          
    1040:	44 81       	ldd	r20, Z+4	; 0x04
    1042:	40 61       	ori	r20, 0x10	; 16
    1044:	44 83       	std	Z+4, r20	; 0x04
    1046:	45 e3       	ldi	r20, 0x35	; 53
    1048:	4a 95       	dec	r20
    104a:	f1 f7       	brne	.-4      	; 0x1048 <SHT_WriteByte+0x26>
    104c:	00 00       	nop
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
    104e:	44 81       	ldd	r20, Z+4	; 0x04
    1050:	4f 7e       	andi	r20, 0xEF	; 239
    1052:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
    1054:	96 95       	lsr	r25
    1056:	21 50       	subi	r18, 0x01	; 1
    1058:	31 09       	sbc	r19, r1
    105a:	21 15       	cp	r18, r1
    105c:	31 05       	cpc	r19, r1
    105e:	31 f7       	brne	.-52     	; 0x102c <SHT_WriteByte+0xa>
    else SHT_DATA_OUT(1);                        
    SHT_SCK(1);                          
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     }
  SHT_DATA_OUT(0);                       //release DATA-line
    1060:	e0 e0       	ldi	r30, 0x00	; 0
    1062:	f6 e0       	ldi	r31, 0x06	; 6
    1064:	80 81       	ld	r24, Z
    1066:	8f 7d       	andi	r24, 0xDF	; 223
    1068:	80 83       	st	Z, r24
  SHT_SCK(1);                            //clk #9 for ack 
    106a:	84 81       	ldd	r24, Z+4	; 0x04
    106c:	80 61       	ori	r24, 0x10	; 16
    106e:	84 83       	std	Z+4, r24	; 0x04
  error=SHT_DATA_IN;                    //check ack (DATA will be pulled down by SHT11)
    1070:	80 85       	ldd	r24, Z+8	; 0x08
  SHT_SCK(0);        
    1072:	94 81       	ldd	r25, Z+4	; 0x04
    1074:	9f 7e       	andi	r25, 0xEF	; 239
    1076:	94 83       	std	Z+4, r25	; 0x04
  return error;                        //error=1 in case of no acknowledge
}
    1078:	80 72       	andi	r24, 0x20	; 32
    107a:	08 95       	ret

0000107c <SHT_ReadByte>:

//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
    107c:	58 2f       	mov	r21, r24
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
    107e:	e0 e0       	ldi	r30, 0x00	; 0
    1080:	f6 e0       	ldi	r31, 0x06	; 6
    1082:	80 81       	ld	r24, Z
    1084:	8f 7d       	andi	r24, 0xDF	; 223
    1086:	80 83       	st	Z, r24
    1088:	28 e0       	ldi	r18, 0x08	; 8
    108a:	30 e0       	ldi	r19, 0x00	; 0
//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
  unsigned char i,val=0;
    108c:	80 e0       	ldi	r24, 0x00	; 0
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
    108e:	90 e8       	ldi	r25, 0x80	; 128
    { 
    SHT_SCK(1);                
    1090:	44 81       	ldd	r20, Z+4	; 0x04
    1092:	40 61       	ori	r20, 0x10	; 16
    1094:	44 83       	std	Z+4, r20	; 0x04
    if (SHT_DATA_IN) val=(val | i);      //read bit  
    1096:	40 85       	ldd	r20, Z+8	; 0x08
    1098:	45 fd       	sbrc	r20, 5
    109a:	89 2b       	or	r24, r25
    SHT_SCK(0);                  
    109c:	44 81       	ldd	r20, Z+4	; 0x04
    109e:	4f 7e       	andi	r20, 0xEF	; 239
    10a0:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
    10a2:	96 95       	lsr	r25
    10a4:	21 50       	subi	r18, 0x01	; 1
    10a6:	31 09       	sbc	r19, r1
    10a8:	21 15       	cp	r18, r1
    10aa:	31 05       	cpc	r19, r1
    10ac:	89 f7       	brne	.-30     	; 0x1090 <SHT_ReadByte+0x14>
    { 
    SHT_SCK(1);                
    if (SHT_DATA_IN) val=(val | i);      //read bit  
    SHT_SCK(0);                  
     }
  SHT_DATA_OUT(ack);                  //in case of "ack==1" pull down DATA-Line
    10ae:	51 30       	cpi	r21, 0x01	; 1
    10b0:	21 f4       	brne	.+8      	; 0x10ba <SHT_ReadByte+0x3e>
    10b2:	90 91 00 06 	lds	r25, 0x0600
    10b6:	90 62       	ori	r25, 0x20	; 32
    10b8:	03 c0       	rjmp	.+6      	; 0x10c0 <SHT_ReadByte+0x44>
    10ba:	90 91 00 06 	lds	r25, 0x0600
    10be:	9f 7d       	andi	r25, 0xDF	; 223
    10c0:	e0 e0       	ldi	r30, 0x00	; 0
    10c2:	f6 e0       	ldi	r31, 0x06	; 6
    10c4:	90 83       	st	Z, r25
  SHT_SCK(1);                            //clk #9 for ack
    10c6:	94 81       	ldd	r25, Z+4	; 0x04
    10c8:	90 61       	ori	r25, 0x10	; 16
    10ca:	94 83       	std	Z+4, r25	; 0x04
    10cc:	95 e3       	ldi	r25, 0x35	; 53
    10ce:	9a 95       	dec	r25
    10d0:	f1 f7       	brne	.-4      	; 0x10ce <SHT_ReadByte+0x52>
    10d2:	00 00       	nop
  _delay_us(5);                  //pulswith approx. 5 us 
  SHT_SCK(0);                      
    10d4:	94 81       	ldd	r25, Z+4	; 0x04
    10d6:	9f 7e       	andi	r25, 0xEF	; 239
    10d8:	94 83       	std	Z+4, r25	; 0x04
  SHT_DATA_OUT(0);                    //release DATA-line
    10da:	90 81       	ld	r25, Z
    10dc:	9f 7d       	andi	r25, 0xDF	; 223
    10de:	90 83       	st	Z, r25
  
  //printf2pc("val: %c\r",val);
  copy_val=val;
    10e0:	80 93 42 20 	sts	0x2042, r24
  return val;
}
    10e4:	08 95       	ret

000010e6 <s_transstart>:
void s_transstart(void)
{                                
   //puts("transstart");
   //putchar('\r');
   
   SHT_DATA_OUT(0); 
    10e6:	e0 e0       	ldi	r30, 0x00	; 0
    10e8:	f6 e0       	ldi	r31, 0x06	; 6
    10ea:	80 81       	ld	r24, Z
    10ec:	8f 7d       	andi	r24, 0xDF	; 223
    10ee:	80 83       	st	Z, r24
   SHT_SCK(0);                   //Initial state
    10f0:	84 81       	ldd	r24, Z+4	; 0x04
    10f2:	8f 7e       	andi	r24, 0xEF	; 239
    10f4:	84 83       	std	Z+4, r24	; 0x04
    10f6:	8a e0       	ldi	r24, 0x0A	; 10
    10f8:	8a 95       	dec	r24
    10fa:	f1 f7       	brne	.-4      	; 0x10f8 <s_transstart+0x12>
    10fc:	00 c0       	rjmp	.+0      	; 0x10fe <s_transstart+0x18>
   _delay_us(1);
   SHT_SCK(1);
    10fe:	84 81       	ldd	r24, Z+4	; 0x04
    1100:	80 61       	ori	r24, 0x10	; 16
    1102:	84 83       	std	Z+4, r24	; 0x04
    1104:	8a e0       	ldi	r24, 0x0A	; 10
    1106:	8a 95       	dec	r24
    1108:	f1 f7       	brne	.-4      	; 0x1106 <s_transstart+0x20>
    110a:	00 c0       	rjmp	.+0      	; 0x110c <s_transstart+0x26>
   _delay_us(1);
   SHT_DATA_OUT(1);
    110c:	80 81       	ld	r24, Z
    110e:	80 62       	ori	r24, 0x20	; 32
    1110:	80 83       	st	Z, r24
    1112:	8a e0       	ldi	r24, 0x0A	; 10
    1114:	8a 95       	dec	r24
    1116:	f1 f7       	brne	.-4      	; 0x1114 <s_transstart+0x2e>
    1118:	00 c0       	rjmp	.+0      	; 0x111a <s_transstart+0x34>
   _delay_us(1);
   SHT_SCK(0);  
    111a:	84 81       	ldd	r24, Z+4	; 0x04
    111c:	8f 7e       	andi	r24, 0xEF	; 239
    111e:	84 83       	std	Z+4, r24	; 0x04
    1120:	85 e3       	ldi	r24, 0x35	; 53
    1122:	8a 95       	dec	r24
    1124:	f1 f7       	brne	.-4      	; 0x1122 <s_transstart+0x3c>
    1126:	00 00       	nop
   _delay_us(5);
   SHT_SCK(1);
    1128:	84 81       	ldd	r24, Z+4	; 0x04
    112a:	80 61       	ori	r24, 0x10	; 16
    112c:	84 83       	std	Z+4, r24	; 0x04
    112e:	8a e0       	ldi	r24, 0x0A	; 10
    1130:	8a 95       	dec	r24
    1132:	f1 f7       	brne	.-4      	; 0x1130 <s_transstart+0x4a>
    1134:	00 c0       	rjmp	.+0      	; 0x1136 <s_transstart+0x50>
   _delay_us(1);
   SHT_DATA_OUT(0);         
    1136:	80 81       	ld	r24, Z
    1138:	8f 7d       	andi	r24, 0xDF	; 223
    113a:	80 83       	st	Z, r24
    113c:	8a e0       	ldi	r24, 0x0A	; 10
    113e:	8a 95       	dec	r24
    1140:	f1 f7       	brne	.-4      	; 0x113e <s_transstart+0x58>
    1142:	00 c0       	rjmp	.+0      	; 0x1144 <s_transstart+0x5e>
   _delay_us(1);
   SHT_SCK(0);         
    1144:	84 81       	ldd	r24, Z+4	; 0x04
    1146:	8f 7e       	andi	r24, 0xEF	; 239
    1148:	84 83       	std	Z+4, r24	; 0x04
    114a:	08 95       	ret

0000114c <s_connectionreset>:
  unsigned char i;
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
    114c:	e0 e0       	ldi	r30, 0x00	; 0
    114e:	f6 e0       	ldi	r31, 0x06	; 6
    1150:	80 81       	ld	r24, Z
    1152:	8f 7d       	andi	r24, 0xDF	; 223
    1154:	80 83       	st	Z, r24
    1156:	84 81       	ldd	r24, Z+4	; 0x04
    1158:	8f 7e       	andi	r24, 0xEF	; 239
    115a:	84 83       	std	Z+4, r24	; 0x04
    115c:	89 e0       	ldi	r24, 0x09	; 9
  for(i=0;i<9;i++)                      //9 SCK cycles
     { 
     SHT_SCK(1);
    115e:	94 81       	ldd	r25, Z+4	; 0x04
    1160:	90 61       	ori	r25, 0x10	; 16
    1162:	94 83       	std	Z+4, r25	; 0x04
    1164:	9a e0       	ldi	r25, 0x0A	; 10
    1166:	9a 95       	dec	r25
    1168:	f1 f7       	brne	.-4      	; 0x1166 <s_connectionreset+0x1a>
    116a:	00 c0       	rjmp	.+0      	; 0x116c <s_connectionreset+0x20>
     _delay_us(1);
     SHT_SCK(0);
    116c:	94 81       	ldd	r25, Z+4	; 0x04
    116e:	9f 7e       	andi	r25, 0xEF	; 239
    1170:	94 83       	std	Z+4, r25	; 0x04
    1172:	81 50       	subi	r24, 0x01	; 1
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
  for(i=0;i<9;i++)                      //9 SCK cycles
    1174:	a1 f7       	brne	.-24     	; 0x115e <s_connectionreset+0x12>
     { 
     SHT_SCK(1);
     _delay_us(1);
     SHT_SCK(0);
     }
  s_transstart();                       //transmission start
    1176:	b7 cf       	rjmp	.-146    	; 0x10e6 <s_transstart>
    1178:	08 95       	ret

0000117a <SHT11_softreset>:
  unsigned char error=0;

  //puts("softreset"); 
  //putchar('\r');
   
  s_connectionreset();              //reset communication
    117a:	e8 df       	rcall	.-48     	; 0x114c <s_connectionreset>
  error+=SHT_WriteByte(RESET);      //send RESET-command to sensor
    117c:	8e e1       	ldi	r24, 0x1E	; 30
    117e:	51 cf       	rjmp	.-350    	; 0x1022 <SHT_WriteByte>
  

  return error;                     //error=1 in case of no response form the sensor
}
    1180:	08 95       	ret

00001182 <s_measure>:

//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
    1182:	cf 93       	push	r28
    1184:	c8 2f       	mov	r28, r24
  //unsigned long int i,j; 
  
  //puts("s_measure");
  //putchar('\r');
  
  s_transstart();                   //transmission start
    1186:	af df       	rcall	.-162    	; 0x10e6 <s_transstart>
  switch(mode){                     //send command to sensor
    1188:	cc 23       	and	r28, r28
    118a:	19 f0       	breq	.+6      	; 0x1192 <s_measure+0x10>
    118c:	c1 30       	cpi	r28, 0x01	; 1
    118e:	39 f0       	breq	.+14     	; 0x119e <s_measure+0x1c>
    1190:	0c c0       	rjmp	.+24     	; 0x11aa <s_measure+0x28>
    case TEMP   : error+=SHT_WriteByte(MEASURE_TEMP); break;
    1192:	83 e0       	ldi	r24, 0x03	; 3
    1194:	46 df       	rcall	.-372    	; 0x1022 <SHT_WriteByte>
    1196:	99 27       	eor	r25, r25
    1198:	87 fd       	sbrc	r24, 7
    119a:	90 95       	com	r25
    119c:	08 c0       	rjmp	.+16     	; 0x11ae <s_measure+0x2c>
    case HUMI   : error+=SHT_WriteByte(MEASURE_HUMI); break;
    119e:	85 e0       	ldi	r24, 0x05	; 5
    11a0:	40 df       	rcall	.-384    	; 0x1022 <SHT_WriteByte>
    11a2:	99 27       	eor	r25, r25
    11a4:	87 fd       	sbrc	r24, 7
    11a6:	90 95       	com	r25
    11a8:	02 c0       	rjmp	.+4      	; 0x11ae <s_measure+0x2c>
//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
  unsigned error=0;                                  
    11aa:	80 e0       	ldi	r24, 0x00	; 0
    11ac:	90 e0       	ldi	r25, 0x00	; 0
//    *(p_value)  =SHT_ReadByte(ACK);    //read the second byte (LSB)
//    *p_checksum =SHT_ReadByte(ACK);  //read checksum 
//    check_sum= *p_checksum;
  
  return error;
}   
    11ae:	cf 91       	pop	r28
    11b0:	08 95       	ret

000011b2 <calc_sth11>:
// output:  humi [%RH]
//          temp [C] 
//----------------------------------------------------------------------------------------

void calc_sth11(float *p_humidity ,float *p_temperature)
{ 
    11b2:	2f 92       	push	r2
    11b4:	3f 92       	push	r3
    11b6:	4f 92       	push	r4
    11b8:	5f 92       	push	r5
    11ba:	6f 92       	push	r6
    11bc:	7f 92       	push	r7
    11be:	8f 92       	push	r8
    11c0:	9f 92       	push	r9
    11c2:	af 92       	push	r10
    11c4:	bf 92       	push	r11
    11c6:	cf 92       	push	r12
    11c8:	df 92       	push	r13
    11ca:	ef 92       	push	r14
    11cc:	ff 92       	push	r15
    11ce:	0f 93       	push	r16
    11d0:	1f 93       	push	r17
    11d2:	cf 93       	push	r28
    11d4:	df 93       	push	r29
    11d6:	00 d0       	rcall	.+0      	; 0x11d8 <calc_sth11+0x26>
    11d8:	00 d0       	rcall	.+0      	; 0x11da <calc_sth11+0x28>
    11da:	cd b7       	in	r28, 0x3d	; 61
    11dc:	de b7       	in	r29, 0x3e	; 62
    11de:	8c 01       	movw	r16, r24
    11e0:	1b 01       	movw	r2, r22
  float t_C;                        // t_C   :  Temperature [C]
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
    11e2:	2a e0       	ldi	r18, 0x0A	; 10
    11e4:	37 ed       	ldi	r19, 0xD7	; 215
    11e6:	43 e2       	ldi	r20, 0x23	; 35
    11e8:	5c e3       	ldi	r21, 0x3C	; 60
    11ea:	fb 01       	movw	r30, r22
    11ec:	60 81       	ld	r22, Z
    11ee:	71 81       	ldd	r23, Z+1	; 0x01
    11f0:	82 81       	ldd	r24, Z+2	; 0x02
    11f2:	93 81       	ldd	r25, Z+3	; 0x03
    11f4:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    11f8:	2d ec       	ldi	r18, 0xCD	; 205
    11fa:	3c ec       	ldi	r19, 0xCC	; 204
    11fc:	4e e1       	ldi	r20, 0x1E	; 30
    11fe:	52 e4       	ldi	r21, 0x42	; 66
    1200:	fb d7       	rcall	.+4086   	; 0x21f8 <__subsf3>
    1202:	2b 01       	movw	r4, r22
    1204:	3c 01       	movw	r6, r24
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
    1206:	f8 01       	movw	r30, r16
    1208:	c0 80       	ld	r12, Z
    120a:	d1 80       	ldd	r13, Z+1	; 0x01
    120c:	e2 80       	ldd	r14, Z+2	; 0x02
    120e:	f3 80       	ldd	r15, Z+3	; 0x03
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	48 ec       	ldi	r20, 0xC8	; 200
    1216:	51 e4       	ldi	r21, 0x41	; 65
    1218:	ef d7       	rcall	.+4062   	; 0x21f8 <__subsf3>
    121a:	4b 01       	movw	r8, r22
    121c:	5c 01       	movw	r10, r24
    121e:	2c ea       	ldi	r18, 0xAC	; 172
    1220:	35 ec       	ldi	r19, 0xC5	; 197
    1222:	47 ea       	ldi	r20, 0xA7	; 167
    1224:	58 e3       	ldi	r21, 0x38	; 56
    1226:	c7 01       	movw	r24, r14
    1228:	b6 01       	movw	r22, r12
    122a:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    122e:	2a e0       	ldi	r18, 0x0A	; 10
    1230:	37 ed       	ldi	r19, 0xD7	; 215
    1232:	43 e2       	ldi	r20, 0x23	; 35
    1234:	5c e3       	ldi	r21, 0x3C	; 60
    1236:	e1 d7       	rcall	.+4034   	; 0x21fa <__addsf3>
    1238:	9b 01       	movw	r18, r22
    123a:	ac 01       	movw	r20, r24
    123c:	c5 01       	movw	r24, r10
    123e:	b4 01       	movw	r22, r8
    1240:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    1244:	4b 01       	movw	r8, r22
    1246:	5c 01       	movw	r10, r24
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
    1248:	22 ea       	ldi	r18, 0xA2	; 162
    124a:	37 ee       	ldi	r19, 0xE7	; 231
    124c:	4b e3       	ldi	r20, 0x3B	; 59
    124e:	56 eb       	ldi	r21, 0xB6	; 182
    1250:	c7 01       	movw	r24, r14
    1252:	b6 01       	movw	r22, r12
    1254:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    1258:	9b 01       	movw	r18, r22
    125a:	ac 01       	movw	r20, r24
    125c:	c7 01       	movw	r24, r14
    125e:	b6 01       	movw	r22, r12
    1260:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    1264:	69 83       	std	Y+1, r22	; 0x01
    1266:	7a 83       	std	Y+2, r23	; 0x02
    1268:	8b 83       	std	Y+3, r24	; 0x03
    126a:	9c 83       	std	Y+4, r25	; 0x04
    126c:	24 e5       	ldi	r18, 0x54	; 84
    126e:	33 ee       	ldi	r19, 0xE3	; 227
    1270:	45 e2       	ldi	r20, 0x25	; 37
    1272:	5d e3       	ldi	r21, 0x3D	; 61
    1274:	c7 01       	movw	r24, r14
    1276:	b6 01       	movw	r22, r12
    1278:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    127c:	9b 01       	movw	r18, r22
    127e:	ac 01       	movw	r20, r24
    1280:	69 81       	ldd	r22, Y+1	; 0x01
    1282:	7a 81       	ldd	r23, Y+2	; 0x02
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	9c 81       	ldd	r25, Y+4	; 0x04
    1288:	b8 d7       	rcall	.+3952   	; 0x21fa <__addsf3>
    128a:	20 e0       	ldi	r18, 0x00	; 0
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	40 e8       	ldi	r20, 0x80	; 128
    1290:	50 e4       	ldi	r21, 0x40	; 64
    1292:	b2 d7       	rcall	.+3940   	; 0x21f8 <__subsf3>
    1294:	9b 01       	movw	r18, r22
    1296:	ac 01       	movw	r20, r24
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
    1298:	c5 01       	movw	r24, r10
    129a:	b4 01       	movw	r22, r8
    129c:	ae d7       	rcall	.+3932   	; 0x21fa <__addsf3>
    129e:	6b 01       	movw	r12, r22
    12a0:	7c 01       	movw	r14, r24
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
    12a2:	20 e0       	ldi	r18, 0x00	; 0
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	48 ec       	ldi	r20, 0xC8	; 200
    12a8:	52 e4       	ldi	r21, 0x42	; 66
    12aa:	0e 94 b0 12 	call	0x2560	; 0x2560 <__gesf2>
    12ae:	18 16       	cp	r1, r24
    12b0:	5c f0       	brlt	.+22     	; 0x12c8 <calc_sth11+0x116>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
    12b2:	2d ec       	ldi	r18, 0xCD	; 205
    12b4:	3c ec       	ldi	r19, 0xCC	; 204
    12b6:	4c ec       	ldi	r20, 0xCC	; 204
    12b8:	5d e3       	ldi	r21, 0x3D	; 61
    12ba:	c7 01       	movw	r24, r14
    12bc:	b6 01       	movw	r22, r12
    12be:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__cmpsf2>
    12c2:	88 23       	and	r24, r24
    12c4:	54 f0       	brlt	.+20     	; 0x12da <calc_sth11+0x128>
    12c6:	12 c0       	rjmp	.+36     	; 0x12ec <calc_sth11+0x13a>
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
    12c8:	0f 2e       	mov	r0, r31
    12ca:	c1 2c       	mov	r12, r1
    12cc:	d1 2c       	mov	r13, r1
    12ce:	f8 ec       	ldi	r31, 0xC8	; 200
    12d0:	ef 2e       	mov	r14, r31
    12d2:	f2 e4       	ldi	r31, 0x42	; 66
    12d4:	ff 2e       	mov	r15, r31
    12d6:	f0 2d       	mov	r31, r0
    12d8:	09 c0       	rjmp	.+18     	; 0x12ec <calc_sth11+0x13a>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
    12da:	0f 2e       	mov	r0, r31
    12dc:	fd ec       	ldi	r31, 0xCD	; 205
    12de:	cf 2e       	mov	r12, r31
    12e0:	fc ec       	ldi	r31, 0xCC	; 204
    12e2:	df 2e       	mov	r13, r31
    12e4:	ed 2c       	mov	r14, r13
    12e6:	fd e3       	ldi	r31, 0x3D	; 61
    12e8:	ff 2e       	mov	r15, r31
    12ea:	f0 2d       	mov	r31, r0

  *p_temperature=t_C;               //return temperature [C]
    12ec:	f1 01       	movw	r30, r2
    12ee:	40 82       	st	Z, r4
    12f0:	51 82       	std	Z+1, r5	; 0x01
    12f2:	62 82       	std	Z+2, r6	; 0x02
    12f4:	73 82       	std	Z+3, r7	; 0x03
  *p_humidity=rh_true;              //return humidity[%RH]
    12f6:	f8 01       	movw	r30, r16
    12f8:	c0 82       	st	Z, r12
    12fa:	d1 82       	std	Z+1, r13	; 0x01
    12fc:	e2 82       	std	Z+2, r14	; 0x02
    12fe:	f3 82       	std	Z+3, r15	; 0x03
}
    1300:	24 96       	adiw	r28, 0x04	; 4
    1302:	cd bf       	out	0x3d, r28	; 61
    1304:	de bf       	out	0x3e, r29	; 62
    1306:	df 91       	pop	r29
    1308:	cf 91       	pop	r28
    130a:	1f 91       	pop	r17
    130c:	0f 91       	pop	r16
    130e:	ff 90       	pop	r15
    1310:	ef 90       	pop	r14
    1312:	df 90       	pop	r13
    1314:	cf 90       	pop	r12
    1316:	bf 90       	pop	r11
    1318:	af 90       	pop	r10
    131a:	9f 90       	pop	r9
    131c:	8f 90       	pop	r8
    131e:	7f 90       	pop	r7
    1320:	6f 90       	pop	r6
    1322:	5f 90       	pop	r5
    1324:	4f 90       	pop	r4
    1326:	3f 90       	pop	r3
    1328:	2f 90       	pop	r2
    132a:	08 95       	ret

0000132c <SHT11_GetResult>:
  return dew_point;
} */


char SHT11_GetResult(unsigned char *p_value, unsigned char *p_checksum)
{
    132c:	ff 92       	push	r15
    132e:	0f 93       	push	r16
    1330:	1f 93       	push	r17
    1332:	cf 93       	push	r28
    1334:	df 93       	push	r29
    1336:	ec 01       	movw	r28, r24
    1338:	8b 01       	movw	r16, r22
	   unsigned error=0;
	   unsigned char crc;
	   
	   if(SHT_DATA_IN) error+=1;                 // or timeout (~2 sec.) is reached
    133a:	e0 e0       	ldi	r30, 0x00	; 0
    133c:	f6 e0       	ldi	r31, 0x06	; 6
    133e:	f0 84       	ldd	r15, Z+8	; 0x08
    1340:	f5 fa       	bst	r15, 5
    1342:	ff 24       	eor	r15, r15
    1344:	f0 f8       	bld	r15, 0
	   *(p_value+1)=SHT_ReadByte(ACK);			 //read the first byte (MSB)    dar micro harchi adrese bishtr, arzesh bishtar. baraks zakhire mikone
    1346:	81 e0       	ldi	r24, 0x01	; 1
    1348:	99 de       	rcall	.-718    	; 0x107c <SHT_ReadByte>
    134a:	89 83       	std	Y+1, r24	; 0x01
	   *(p_value)  =SHT_ReadByte(ACK);			 //read the second byte (LSB)
    134c:	81 e0       	ldi	r24, 0x01	; 1
    134e:	96 de       	rcall	.-724    	; 0x107c <SHT_ReadByte>
    1350:	88 83       	st	Y, r24
	   *p_checksum =SHT_ReadByte(ACK);			 //read checksum
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	93 de       	rcall	.-730    	; 0x107c <SHT_ReadByte>
    1356:	98 2f       	mov	r25, r24
    1358:	f8 01       	movw	r30, r16
    135a:	80 83       	st	Z, r24
	   check_sum= *p_checksum;
    135c:	80 93 90 20 	sts	0x2090, r24
	   
	   crc= copy_val/256 + copy_val%256;
    1360:	80 91 42 20 	lds	r24, 0x2042
	   if (crc != check_sum)
    1364:	98 13       	cpse	r25, r24
	    {
		    s_connectionreset();
    1366:	f2 de       	rcall	.-540    	; 0x114c <s_connectionreset>
		    //PORTD_OUTSET=LED_Red_PIN_bm;
	    }
	  
	   return error;
}
    1368:	8f 2d       	mov	r24, r15
    136a:	df 91       	pop	r29
    136c:	cf 91       	pop	r28
    136e:	1f 91       	pop	r17
    1370:	0f 91       	pop	r16
    1372:	ff 90       	pop	r15
    1374:	08 95       	ret

00001376 <SHT11_measure>:
const float T1=+0.01;             // for 14 Bit @ 5V
const float T2=+0.00008;          // for 14 Bit @ 5V	


void SHT11_measure (void)
{
    1376:	ff 92       	push	r15
    1378:	0f 93       	push	r16
    137a:	1f 93       	push	r17
    137c:	cf 93       	push	r28
    137e:	df 93       	push	r29
    1380:	1f 92       	push	r1
    1382:	cd b7       	in	r28, 0x3d	; 61
    1384:	de b7       	in	r29, 0x3e	; 62
//     humi_val.i=0;  
//     temp_val.i=0;   comment kardam ke har bar sefr nakone! lazemesh daram dar bare bad baraye mohasebe humi             
  
  
  
	switch(SHT11_count)
    1386:	80 91 0e 20 	lds	r24, 0x200E
    138a:	80 35       	cpi	r24, 0x50	; 80
    138c:	61 f0       	breq	.+24     	; 0x13a6 <SHT11_measure+0x30>
    138e:	84 36       	cpi	r24, 0x64	; 100
    1390:	09 f4       	brne	.+2      	; 0x1394 <SHT11_measure+0x1e>
    1392:	3d c0       	rjmp	.+122    	; 0x140e <SHT11_measure+0x98>
    1394:	81 11       	cpse	r24, r1
    1396:	6f c0       	rjmp	.+222    	; 0x1476 <SHT11_measure+0x100>
	{
 		case	0	:	{	error+=s_measure(TEMP);
    1398:	f4 de       	rcall	.-536    	; 0x1182 <s_measure>
							SHT11_count++;	
    139a:	90 91 0e 20 	lds	r25, 0x200E
    139e:	9f 5f       	subi	r25, 0xFF	; 255
    13a0:	90 93 0e 20 	sts	0x200E, r25
							break;}
    13a4:	6c c0       	rjmp	.+216    	; 0x147e <SHT11_measure+0x108>
 		case	80	:	{	error+=SHT11_GetResult((unsigned char*) &temp_val.i,&checksum);
    13a6:	be 01       	movw	r22, r28
    13a8:	6f 5f       	subi	r22, 0xFF	; 255
    13aa:	7f 4f       	sbci	r23, 0xFF	; 255
    13ac:	8a e3       	ldi	r24, 0x3A	; 58
    13ae:	91 e2       	ldi	r25, 0x21	; 33
    13b0:	bd df       	rcall	.-134    	; 0x132c <SHT11_GetResult>
    13b2:	f8 2e       	mov	r15, r24
							if (error==0)
    13b4:	81 11       	cpse	r24, r1
    13b6:	22 c0       	rjmp	.+68     	; 0x13fc <SHT11_measure+0x86>
							{
								temp_val.f=(float)temp_val.i;                     //converts integer to float
    13b8:	0a e3       	ldi	r16, 0x3A	; 58
    13ba:	11 e2       	ldi	r17, 0x21	; 33
    13bc:	f8 01       	movw	r30, r16
    13be:	60 81       	ld	r22, Z
    13c0:	71 81       	ldd	r23, Z+1	; 0x01
    13c2:	80 e0       	ldi	r24, 0x00	; 0
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__floatunsisf>
    13ca:	f8 01       	movw	r30, r16
    13cc:	60 83       	st	Z, r22
    13ce:	71 83       	std	Z+1, r23	; 0x01
    13d0:	82 83       	std	Z+2, r24	; 0x02
    13d2:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
    13d4:	b8 01       	movw	r22, r16
    13d6:	86 e3       	ldi	r24, 0x36	; 54
    13d8:	91 e2       	ldi	r25, 0x21	; 33
    13da:	eb de       	rcall	.-554    	; 0x11b2 <calc_sth11>
								T=(int)(temp_val.f*(float)100);
    13dc:	20 e0       	ldi	r18, 0x00	; 0
    13de:	30 e0       	ldi	r19, 0x00	; 0
    13e0:	48 ec       	ldi	r20, 0xC8	; 200
    13e2:	52 e4       	ldi	r21, 0x42	; 66
    13e4:	f8 01       	movw	r30, r16
    13e6:	60 81       	ld	r22, Z
    13e8:	71 81       	ldd	r23, Z+1	; 0x01
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    13f2:	d3 d7       	rcall	.+4006   	; 0x239a <__fixsfsi>
    13f4:	60 93 3e 21 	sts	0x213E, r22
    13f8:	70 93 3f 21 	sts	0x213F, r23
								//printf2pc("Temp: %ld \r",T);
							}
							error+=s_measure(HUMI);
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	c1 de       	rcall	.-638    	; 0x1182 <s_measure>
    1400:	8f 0d       	add	r24, r15
							SHT11_count++;
    1402:	90 91 0e 20 	lds	r25, 0x200E
    1406:	9f 5f       	subi	r25, 0xFF	; 255
    1408:	90 93 0e 20 	sts	0x200E, r25
							break;}
    140c:	38 c0       	rjmp	.+112    	; 0x147e <SHT11_measure+0x108>
 		case	100	:	{	error+=SHT11_GetResult((unsigned char*) &humi_val.i,&checksum);
    140e:	be 01       	movw	r22, r28
    1410:	6f 5f       	subi	r22, 0xFF	; 255
    1412:	7f 4f       	sbci	r23, 0xFF	; 255
    1414:	86 e3       	ldi	r24, 0x36	; 54
    1416:	91 e2       	ldi	r25, 0x21	; 33
    1418:	89 df       	rcall	.-238    	; 0x132c <SHT11_GetResult>
    141a:	f8 2e       	mov	r15, r24
							if (error==0)
    141c:	81 11       	cpse	r24, r1
    141e:	24 c0       	rjmp	.+72     	; 0x1468 <SHT11_measure+0xf2>
							{	
								humi_val.f=(float)humi_val.i;                   //converts integer to float
    1420:	06 e3       	ldi	r16, 0x36	; 54
    1422:	11 e2       	ldi	r17, 0x21	; 33
    1424:	f8 01       	movw	r30, r16
    1426:	60 81       	ld	r22, Z
    1428:	71 81       	ldd	r23, Z+1	; 0x01
    142a:	80 e0       	ldi	r24, 0x00	; 0
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	e6 d7       	rcall	.+4044   	; 0x23fc <__floatunsisf>
    1430:	f8 01       	movw	r30, r16
    1432:	60 83       	st	Z, r22
    1434:	71 83       	std	Z+1, r23	; 0x01
    1436:	82 83       	std	Z+2, r24	; 0x02
    1438:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
    143a:	6a e3       	ldi	r22, 0x3A	; 58
    143c:	71 e2       	ldi	r23, 0x21	; 33
    143e:	c8 01       	movw	r24, r16
    1440:	b8 de       	rcall	.-656    	; 0x11b2 <calc_sth11>
								H=(int)(humi_val.f*(float)100);
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	48 ec       	ldi	r20, 0xC8	; 200
    1448:	52 e4       	ldi	r21, 0x42	; 66
    144a:	f8 01       	movw	r30, r16
    144c:	60 81       	ld	r22, Z
    144e:	71 81       	ldd	r23, Z+1	; 0x01
    1450:	82 81       	ldd	r24, Z+2	; 0x02
    1452:	93 81       	ldd	r25, Z+3	; 0x03
    1454:	0e 94 b4 12 	call	0x2568	; 0x2568 <__mulsf3>
    1458:	a0 d7       	rcall	.+3904   	; 0x239a <__fixsfsi>
    145a:	60 93 40 21 	sts	0x2140, r22
    145e:	70 93 41 21 	sts	0x2141, r23
								//printf2pc("Humi: %ld \r\r",H);
								SHT11_dataflag=1;
    1462:	81 e0       	ldi	r24, 0x01	; 1
    1464:	80 93 0d 20 	sts	0x200D, r24
							}
							error+=s_measure(TEMP);
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	8b de       	rcall	.-746    	; 0x1182 <s_measure>
    146c:	8f 0d       	add	r24, r15
							SHT11_count=1;
    146e:	91 e0       	ldi	r25, 0x01	; 1
    1470:	90 93 0e 20 	sts	0x200E, r25
							break;}																							
    1474:	04 c0       	rjmp	.+8      	; 0x147e <SHT11_measure+0x108>
 		default		:	{
							SHT11_count++;
    1476:	8f 5f       	subi	r24, 0xFF	; 255
    1478:	80 93 0e 20 	sts	0x200E, r24
    147c:	0f c0       	rjmp	.+30     	; 0x149c <SHT11_measure+0x126>
							break;}
	}
    
     if (error!=0) 
    147e:	88 23       	and	r24, r24
    1480:	69 f0       	breq	.+26     	; 0x149c <SHT11_measure+0x126>
 	{
 		s_connectionreset();
    1482:	64 de       	rcall	.-824    	; 0x114c <s_connectionreset>
 		printf2pcs("error\r");
    1484:	87 e0       	ldi	r24, 0x07	; 7
    1486:	e4 e0       	ldi	r30, 0x04	; 4
    1488:	f0 e2       	ldi	r31, 0x20	; 32
    148a:	a2 ed       	ldi	r26, 0xD2	; 210
    148c:	b0 e2       	ldi	r27, 0x20	; 32
    148e:	01 90       	ld	r0, Z+
    1490:	0d 92       	st	X+, r0
    1492:	8a 95       	dec	r24
    1494:	e1 f7       	brne	.-8      	; 0x148e <SHT11_measure+0x118>
    1496:	86 e0       	ldi	r24, 0x06	; 6
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	fc dc       	rcall	.-1544   	; 0xe94 <UART_SEND>
 	}
             	
}
    149c:	0f 90       	pop	r0
    149e:	df 91       	pop	r29
    14a0:	cf 91       	pop	r28
    14a2:	1f 91       	pop	r17
    14a4:	0f 91       	pop	r16
    14a6:	ff 90       	pop	r15
    14a8:	08 95       	ret

000014aa <TWI_MasterInit>:
                    uint8_t address,
                    uint8_t bytesToRead)
{
	bool twi_status = TWI_MasterWriteRead(twi, address, 0, 0, bytesToRead);
	return twi_status;
}
    14aa:	fc 01       	movw	r30, r24
    14ac:	60 83       	st	Z, r22
    14ae:	71 83       	std	Z+1, r23	; 0x01
    14b0:	48 63       	ori	r20, 0x38	; 56
    14b2:	db 01       	movw	r26, r22
    14b4:	11 96       	adiw	r26, 0x01	; 1
    14b6:	4c 93       	st	X, r20
    14b8:	a0 81       	ld	r26, Z
    14ba:	b1 81       	ldd	r27, Z+1	; 0x01
    14bc:	15 96       	adiw	r26, 0x05	; 5
    14be:	2c 93       	st	X, r18
    14c0:	01 90       	ld	r0, Z+
    14c2:	f0 81       	ld	r31, Z
    14c4:	e0 2d       	mov	r30, r0
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	84 83       	std	Z+4, r24	; 0x04
    14ca:	08 95       	ret

000014cc <TWI_MasterWriteRead>:
    14cc:	0f 93       	push	r16
    14ce:	cf 93       	push	r28
    14d0:	df 93       	push	r29
    14d2:	fc 01       	movw	r30, r24
    14d4:	29 30       	cpi	r18, 0x09	; 9
    14d6:	98 f5       	brcc	.+102    	; 0x153e <TWI_MasterWriteRead+0x72>
    14d8:	09 30       	cpi	r16, 0x09	; 9
    14da:	98 f5       	brcc	.+102    	; 0x1542 <TWI_MasterWriteRead+0x76>
    14dc:	87 89       	ldd	r24, Z+23	; 0x17
    14de:	81 11       	cpse	r24, r1
    14e0:	32 c0       	rjmp	.+100    	; 0x1546 <TWI_MasterWriteRead+0x7a>
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	87 8b       	std	Z+23, r24	; 0x17
    14e6:	10 8e       	std	Z+24, r1	; 0x18
    14e8:	66 0f       	add	r22, r22
    14ea:	62 83       	std	Z+2, r22	; 0x02
    14ec:	22 23       	and	r18, r18
    14ee:	69 f0       	breq	.+26     	; 0x150a <TWI_MasterWriteRead+0x3e>
    14f0:	a4 2f       	mov	r26, r20
    14f2:	b5 2f       	mov	r27, r21
    14f4:	40 e0       	ldi	r20, 0x00	; 0
    14f6:	50 e0       	ldi	r21, 0x00	; 0
    14f8:	8d 91       	ld	r24, X+
    14fa:	ef 01       	movw	r28, r30
    14fc:	c4 0f       	add	r28, r20
    14fe:	d5 1f       	adc	r29, r21
    1500:	8b 83       	std	Y+3, r24	; 0x03
    1502:	4f 5f       	subi	r20, 0xFF	; 255
    1504:	5f 4f       	sbci	r21, 0xFF	; 255
    1506:	42 17       	cp	r20, r18
    1508:	b8 f3       	brcs	.-18     	; 0x14f8 <TWI_MasterWriteRead+0x2c>
    150a:	23 8b       	std	Z+19, r18	; 0x13
    150c:	04 8b       	std	Z+20, r16	; 0x14
    150e:	15 8a       	std	Z+21, r1	; 0x15
    1510:	16 8a       	std	Z+22, r1	; 0x16
    1512:	83 89       	ldd	r24, Z+19	; 0x13
    1514:	88 23       	and	r24, r24
    1516:	41 f0       	breq	.+16     	; 0x1528 <TWI_MasterWriteRead+0x5c>
    1518:	82 81       	ldd	r24, Z+2	; 0x02
    151a:	8e 7f       	andi	r24, 0xFE	; 254
    151c:	01 90       	ld	r0, Z+
    151e:	f0 81       	ld	r31, Z
    1520:	e0 2d       	mov	r30, r0
    1522:	86 83       	std	Z+6, r24	; 0x06
    1524:	81 e0       	ldi	r24, 0x01	; 1
    1526:	12 c0       	rjmp	.+36     	; 0x154c <TWI_MasterWriteRead+0x80>
    1528:	84 89       	ldd	r24, Z+20	; 0x14
    152a:	88 23       	and	r24, r24
    152c:	71 f0       	breq	.+28     	; 0x154a <TWI_MasterWriteRead+0x7e>
    152e:	82 81       	ldd	r24, Z+2	; 0x02
    1530:	81 60       	ori	r24, 0x01	; 1
    1532:	01 90       	ld	r0, Z+
    1534:	f0 81       	ld	r31, Z
    1536:	e0 2d       	mov	r30, r0
    1538:	86 83       	std	Z+6, r24	; 0x06
    153a:	81 e0       	ldi	r24, 0x01	; 1
    153c:	07 c0       	rjmp	.+14     	; 0x154c <TWI_MasterWriteRead+0x80>
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	05 c0       	rjmp	.+10     	; 0x154c <TWI_MasterWriteRead+0x80>
    1542:	80 e0       	ldi	r24, 0x00	; 0
    1544:	03 c0       	rjmp	.+6      	; 0x154c <TWI_MasterWriteRead+0x80>
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	01 c0       	rjmp	.+2      	; 0x154c <TWI_MasterWriteRead+0x80>
    154a:	81 e0       	ldi	r24, 0x01	; 1
    154c:	df 91       	pop	r29
    154e:	cf 91       	pop	r28
    1550:	0f 91       	pop	r16
    1552:	08 95       	ret

00001554 <TWI_MasterArbitrationLostBusErrorHandler>:
 *  Handles TWI responses to lost arbitration and bus error.
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterArbitrationLostBusErrorHandler(TWI_Master_t *twi)
{
    1554:	fc 01       	movw	r30, r24
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    1556:	a0 81       	ld	r26, Z
    1558:	b1 81       	ldd	r27, Z+1	; 0x01
    155a:	14 96       	adiw	r26, 0x04	; 4
    155c:	8c 91       	ld	r24, X
    155e:	14 97       	sbiw	r26, 0x04	; 4

	/* If bus error. */
	if (currentStatus & TWI_MASTER_BUSERR_bm) 
    1560:	82 ff       	sbrs	r24, 2
    1562:	03 c0       	rjmp	.+6      	; 0x156a <TWI_MasterArbitrationLostBusErrorHandler+0x16>
	{
		twi->result = TWIM_RESULT_BUS_ERROR;
    1564:	94 e0       	ldi	r25, 0x04	; 4
    1566:	90 8f       	std	Z+24, r25	; 0x18
    1568:	02 c0       	rjmp	.+4      	; 0x156e <TWI_MasterArbitrationLostBusErrorHandler+0x1a>
	}
	/* If arbitration lost. */
	else {
		twi->result = TWIM_RESULT_ARBITRATION_LOST;
    156a:	93 e0       	ldi	r25, 0x03	; 3
    156c:	90 8f       	std	Z+24, r25	; 0x18
	}

	/* Clear interrupt flag. */
	twi->interface->MASTER.STATUS = currentStatus | TWI_MASTER_ARBLOST_bm;
    156e:	88 60       	ori	r24, 0x08	; 8
    1570:	14 96       	adiw	r26, 0x04	; 4
    1572:	8c 93       	st	X, r24

	twi->status = TWIM_STATUS_READY;
    1574:	17 8a       	std	Z+23, r1	; 0x17
    1576:	08 95       	ret

00001578 <TWI_MasterWriteHandler>:
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterWriteHandler(TWI_Master_t *twi)
{
    1578:	cf 93       	push	r28
    157a:	df 93       	push	r29
    157c:	fc 01       	movw	r30, r24
	/* Local variables used in if tests to avoid compiler warning. */
	uint8_t bytesToWrite  = twi->bytesToWrite;
    157e:	93 89       	ldd	r25, Z+19	; 0x13
	uint8_t bytesToRead   = twi->bytesToRead;
    1580:	24 89       	ldd	r18, Z+20	; 0x14

	/* If NOT acknowledged (NACK) by slave cancel the transaction. */
	if (twi->interface->MASTER.STATUS & TWI_MASTER_RXACK_bm) {
    1582:	a0 81       	ld	r26, Z
    1584:	b1 81       	ldd	r27, Z+1	; 0x01
    1586:	14 96       	adiw	r26, 0x04	; 4
    1588:	8c 91       	ld	r24, X
    158a:	14 97       	sbiw	r26, 0x04	; 4
    158c:	84 ff       	sbrs	r24, 4
    158e:	07 c0       	rjmp	.+14     	; 0x159e <TWI_MasterWriteHandler+0x26>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1590:	83 e0       	ldi	r24, 0x03	; 3
    1592:	13 96       	adiw	r26, 0x03	; 3
    1594:	8c 93       	st	X, r24
		twi->result = TWIM_RESULT_NACK_RECEIVED;
    1596:	85 e0       	ldi	r24, 0x05	; 5
    1598:	80 8f       	std	Z+24, r24	; 0x18
		twi->status = TWIM_STATUS_READY;
    159a:	17 8a       	std	Z+23, r1	; 0x17
    159c:	1c c0       	rjmp	.+56     	; 0x15d6 <TWI_MasterWriteHandler+0x5e>
	}

	/* If more bytes to write, send data. */
	else if (twi->bytesWritten < bytesToWrite) {
    159e:	85 89       	ldd	r24, Z+21	; 0x15
    15a0:	89 17       	cp	r24, r25
    15a2:	58 f4       	brcc	.+22     	; 0x15ba <TWI_MasterWriteHandler+0x42>
		uint8_t data = twi->writeData[twi->bytesWritten];
    15a4:	85 89       	ldd	r24, Z+21	; 0x15
    15a6:	ef 01       	movw	r28, r30
    15a8:	c8 0f       	add	r28, r24
    15aa:	d1 1d       	adc	r29, r1
    15ac:	8b 81       	ldd	r24, Y+3	; 0x03
		twi->interface->MASTER.DATA = data;
    15ae:	17 96       	adiw	r26, 0x07	; 7
    15b0:	8c 93       	st	X, r24
		++twi->bytesWritten;
    15b2:	85 89       	ldd	r24, Z+21	; 0x15
    15b4:	8f 5f       	subi	r24, 0xFF	; 255
    15b6:	85 8b       	std	Z+21, r24	; 0x15
    15b8:	0e c0       	rjmp	.+28     	; 0x15d6 <TWI_MasterWriteHandler+0x5e>
	}

	/* If bytes to read, send repeated START condition + Address +
	 * 'R/_W = 1'
	 */
	else if (twi->bytesRead < bytesToRead) {
    15ba:	86 89       	ldd	r24, Z+22	; 0x16
    15bc:	82 17       	cp	r24, r18
    15be:	28 f4       	brcc	.+10     	; 0x15ca <TWI_MasterWriteHandler+0x52>
		uint8_t readAddress = twi->address | 0x01;
    15c0:	82 81       	ldd	r24, Z+2	; 0x02
    15c2:	81 60       	ori	r24, 0x01	; 1
		twi->interface->MASTER.ADDR = readAddress;
    15c4:	16 96       	adiw	r26, 0x06	; 6
    15c6:	8c 93       	st	X, r24
    15c8:	06 c0       	rjmp	.+12     	; 0x15d6 <TWI_MasterWriteHandler+0x5e>
	}

	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    15ca:	83 e0       	ldi	r24, 0x03	; 3
    15cc:	13 96       	adiw	r26, 0x03	; 3
    15ce:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    15d4:	17 8a       	std	Z+23, r1	; 0x17
	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_OK);
	}
}
    15d6:	df 91       	pop	r29
    15d8:	cf 91       	pop	r28
    15da:	08 95       	ret

000015dc <TWI_MasterReadHandler>:
 *  reading bytes from the TWI slave.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterReadHandler(TWI_Master_t *twi)
{
    15dc:	fc 01       	movw	r30, r24
	/* Fetch data if bytes to be read. */
	if (twi->bytesRead < TWIM_READ_BUFFER_SIZE) {
    15de:	86 89       	ldd	r24, Z+22	; 0x16
    15e0:	88 30       	cpi	r24, 0x08	; 8
    15e2:	70 f4       	brcc	.+28     	; 0x1600 <TWI_MasterReadHandler+0x24>
		uint8_t data = twi->interface->MASTER.DATA;
    15e4:	a0 81       	ld	r26, Z
    15e6:	b1 81       	ldd	r27, Z+1	; 0x01
    15e8:	17 96       	adiw	r26, 0x07	; 7
    15ea:	8c 91       	ld	r24, X
		twi->readData[twi->bytesRead] = data;
    15ec:	96 89       	ldd	r25, Z+22	; 0x16
    15ee:	df 01       	movw	r26, r30
    15f0:	a9 0f       	add	r26, r25
    15f2:	b1 1d       	adc	r27, r1
    15f4:	1b 96       	adiw	r26, 0x0b	; 11
    15f6:	8c 93       	st	X, r24
		twi->bytesRead++;
    15f8:	86 89       	ldd	r24, Z+22	; 0x16
    15fa:	8f 5f       	subi	r24, 0xFF	; 255
    15fc:	86 8b       	std	Z+22, r24	; 0x16
    15fe:	08 c0       	rjmp	.+16     	; 0x1610 <TWI_MasterReadHandler+0x34>
	}

	/* If buffer overflow, issue STOP and BUFFER_OVERFLOW condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1600:	a0 81       	ld	r26, Z
    1602:	b1 81       	ldd	r27, Z+1	; 0x01
    1604:	83 e0       	ldi	r24, 0x03	; 3
    1606:	13 96       	adiw	r26, 0x03	; 3
    1608:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    160a:	82 e0       	ldi	r24, 0x02	; 2
    160c:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    160e:	17 8a       	std	Z+23, r1	; 0x17
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_BUFFER_OVERFLOW);
	}

	/* Local variable used in if test to avoid compiler warning. */
	uint8_t bytesToRead = twi->bytesToRead;
    1610:	94 89       	ldd	r25, Z+20	; 0x14

	/* If more bytes to read, issue ACK and start a byte read. */
	if (twi->bytesRead < bytesToRead) {
    1612:	86 89       	ldd	r24, Z+22	; 0x16
    1614:	89 17       	cp	r24, r25
    1616:	30 f4       	brcc	.+12     	; 0x1624 <TWI_MasterReadHandler+0x48>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1618:	01 90       	ld	r0, Z+
    161a:	f0 81       	ld	r31, Z
    161c:	e0 2d       	mov	r30, r0
    161e:	82 e0       	ldi	r24, 0x02	; 2
    1620:	83 83       	std	Z+3, r24	; 0x03
    1622:	08 95       	ret
	}

	/* If transaction finished, issue NACK and STOP condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_ACKACT_bm |
    1624:	a0 81       	ld	r26, Z
    1626:	b1 81       	ldd	r27, Z+1	; 0x01
    1628:	87 e0       	ldi	r24, 0x07	; 7
    162a:	13 96       	adiw	r26, 0x03	; 3
    162c:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    162e:	81 e0       	ldi	r24, 0x01	; 1
    1630:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    1632:	17 8a       	std	Z+23, r1	; 0x17
    1634:	08 95       	ret

00001636 <TWI_MasterInterruptHandler>:
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterInterruptHandler(TWI_Master_t *twi)
{
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    1636:	dc 01       	movw	r26, r24
    1638:	ed 91       	ld	r30, X+
    163a:	fc 91       	ld	r31, X
    163c:	24 81       	ldd	r18, Z+4	; 0x04
    163e:	32 2f       	mov	r19, r18
    1640:	3c 70       	andi	r19, 0x0C	; 12

	/* If arbitration lost or bus error. */
	if ((currentStatus & TWI_MASTER_ARBLOST_bm) ||
    1642:	11 f0       	breq	.+4      	; 0x1648 <TWI_MasterInterruptHandler+0x12>
	    (currentStatus & TWI_MASTER_BUSERR_bm)) {

		TWI_MasterArbitrationLostBusErrorHandler(twi);
    1644:	87 cf       	rjmp	.-242    	; 0x1554 <TWI_MasterArbitrationLostBusErrorHandler>
    1646:	08 95       	ret
	}

	/* If master write interrupt. */
	else if (currentStatus & TWI_MASTER_WIF_bm) {
    1648:	26 ff       	sbrs	r18, 6
    164a:	02 c0       	rjmp	.+4      	; 0x1650 <TWI_MasterInterruptHandler+0x1a>
		TWI_MasterWriteHandler(twi);
    164c:	95 cf       	rjmp	.-214    	; 0x1578 <TWI_MasterWriteHandler>
    164e:	08 95       	ret
	}

	/* If master read interrupt. */
	else if (currentStatus & TWI_MASTER_RIF_bm) {
    1650:	22 23       	and	r18, r18
    1652:	14 f4       	brge	.+4      	; 0x1658 <TWI_MasterInterruptHandler+0x22>
		TWI_MasterReadHandler(twi);
    1654:	c3 cf       	rjmp	.-122    	; 0x15dc <TWI_MasterReadHandler>
    1656:	08 95       	ret
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    1658:	26 e0       	ldi	r18, 0x06	; 6
    165a:	fc 01       	movw	r30, r24
    165c:	20 8f       	std	Z+24, r18	; 0x18
	twi->status = TWIM_STATUS_READY;
    165e:	17 8a       	std	Z+23, r1	; 0x17
    1660:	08 95       	ret

00001662 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1662:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1664:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1666:	e8 2f       	mov	r30, r24
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	e0 59       	subi	r30, 0x90	; 144
    166c:	ff 4f       	sbci	r31, 0xFF	; 255
    166e:	60 95       	com	r22
    1670:	80 81       	ld	r24, Z
    1672:	68 23       	and	r22, r24
    1674:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1676:	9f bf       	out	0x3f, r25	; 63
    1678:	08 95       	ret

0000167a <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    167a:	1f 92       	push	r1
    167c:	0f 92       	push	r0
    167e:	0f b6       	in	r0, 0x3f	; 63
    1680:	0f 92       	push	r0
    1682:	11 24       	eor	r1, r1
    1684:	2f 93       	push	r18
    1686:	3f 93       	push	r19
    1688:	4f 93       	push	r20
    168a:	5f 93       	push	r21
    168c:	6f 93       	push	r22
    168e:	7f 93       	push	r23
    1690:	8f 93       	push	r24
    1692:	9f 93       	push	r25
    1694:	af 93       	push	r26
    1696:	bf 93       	push	r27
    1698:	ef 93       	push	r30
    169a:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    169c:	e0 91 3f 20 	lds	r30, 0x203F
    16a0:	f0 91 40 20 	lds	r31, 0x2040
    16a4:	30 97       	sbiw	r30, 0x00	; 0
    16a6:	09 f0       	breq	.+2      	; 0x16aa <__vector_14+0x30>
		tc_tcc0_ovf_callback();
    16a8:	09 95       	icall
	}
}
    16aa:	ff 91       	pop	r31
    16ac:	ef 91       	pop	r30
    16ae:	bf 91       	pop	r27
    16b0:	af 91       	pop	r26
    16b2:	9f 91       	pop	r25
    16b4:	8f 91       	pop	r24
    16b6:	7f 91       	pop	r23
    16b8:	6f 91       	pop	r22
    16ba:	5f 91       	pop	r21
    16bc:	4f 91       	pop	r20
    16be:	3f 91       	pop	r19
    16c0:	2f 91       	pop	r18
    16c2:	0f 90       	pop	r0
    16c4:	0f be       	out	0x3f, r0	; 63
    16c6:	0f 90       	pop	r0
    16c8:	1f 90       	pop	r1
    16ca:	18 95       	reti

000016cc <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    16cc:	1f 92       	push	r1
    16ce:	0f 92       	push	r0
    16d0:	0f b6       	in	r0, 0x3f	; 63
    16d2:	0f 92       	push	r0
    16d4:	11 24       	eor	r1, r1
    16d6:	2f 93       	push	r18
    16d8:	3f 93       	push	r19
    16da:	4f 93       	push	r20
    16dc:	5f 93       	push	r21
    16de:	6f 93       	push	r22
    16e0:	7f 93       	push	r23
    16e2:	8f 93       	push	r24
    16e4:	9f 93       	push	r25
    16e6:	af 93       	push	r26
    16e8:	bf 93       	push	r27
    16ea:	ef 93       	push	r30
    16ec:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    16ee:	e0 91 3d 20 	lds	r30, 0x203D
    16f2:	f0 91 3e 20 	lds	r31, 0x203E
    16f6:	30 97       	sbiw	r30, 0x00	; 0
    16f8:	09 f0       	breq	.+2      	; 0x16fc <__vector_15+0x30>
		tc_tcc0_err_callback();
    16fa:	09 95       	icall
	}
}
    16fc:	ff 91       	pop	r31
    16fe:	ef 91       	pop	r30
    1700:	bf 91       	pop	r27
    1702:	af 91       	pop	r26
    1704:	9f 91       	pop	r25
    1706:	8f 91       	pop	r24
    1708:	7f 91       	pop	r23
    170a:	6f 91       	pop	r22
    170c:	5f 91       	pop	r21
    170e:	4f 91       	pop	r20
    1710:	3f 91       	pop	r19
    1712:	2f 91       	pop	r18
    1714:	0f 90       	pop	r0
    1716:	0f be       	out	0x3f, r0	; 63
    1718:	0f 90       	pop	r0
    171a:	1f 90       	pop	r1
    171c:	18 95       	reti

0000171e <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    171e:	1f 92       	push	r1
    1720:	0f 92       	push	r0
    1722:	0f b6       	in	r0, 0x3f	; 63
    1724:	0f 92       	push	r0
    1726:	11 24       	eor	r1, r1
    1728:	2f 93       	push	r18
    172a:	3f 93       	push	r19
    172c:	4f 93       	push	r20
    172e:	5f 93       	push	r21
    1730:	6f 93       	push	r22
    1732:	7f 93       	push	r23
    1734:	8f 93       	push	r24
    1736:	9f 93       	push	r25
    1738:	af 93       	push	r26
    173a:	bf 93       	push	r27
    173c:	ef 93       	push	r30
    173e:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    1740:	e0 91 3b 20 	lds	r30, 0x203B
    1744:	f0 91 3c 20 	lds	r31, 0x203C
    1748:	30 97       	sbiw	r30, 0x00	; 0
    174a:	09 f0       	breq	.+2      	; 0x174e <__vector_16+0x30>
		tc_tcc0_cca_callback();
    174c:	09 95       	icall
	}
}
    174e:	ff 91       	pop	r31
    1750:	ef 91       	pop	r30
    1752:	bf 91       	pop	r27
    1754:	af 91       	pop	r26
    1756:	9f 91       	pop	r25
    1758:	8f 91       	pop	r24
    175a:	7f 91       	pop	r23
    175c:	6f 91       	pop	r22
    175e:	5f 91       	pop	r21
    1760:	4f 91       	pop	r20
    1762:	3f 91       	pop	r19
    1764:	2f 91       	pop	r18
    1766:	0f 90       	pop	r0
    1768:	0f be       	out	0x3f, r0	; 63
    176a:	0f 90       	pop	r0
    176c:	1f 90       	pop	r1
    176e:	18 95       	reti

00001770 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    1770:	1f 92       	push	r1
    1772:	0f 92       	push	r0
    1774:	0f b6       	in	r0, 0x3f	; 63
    1776:	0f 92       	push	r0
    1778:	11 24       	eor	r1, r1
    177a:	2f 93       	push	r18
    177c:	3f 93       	push	r19
    177e:	4f 93       	push	r20
    1780:	5f 93       	push	r21
    1782:	6f 93       	push	r22
    1784:	7f 93       	push	r23
    1786:	8f 93       	push	r24
    1788:	9f 93       	push	r25
    178a:	af 93       	push	r26
    178c:	bf 93       	push	r27
    178e:	ef 93       	push	r30
    1790:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    1792:	e0 91 39 20 	lds	r30, 0x2039
    1796:	f0 91 3a 20 	lds	r31, 0x203A
    179a:	30 97       	sbiw	r30, 0x00	; 0
    179c:	09 f0       	breq	.+2      	; 0x17a0 <__vector_17+0x30>
		tc_tcc0_ccb_callback();
    179e:	09 95       	icall
	}
}
    17a0:	ff 91       	pop	r31
    17a2:	ef 91       	pop	r30
    17a4:	bf 91       	pop	r27
    17a6:	af 91       	pop	r26
    17a8:	9f 91       	pop	r25
    17aa:	8f 91       	pop	r24
    17ac:	7f 91       	pop	r23
    17ae:	6f 91       	pop	r22
    17b0:	5f 91       	pop	r21
    17b2:	4f 91       	pop	r20
    17b4:	3f 91       	pop	r19
    17b6:	2f 91       	pop	r18
    17b8:	0f 90       	pop	r0
    17ba:	0f be       	out	0x3f, r0	; 63
    17bc:	0f 90       	pop	r0
    17be:	1f 90       	pop	r1
    17c0:	18 95       	reti

000017c2 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    17c2:	1f 92       	push	r1
    17c4:	0f 92       	push	r0
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	0f 92       	push	r0
    17ca:	11 24       	eor	r1, r1
    17cc:	2f 93       	push	r18
    17ce:	3f 93       	push	r19
    17d0:	4f 93       	push	r20
    17d2:	5f 93       	push	r21
    17d4:	6f 93       	push	r22
    17d6:	7f 93       	push	r23
    17d8:	8f 93       	push	r24
    17da:	9f 93       	push	r25
    17dc:	af 93       	push	r26
    17de:	bf 93       	push	r27
    17e0:	ef 93       	push	r30
    17e2:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    17e4:	e0 91 37 20 	lds	r30, 0x2037
    17e8:	f0 91 38 20 	lds	r31, 0x2038
    17ec:	30 97       	sbiw	r30, 0x00	; 0
    17ee:	09 f0       	breq	.+2      	; 0x17f2 <__vector_18+0x30>
		tc_tcc0_ccc_callback();
    17f0:	09 95       	icall
	}
}
    17f2:	ff 91       	pop	r31
    17f4:	ef 91       	pop	r30
    17f6:	bf 91       	pop	r27
    17f8:	af 91       	pop	r26
    17fa:	9f 91       	pop	r25
    17fc:	8f 91       	pop	r24
    17fe:	7f 91       	pop	r23
    1800:	6f 91       	pop	r22
    1802:	5f 91       	pop	r21
    1804:	4f 91       	pop	r20
    1806:	3f 91       	pop	r19
    1808:	2f 91       	pop	r18
    180a:	0f 90       	pop	r0
    180c:	0f be       	out	0x3f, r0	; 63
    180e:	0f 90       	pop	r0
    1810:	1f 90       	pop	r1
    1812:	18 95       	reti

00001814 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    1814:	1f 92       	push	r1
    1816:	0f 92       	push	r0
    1818:	0f b6       	in	r0, 0x3f	; 63
    181a:	0f 92       	push	r0
    181c:	11 24       	eor	r1, r1
    181e:	2f 93       	push	r18
    1820:	3f 93       	push	r19
    1822:	4f 93       	push	r20
    1824:	5f 93       	push	r21
    1826:	6f 93       	push	r22
    1828:	7f 93       	push	r23
    182a:	8f 93       	push	r24
    182c:	9f 93       	push	r25
    182e:	af 93       	push	r26
    1830:	bf 93       	push	r27
    1832:	ef 93       	push	r30
    1834:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    1836:	e0 91 35 20 	lds	r30, 0x2035
    183a:	f0 91 36 20 	lds	r31, 0x2036
    183e:	30 97       	sbiw	r30, 0x00	; 0
    1840:	09 f0       	breq	.+2      	; 0x1844 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
    1842:	09 95       	icall
	}
}
    1844:	ff 91       	pop	r31
    1846:	ef 91       	pop	r30
    1848:	bf 91       	pop	r27
    184a:	af 91       	pop	r26
    184c:	9f 91       	pop	r25
    184e:	8f 91       	pop	r24
    1850:	7f 91       	pop	r23
    1852:	6f 91       	pop	r22
    1854:	5f 91       	pop	r21
    1856:	4f 91       	pop	r20
    1858:	3f 91       	pop	r19
    185a:	2f 91       	pop	r18
    185c:	0f 90       	pop	r0
    185e:	0f be       	out	0x3f, r0	; 63
    1860:	0f 90       	pop	r0
    1862:	1f 90       	pop	r1
    1864:	18 95       	reti

00001866 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    1866:	1f 92       	push	r1
    1868:	0f 92       	push	r0
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	0f 92       	push	r0
    186e:	11 24       	eor	r1, r1
    1870:	2f 93       	push	r18
    1872:	3f 93       	push	r19
    1874:	4f 93       	push	r20
    1876:	5f 93       	push	r21
    1878:	6f 93       	push	r22
    187a:	7f 93       	push	r23
    187c:	8f 93       	push	r24
    187e:	9f 93       	push	r25
    1880:	af 93       	push	r26
    1882:	bf 93       	push	r27
    1884:	ef 93       	push	r30
    1886:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    1888:	e0 91 33 20 	lds	r30, 0x2033
    188c:	f0 91 34 20 	lds	r31, 0x2034
    1890:	30 97       	sbiw	r30, 0x00	; 0
    1892:	09 f0       	breq	.+2      	; 0x1896 <__vector_20+0x30>
		tc_tcc1_ovf_callback();
    1894:	09 95       	icall
	}
}
    1896:	ff 91       	pop	r31
    1898:	ef 91       	pop	r30
    189a:	bf 91       	pop	r27
    189c:	af 91       	pop	r26
    189e:	9f 91       	pop	r25
    18a0:	8f 91       	pop	r24
    18a2:	7f 91       	pop	r23
    18a4:	6f 91       	pop	r22
    18a6:	5f 91       	pop	r21
    18a8:	4f 91       	pop	r20
    18aa:	3f 91       	pop	r19
    18ac:	2f 91       	pop	r18
    18ae:	0f 90       	pop	r0
    18b0:	0f be       	out	0x3f, r0	; 63
    18b2:	0f 90       	pop	r0
    18b4:	1f 90       	pop	r1
    18b6:	18 95       	reti

000018b8 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    18b8:	1f 92       	push	r1
    18ba:	0f 92       	push	r0
    18bc:	0f b6       	in	r0, 0x3f	; 63
    18be:	0f 92       	push	r0
    18c0:	11 24       	eor	r1, r1
    18c2:	2f 93       	push	r18
    18c4:	3f 93       	push	r19
    18c6:	4f 93       	push	r20
    18c8:	5f 93       	push	r21
    18ca:	6f 93       	push	r22
    18cc:	7f 93       	push	r23
    18ce:	8f 93       	push	r24
    18d0:	9f 93       	push	r25
    18d2:	af 93       	push	r26
    18d4:	bf 93       	push	r27
    18d6:	ef 93       	push	r30
    18d8:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    18da:	e0 91 31 20 	lds	r30, 0x2031
    18de:	f0 91 32 20 	lds	r31, 0x2032
    18e2:	30 97       	sbiw	r30, 0x00	; 0
    18e4:	09 f0       	breq	.+2      	; 0x18e8 <__vector_21+0x30>
		tc_tcc1_err_callback();
    18e6:	09 95       	icall
	}
}
    18e8:	ff 91       	pop	r31
    18ea:	ef 91       	pop	r30
    18ec:	bf 91       	pop	r27
    18ee:	af 91       	pop	r26
    18f0:	9f 91       	pop	r25
    18f2:	8f 91       	pop	r24
    18f4:	7f 91       	pop	r23
    18f6:	6f 91       	pop	r22
    18f8:	5f 91       	pop	r21
    18fa:	4f 91       	pop	r20
    18fc:	3f 91       	pop	r19
    18fe:	2f 91       	pop	r18
    1900:	0f 90       	pop	r0
    1902:	0f be       	out	0x3f, r0	; 63
    1904:	0f 90       	pop	r0
    1906:	1f 90       	pop	r1
    1908:	18 95       	reti

0000190a <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    190a:	1f 92       	push	r1
    190c:	0f 92       	push	r0
    190e:	0f b6       	in	r0, 0x3f	; 63
    1910:	0f 92       	push	r0
    1912:	11 24       	eor	r1, r1
    1914:	2f 93       	push	r18
    1916:	3f 93       	push	r19
    1918:	4f 93       	push	r20
    191a:	5f 93       	push	r21
    191c:	6f 93       	push	r22
    191e:	7f 93       	push	r23
    1920:	8f 93       	push	r24
    1922:	9f 93       	push	r25
    1924:	af 93       	push	r26
    1926:	bf 93       	push	r27
    1928:	ef 93       	push	r30
    192a:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    192c:	e0 91 2f 20 	lds	r30, 0x202F
    1930:	f0 91 30 20 	lds	r31, 0x2030
    1934:	30 97       	sbiw	r30, 0x00	; 0
    1936:	09 f0       	breq	.+2      	; 0x193a <__vector_22+0x30>
		tc_tcc1_cca_callback();
    1938:	09 95       	icall
	}
}
    193a:	ff 91       	pop	r31
    193c:	ef 91       	pop	r30
    193e:	bf 91       	pop	r27
    1940:	af 91       	pop	r26
    1942:	9f 91       	pop	r25
    1944:	8f 91       	pop	r24
    1946:	7f 91       	pop	r23
    1948:	6f 91       	pop	r22
    194a:	5f 91       	pop	r21
    194c:	4f 91       	pop	r20
    194e:	3f 91       	pop	r19
    1950:	2f 91       	pop	r18
    1952:	0f 90       	pop	r0
    1954:	0f be       	out	0x3f, r0	; 63
    1956:	0f 90       	pop	r0
    1958:	1f 90       	pop	r1
    195a:	18 95       	reti

0000195c <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    195c:	1f 92       	push	r1
    195e:	0f 92       	push	r0
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	0f 92       	push	r0
    1964:	11 24       	eor	r1, r1
    1966:	2f 93       	push	r18
    1968:	3f 93       	push	r19
    196a:	4f 93       	push	r20
    196c:	5f 93       	push	r21
    196e:	6f 93       	push	r22
    1970:	7f 93       	push	r23
    1972:	8f 93       	push	r24
    1974:	9f 93       	push	r25
    1976:	af 93       	push	r26
    1978:	bf 93       	push	r27
    197a:	ef 93       	push	r30
    197c:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    197e:	e0 91 2d 20 	lds	r30, 0x202D
    1982:	f0 91 2e 20 	lds	r31, 0x202E
    1986:	30 97       	sbiw	r30, 0x00	; 0
    1988:	09 f0       	breq	.+2      	; 0x198c <__vector_23+0x30>
		tc_tcc1_ccb_callback();
    198a:	09 95       	icall
	}
}
    198c:	ff 91       	pop	r31
    198e:	ef 91       	pop	r30
    1990:	bf 91       	pop	r27
    1992:	af 91       	pop	r26
    1994:	9f 91       	pop	r25
    1996:	8f 91       	pop	r24
    1998:	7f 91       	pop	r23
    199a:	6f 91       	pop	r22
    199c:	5f 91       	pop	r21
    199e:	4f 91       	pop	r20
    19a0:	3f 91       	pop	r19
    19a2:	2f 91       	pop	r18
    19a4:	0f 90       	pop	r0
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	0f 90       	pop	r0
    19aa:	1f 90       	pop	r1
    19ac:	18 95       	reti

000019ae <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    19ae:	1f 92       	push	r1
    19b0:	0f 92       	push	r0
    19b2:	0f b6       	in	r0, 0x3f	; 63
    19b4:	0f 92       	push	r0
    19b6:	11 24       	eor	r1, r1
    19b8:	2f 93       	push	r18
    19ba:	3f 93       	push	r19
    19bc:	4f 93       	push	r20
    19be:	5f 93       	push	r21
    19c0:	6f 93       	push	r22
    19c2:	7f 93       	push	r23
    19c4:	8f 93       	push	r24
    19c6:	9f 93       	push	r25
    19c8:	af 93       	push	r26
    19ca:	bf 93       	push	r27
    19cc:	ef 93       	push	r30
    19ce:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    19d0:	e0 91 2b 20 	lds	r30, 0x202B
    19d4:	f0 91 2c 20 	lds	r31, 0x202C
    19d8:	30 97       	sbiw	r30, 0x00	; 0
    19da:	09 f0       	breq	.+2      	; 0x19de <__vector_78+0x30>
		tc_tcd0_err_callback();
    19dc:	09 95       	icall
	}
}
    19de:	ff 91       	pop	r31
    19e0:	ef 91       	pop	r30
    19e2:	bf 91       	pop	r27
    19e4:	af 91       	pop	r26
    19e6:	9f 91       	pop	r25
    19e8:	8f 91       	pop	r24
    19ea:	7f 91       	pop	r23
    19ec:	6f 91       	pop	r22
    19ee:	5f 91       	pop	r21
    19f0:	4f 91       	pop	r20
    19f2:	3f 91       	pop	r19
    19f4:	2f 91       	pop	r18
    19f6:	0f 90       	pop	r0
    19f8:	0f be       	out	0x3f, r0	; 63
    19fa:	0f 90       	pop	r0
    19fc:	1f 90       	pop	r1
    19fe:	18 95       	reti

00001a00 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    1a00:	1f 92       	push	r1
    1a02:	0f 92       	push	r0
    1a04:	0f b6       	in	r0, 0x3f	; 63
    1a06:	0f 92       	push	r0
    1a08:	11 24       	eor	r1, r1
    1a0a:	2f 93       	push	r18
    1a0c:	3f 93       	push	r19
    1a0e:	4f 93       	push	r20
    1a10:	5f 93       	push	r21
    1a12:	6f 93       	push	r22
    1a14:	7f 93       	push	r23
    1a16:	8f 93       	push	r24
    1a18:	9f 93       	push	r25
    1a1a:	af 93       	push	r26
    1a1c:	bf 93       	push	r27
    1a1e:	ef 93       	push	r30
    1a20:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1a22:	e0 91 29 20 	lds	r30, 0x2029
    1a26:	f0 91 2a 20 	lds	r31, 0x202A
    1a2a:	30 97       	sbiw	r30, 0x00	; 0
    1a2c:	09 f0       	breq	.+2      	; 0x1a30 <__vector_79+0x30>
		tc_tcd0_cca_callback();
    1a2e:	09 95       	icall
	}
}
    1a30:	ff 91       	pop	r31
    1a32:	ef 91       	pop	r30
    1a34:	bf 91       	pop	r27
    1a36:	af 91       	pop	r26
    1a38:	9f 91       	pop	r25
    1a3a:	8f 91       	pop	r24
    1a3c:	7f 91       	pop	r23
    1a3e:	6f 91       	pop	r22
    1a40:	5f 91       	pop	r21
    1a42:	4f 91       	pop	r20
    1a44:	3f 91       	pop	r19
    1a46:	2f 91       	pop	r18
    1a48:	0f 90       	pop	r0
    1a4a:	0f be       	out	0x3f, r0	; 63
    1a4c:	0f 90       	pop	r0
    1a4e:	1f 90       	pop	r1
    1a50:	18 95       	reti

00001a52 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1a52:	1f 92       	push	r1
    1a54:	0f 92       	push	r0
    1a56:	0f b6       	in	r0, 0x3f	; 63
    1a58:	0f 92       	push	r0
    1a5a:	11 24       	eor	r1, r1
    1a5c:	2f 93       	push	r18
    1a5e:	3f 93       	push	r19
    1a60:	4f 93       	push	r20
    1a62:	5f 93       	push	r21
    1a64:	6f 93       	push	r22
    1a66:	7f 93       	push	r23
    1a68:	8f 93       	push	r24
    1a6a:	9f 93       	push	r25
    1a6c:	af 93       	push	r26
    1a6e:	bf 93       	push	r27
    1a70:	ef 93       	push	r30
    1a72:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1a74:	e0 91 27 20 	lds	r30, 0x2027
    1a78:	f0 91 28 20 	lds	r31, 0x2028
    1a7c:	30 97       	sbiw	r30, 0x00	; 0
    1a7e:	09 f0       	breq	.+2      	; 0x1a82 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
    1a80:	09 95       	icall
	}
}
    1a82:	ff 91       	pop	r31
    1a84:	ef 91       	pop	r30
    1a86:	bf 91       	pop	r27
    1a88:	af 91       	pop	r26
    1a8a:	9f 91       	pop	r25
    1a8c:	8f 91       	pop	r24
    1a8e:	7f 91       	pop	r23
    1a90:	6f 91       	pop	r22
    1a92:	5f 91       	pop	r21
    1a94:	4f 91       	pop	r20
    1a96:	3f 91       	pop	r19
    1a98:	2f 91       	pop	r18
    1a9a:	0f 90       	pop	r0
    1a9c:	0f be       	out	0x3f, r0	; 63
    1a9e:	0f 90       	pop	r0
    1aa0:	1f 90       	pop	r1
    1aa2:	18 95       	reti

00001aa4 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    1aa4:	1f 92       	push	r1
    1aa6:	0f 92       	push	r0
    1aa8:	0f b6       	in	r0, 0x3f	; 63
    1aaa:	0f 92       	push	r0
    1aac:	11 24       	eor	r1, r1
    1aae:	2f 93       	push	r18
    1ab0:	3f 93       	push	r19
    1ab2:	4f 93       	push	r20
    1ab4:	5f 93       	push	r21
    1ab6:	6f 93       	push	r22
    1ab8:	7f 93       	push	r23
    1aba:	8f 93       	push	r24
    1abc:	9f 93       	push	r25
    1abe:	af 93       	push	r26
    1ac0:	bf 93       	push	r27
    1ac2:	ef 93       	push	r30
    1ac4:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    1ac6:	e0 91 25 20 	lds	r30, 0x2025
    1aca:	f0 91 26 20 	lds	r31, 0x2026
    1ace:	30 97       	sbiw	r30, 0x00	; 0
    1ad0:	09 f0       	breq	.+2      	; 0x1ad4 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
    1ad2:	09 95       	icall
	}
}
    1ad4:	ff 91       	pop	r31
    1ad6:	ef 91       	pop	r30
    1ad8:	bf 91       	pop	r27
    1ada:	af 91       	pop	r26
    1adc:	9f 91       	pop	r25
    1ade:	8f 91       	pop	r24
    1ae0:	7f 91       	pop	r23
    1ae2:	6f 91       	pop	r22
    1ae4:	5f 91       	pop	r21
    1ae6:	4f 91       	pop	r20
    1ae8:	3f 91       	pop	r19
    1aea:	2f 91       	pop	r18
    1aec:	0f 90       	pop	r0
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	0f 90       	pop	r0
    1af2:	1f 90       	pop	r1
    1af4:	18 95       	reti

00001af6 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    1af6:	1f 92       	push	r1
    1af8:	0f 92       	push	r0
    1afa:	0f b6       	in	r0, 0x3f	; 63
    1afc:	0f 92       	push	r0
    1afe:	11 24       	eor	r1, r1
    1b00:	2f 93       	push	r18
    1b02:	3f 93       	push	r19
    1b04:	4f 93       	push	r20
    1b06:	5f 93       	push	r21
    1b08:	6f 93       	push	r22
    1b0a:	7f 93       	push	r23
    1b0c:	8f 93       	push	r24
    1b0e:	9f 93       	push	r25
    1b10:	af 93       	push	r26
    1b12:	bf 93       	push	r27
    1b14:	ef 93       	push	r30
    1b16:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    1b18:	e0 91 23 20 	lds	r30, 0x2023
    1b1c:	f0 91 24 20 	lds	r31, 0x2024
    1b20:	30 97       	sbiw	r30, 0x00	; 0
    1b22:	09 f0       	breq	.+2      	; 0x1b26 <__vector_82+0x30>
		tc_tcd0_ccd_callback();
    1b24:	09 95       	icall
	}
}
    1b26:	ff 91       	pop	r31
    1b28:	ef 91       	pop	r30
    1b2a:	bf 91       	pop	r27
    1b2c:	af 91       	pop	r26
    1b2e:	9f 91       	pop	r25
    1b30:	8f 91       	pop	r24
    1b32:	7f 91       	pop	r23
    1b34:	6f 91       	pop	r22
    1b36:	5f 91       	pop	r21
    1b38:	4f 91       	pop	r20
    1b3a:	3f 91       	pop	r19
    1b3c:	2f 91       	pop	r18
    1b3e:	0f 90       	pop	r0
    1b40:	0f be       	out	0x3f, r0	; 63
    1b42:	0f 90       	pop	r0
    1b44:	1f 90       	pop	r1
    1b46:	18 95       	reti

00001b48 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1b48:	1f 92       	push	r1
    1b4a:	0f 92       	push	r0
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	0f 92       	push	r0
    1b50:	11 24       	eor	r1, r1
    1b52:	2f 93       	push	r18
    1b54:	3f 93       	push	r19
    1b56:	4f 93       	push	r20
    1b58:	5f 93       	push	r21
    1b5a:	6f 93       	push	r22
    1b5c:	7f 93       	push	r23
    1b5e:	8f 93       	push	r24
    1b60:	9f 93       	push	r25
    1b62:	af 93       	push	r26
    1b64:	bf 93       	push	r27
    1b66:	ef 93       	push	r30
    1b68:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1b6a:	e0 91 21 20 	lds	r30, 0x2021
    1b6e:	f0 91 22 20 	lds	r31, 0x2022
    1b72:	30 97       	sbiw	r30, 0x00	; 0
    1b74:	09 f0       	breq	.+2      	; 0x1b78 <__vector_83+0x30>
		tc_tcd1_ovf_callback();
    1b76:	09 95       	icall
	}
}
    1b78:	ff 91       	pop	r31
    1b7a:	ef 91       	pop	r30
    1b7c:	bf 91       	pop	r27
    1b7e:	af 91       	pop	r26
    1b80:	9f 91       	pop	r25
    1b82:	8f 91       	pop	r24
    1b84:	7f 91       	pop	r23
    1b86:	6f 91       	pop	r22
    1b88:	5f 91       	pop	r21
    1b8a:	4f 91       	pop	r20
    1b8c:	3f 91       	pop	r19
    1b8e:	2f 91       	pop	r18
    1b90:	0f 90       	pop	r0
    1b92:	0f be       	out	0x3f, r0	; 63
    1b94:	0f 90       	pop	r0
    1b96:	1f 90       	pop	r1
    1b98:	18 95       	reti

00001b9a <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    1b9a:	1f 92       	push	r1
    1b9c:	0f 92       	push	r0
    1b9e:	0f b6       	in	r0, 0x3f	; 63
    1ba0:	0f 92       	push	r0
    1ba2:	11 24       	eor	r1, r1
    1ba4:	2f 93       	push	r18
    1ba6:	3f 93       	push	r19
    1ba8:	4f 93       	push	r20
    1baa:	5f 93       	push	r21
    1bac:	6f 93       	push	r22
    1bae:	7f 93       	push	r23
    1bb0:	8f 93       	push	r24
    1bb2:	9f 93       	push	r25
    1bb4:	af 93       	push	r26
    1bb6:	bf 93       	push	r27
    1bb8:	ef 93       	push	r30
    1bba:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    1bbc:	e0 91 1f 20 	lds	r30, 0x201F
    1bc0:	f0 91 20 20 	lds	r31, 0x2020
    1bc4:	30 97       	sbiw	r30, 0x00	; 0
    1bc6:	09 f0       	breq	.+2      	; 0x1bca <__vector_84+0x30>
		tc_tcd1_err_callback();
    1bc8:	09 95       	icall
	}
}
    1bca:	ff 91       	pop	r31
    1bcc:	ef 91       	pop	r30
    1bce:	bf 91       	pop	r27
    1bd0:	af 91       	pop	r26
    1bd2:	9f 91       	pop	r25
    1bd4:	8f 91       	pop	r24
    1bd6:	7f 91       	pop	r23
    1bd8:	6f 91       	pop	r22
    1bda:	5f 91       	pop	r21
    1bdc:	4f 91       	pop	r20
    1bde:	3f 91       	pop	r19
    1be0:	2f 91       	pop	r18
    1be2:	0f 90       	pop	r0
    1be4:	0f be       	out	0x3f, r0	; 63
    1be6:	0f 90       	pop	r0
    1be8:	1f 90       	pop	r1
    1bea:	18 95       	reti

00001bec <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    1bec:	1f 92       	push	r1
    1bee:	0f 92       	push	r0
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	0f 92       	push	r0
    1bf4:	11 24       	eor	r1, r1
    1bf6:	2f 93       	push	r18
    1bf8:	3f 93       	push	r19
    1bfa:	4f 93       	push	r20
    1bfc:	5f 93       	push	r21
    1bfe:	6f 93       	push	r22
    1c00:	7f 93       	push	r23
    1c02:	8f 93       	push	r24
    1c04:	9f 93       	push	r25
    1c06:	af 93       	push	r26
    1c08:	bf 93       	push	r27
    1c0a:	ef 93       	push	r30
    1c0c:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1c0e:	e0 91 1d 20 	lds	r30, 0x201D
    1c12:	f0 91 1e 20 	lds	r31, 0x201E
    1c16:	30 97       	sbiw	r30, 0x00	; 0
    1c18:	09 f0       	breq	.+2      	; 0x1c1c <__vector_85+0x30>
		tc_tcd1_cca_callback();
    1c1a:	09 95       	icall
	}
}
    1c1c:	ff 91       	pop	r31
    1c1e:	ef 91       	pop	r30
    1c20:	bf 91       	pop	r27
    1c22:	af 91       	pop	r26
    1c24:	9f 91       	pop	r25
    1c26:	8f 91       	pop	r24
    1c28:	7f 91       	pop	r23
    1c2a:	6f 91       	pop	r22
    1c2c:	5f 91       	pop	r21
    1c2e:	4f 91       	pop	r20
    1c30:	3f 91       	pop	r19
    1c32:	2f 91       	pop	r18
    1c34:	0f 90       	pop	r0
    1c36:	0f be       	out	0x3f, r0	; 63
    1c38:	0f 90       	pop	r0
    1c3a:	1f 90       	pop	r1
    1c3c:	18 95       	reti

00001c3e <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1c3e:	1f 92       	push	r1
    1c40:	0f 92       	push	r0
    1c42:	0f b6       	in	r0, 0x3f	; 63
    1c44:	0f 92       	push	r0
    1c46:	11 24       	eor	r1, r1
    1c48:	2f 93       	push	r18
    1c4a:	3f 93       	push	r19
    1c4c:	4f 93       	push	r20
    1c4e:	5f 93       	push	r21
    1c50:	6f 93       	push	r22
    1c52:	7f 93       	push	r23
    1c54:	8f 93       	push	r24
    1c56:	9f 93       	push	r25
    1c58:	af 93       	push	r26
    1c5a:	bf 93       	push	r27
    1c5c:	ef 93       	push	r30
    1c5e:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1c60:	e0 91 1b 20 	lds	r30, 0x201B
    1c64:	f0 91 1c 20 	lds	r31, 0x201C
    1c68:	30 97       	sbiw	r30, 0x00	; 0
    1c6a:	09 f0       	breq	.+2      	; 0x1c6e <__vector_86+0x30>
		tc_tcd1_ccb_callback();
    1c6c:	09 95       	icall
	}
}
    1c6e:	ff 91       	pop	r31
    1c70:	ef 91       	pop	r30
    1c72:	bf 91       	pop	r27
    1c74:	af 91       	pop	r26
    1c76:	9f 91       	pop	r25
    1c78:	8f 91       	pop	r24
    1c7a:	7f 91       	pop	r23
    1c7c:	6f 91       	pop	r22
    1c7e:	5f 91       	pop	r21
    1c80:	4f 91       	pop	r20
    1c82:	3f 91       	pop	r19
    1c84:	2f 91       	pop	r18
    1c86:	0f 90       	pop	r0
    1c88:	0f be       	out	0x3f, r0	; 63
    1c8a:	0f 90       	pop	r0
    1c8c:	1f 90       	pop	r1
    1c8e:	18 95       	reti

00001c90 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    1c90:	1f 92       	push	r1
    1c92:	0f 92       	push	r0
    1c94:	0f b6       	in	r0, 0x3f	; 63
    1c96:	0f 92       	push	r0
    1c98:	11 24       	eor	r1, r1
    1c9a:	2f 93       	push	r18
    1c9c:	3f 93       	push	r19
    1c9e:	4f 93       	push	r20
    1ca0:	5f 93       	push	r21
    1ca2:	6f 93       	push	r22
    1ca4:	7f 93       	push	r23
    1ca6:	8f 93       	push	r24
    1ca8:	9f 93       	push	r25
    1caa:	af 93       	push	r26
    1cac:	bf 93       	push	r27
    1cae:	ef 93       	push	r30
    1cb0:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1cb2:	e0 91 19 20 	lds	r30, 0x2019
    1cb6:	f0 91 1a 20 	lds	r31, 0x201A
    1cba:	30 97       	sbiw	r30, 0x00	; 0
    1cbc:	09 f0       	breq	.+2      	; 0x1cc0 <__vector_47+0x30>
		tc_tce0_ovf_callback();
    1cbe:	09 95       	icall
	}
}
    1cc0:	ff 91       	pop	r31
    1cc2:	ef 91       	pop	r30
    1cc4:	bf 91       	pop	r27
    1cc6:	af 91       	pop	r26
    1cc8:	9f 91       	pop	r25
    1cca:	8f 91       	pop	r24
    1ccc:	7f 91       	pop	r23
    1cce:	6f 91       	pop	r22
    1cd0:	5f 91       	pop	r21
    1cd2:	4f 91       	pop	r20
    1cd4:	3f 91       	pop	r19
    1cd6:	2f 91       	pop	r18
    1cd8:	0f 90       	pop	r0
    1cda:	0f be       	out	0x3f, r0	; 63
    1cdc:	0f 90       	pop	r0
    1cde:	1f 90       	pop	r1
    1ce0:	18 95       	reti

00001ce2 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1ce2:	1f 92       	push	r1
    1ce4:	0f 92       	push	r0
    1ce6:	0f b6       	in	r0, 0x3f	; 63
    1ce8:	0f 92       	push	r0
    1cea:	11 24       	eor	r1, r1
    1cec:	2f 93       	push	r18
    1cee:	3f 93       	push	r19
    1cf0:	4f 93       	push	r20
    1cf2:	5f 93       	push	r21
    1cf4:	6f 93       	push	r22
    1cf6:	7f 93       	push	r23
    1cf8:	8f 93       	push	r24
    1cfa:	9f 93       	push	r25
    1cfc:	af 93       	push	r26
    1cfe:	bf 93       	push	r27
    1d00:	ef 93       	push	r30
    1d02:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1d04:	e0 91 17 20 	lds	r30, 0x2017
    1d08:	f0 91 18 20 	lds	r31, 0x2018
    1d0c:	30 97       	sbiw	r30, 0x00	; 0
    1d0e:	09 f0       	breq	.+2      	; 0x1d12 <__vector_48+0x30>
		tc_tce0_err_callback();
    1d10:	09 95       	icall
	}
}
    1d12:	ff 91       	pop	r31
    1d14:	ef 91       	pop	r30
    1d16:	bf 91       	pop	r27
    1d18:	af 91       	pop	r26
    1d1a:	9f 91       	pop	r25
    1d1c:	8f 91       	pop	r24
    1d1e:	7f 91       	pop	r23
    1d20:	6f 91       	pop	r22
    1d22:	5f 91       	pop	r21
    1d24:	4f 91       	pop	r20
    1d26:	3f 91       	pop	r19
    1d28:	2f 91       	pop	r18
    1d2a:	0f 90       	pop	r0
    1d2c:	0f be       	out	0x3f, r0	; 63
    1d2e:	0f 90       	pop	r0
    1d30:	1f 90       	pop	r1
    1d32:	18 95       	reti

00001d34 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1d34:	1f 92       	push	r1
    1d36:	0f 92       	push	r0
    1d38:	0f b6       	in	r0, 0x3f	; 63
    1d3a:	0f 92       	push	r0
    1d3c:	11 24       	eor	r1, r1
    1d3e:	2f 93       	push	r18
    1d40:	3f 93       	push	r19
    1d42:	4f 93       	push	r20
    1d44:	5f 93       	push	r21
    1d46:	6f 93       	push	r22
    1d48:	7f 93       	push	r23
    1d4a:	8f 93       	push	r24
    1d4c:	9f 93       	push	r25
    1d4e:	af 93       	push	r26
    1d50:	bf 93       	push	r27
    1d52:	ef 93       	push	r30
    1d54:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1d56:	e0 91 15 20 	lds	r30, 0x2015
    1d5a:	f0 91 16 20 	lds	r31, 0x2016
    1d5e:	30 97       	sbiw	r30, 0x00	; 0
    1d60:	09 f0       	breq	.+2      	; 0x1d64 <__vector_49+0x30>
		tc_tce0_cca_callback();
    1d62:	09 95       	icall
	}
}
    1d64:	ff 91       	pop	r31
    1d66:	ef 91       	pop	r30
    1d68:	bf 91       	pop	r27
    1d6a:	af 91       	pop	r26
    1d6c:	9f 91       	pop	r25
    1d6e:	8f 91       	pop	r24
    1d70:	7f 91       	pop	r23
    1d72:	6f 91       	pop	r22
    1d74:	5f 91       	pop	r21
    1d76:	4f 91       	pop	r20
    1d78:	3f 91       	pop	r19
    1d7a:	2f 91       	pop	r18
    1d7c:	0f 90       	pop	r0
    1d7e:	0f be       	out	0x3f, r0	; 63
    1d80:	0f 90       	pop	r0
    1d82:	1f 90       	pop	r1
    1d84:	18 95       	reti

00001d86 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    1d86:	1f 92       	push	r1
    1d88:	0f 92       	push	r0
    1d8a:	0f b6       	in	r0, 0x3f	; 63
    1d8c:	0f 92       	push	r0
    1d8e:	11 24       	eor	r1, r1
    1d90:	2f 93       	push	r18
    1d92:	3f 93       	push	r19
    1d94:	4f 93       	push	r20
    1d96:	5f 93       	push	r21
    1d98:	6f 93       	push	r22
    1d9a:	7f 93       	push	r23
    1d9c:	8f 93       	push	r24
    1d9e:	9f 93       	push	r25
    1da0:	af 93       	push	r26
    1da2:	bf 93       	push	r27
    1da4:	ef 93       	push	r30
    1da6:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1da8:	e0 91 13 20 	lds	r30, 0x2013
    1dac:	f0 91 14 20 	lds	r31, 0x2014
    1db0:	30 97       	sbiw	r30, 0x00	; 0
    1db2:	09 f0       	breq	.+2      	; 0x1db6 <__vector_50+0x30>
		tc_tce0_ccb_callback();
    1db4:	09 95       	icall
	}
}
    1db6:	ff 91       	pop	r31
    1db8:	ef 91       	pop	r30
    1dba:	bf 91       	pop	r27
    1dbc:	af 91       	pop	r26
    1dbe:	9f 91       	pop	r25
    1dc0:	8f 91       	pop	r24
    1dc2:	7f 91       	pop	r23
    1dc4:	6f 91       	pop	r22
    1dc6:	5f 91       	pop	r21
    1dc8:	4f 91       	pop	r20
    1dca:	3f 91       	pop	r19
    1dcc:	2f 91       	pop	r18
    1dce:	0f 90       	pop	r0
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	0f 90       	pop	r0
    1dd4:	1f 90       	pop	r1
    1dd6:	18 95       	reti

00001dd8 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    1dd8:	1f 92       	push	r1
    1dda:	0f 92       	push	r0
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	0f 92       	push	r0
    1de0:	11 24       	eor	r1, r1
    1de2:	2f 93       	push	r18
    1de4:	3f 93       	push	r19
    1de6:	4f 93       	push	r20
    1de8:	5f 93       	push	r21
    1dea:	6f 93       	push	r22
    1dec:	7f 93       	push	r23
    1dee:	8f 93       	push	r24
    1df0:	9f 93       	push	r25
    1df2:	af 93       	push	r26
    1df4:	bf 93       	push	r27
    1df6:	ef 93       	push	r30
    1df8:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1dfa:	e0 91 11 20 	lds	r30, 0x2011
    1dfe:	f0 91 12 20 	lds	r31, 0x2012
    1e02:	30 97       	sbiw	r30, 0x00	; 0
    1e04:	09 f0       	breq	.+2      	; 0x1e08 <__vector_51+0x30>
		tc_tce0_ccc_callback();
    1e06:	09 95       	icall
	}
}
    1e08:	ff 91       	pop	r31
    1e0a:	ef 91       	pop	r30
    1e0c:	bf 91       	pop	r27
    1e0e:	af 91       	pop	r26
    1e10:	9f 91       	pop	r25
    1e12:	8f 91       	pop	r24
    1e14:	7f 91       	pop	r23
    1e16:	6f 91       	pop	r22
    1e18:	5f 91       	pop	r21
    1e1a:	4f 91       	pop	r20
    1e1c:	3f 91       	pop	r19
    1e1e:	2f 91       	pop	r18
    1e20:	0f 90       	pop	r0
    1e22:	0f be       	out	0x3f, r0	; 63
    1e24:	0f 90       	pop	r0
    1e26:	1f 90       	pop	r1
    1e28:	18 95       	reti

00001e2a <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1e2a:	1f 92       	push	r1
    1e2c:	0f 92       	push	r0
    1e2e:	0f b6       	in	r0, 0x3f	; 63
    1e30:	0f 92       	push	r0
    1e32:	11 24       	eor	r1, r1
    1e34:	2f 93       	push	r18
    1e36:	3f 93       	push	r19
    1e38:	4f 93       	push	r20
    1e3a:	5f 93       	push	r21
    1e3c:	6f 93       	push	r22
    1e3e:	7f 93       	push	r23
    1e40:	8f 93       	push	r24
    1e42:	9f 93       	push	r25
    1e44:	af 93       	push	r26
    1e46:	bf 93       	push	r27
    1e48:	ef 93       	push	r30
    1e4a:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1e4c:	e0 91 0f 20 	lds	r30, 0x200F
    1e50:	f0 91 10 20 	lds	r31, 0x2010
    1e54:	30 97       	sbiw	r30, 0x00	; 0
    1e56:	09 f0       	breq	.+2      	; 0x1e5a <__vector_52+0x30>
		tc_tce0_ccd_callback();
    1e58:	09 95       	icall
	}
}
    1e5a:	ff 91       	pop	r31
    1e5c:	ef 91       	pop	r30
    1e5e:	bf 91       	pop	r27
    1e60:	af 91       	pop	r26
    1e62:	9f 91       	pop	r25
    1e64:	8f 91       	pop	r24
    1e66:	7f 91       	pop	r23
    1e68:	6f 91       	pop	r22
    1e6a:	5f 91       	pop	r21
    1e6c:	4f 91       	pop	r20
    1e6e:	3f 91       	pop	r19
    1e70:	2f 91       	pop	r18
    1e72:	0f 90       	pop	r0
    1e74:	0f be       	out	0x3f, r0	; 63
    1e76:	0f 90       	pop	r0
    1e78:	1f 90       	pop	r1
    1e7a:	18 95       	reti

00001e7c <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1e7c:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1e7e:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    1e80:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1e82:	28 2f       	mov	r18, r24
    1e84:	39 2f       	mov	r19, r25
    1e86:	21 15       	cp	r18, r1
    1e88:	88 e0       	ldi	r24, 0x08	; 8
    1e8a:	38 07       	cpc	r19, r24
    1e8c:	39 f4       	brne	.+14     	; 0x1e9c <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1e8e:	61 e0       	ldi	r22, 0x01	; 1
    1e90:	83 e0       	ldi	r24, 0x03	; 3
    1e92:	e7 db       	rcall	.-2098   	; 0x1662 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1e94:	64 e0       	ldi	r22, 0x04	; 4
    1e96:	83 e0       	ldi	r24, 0x03	; 3
    1e98:	e4 db       	rcall	.-2104   	; 0x1662 <sysclk_enable_module>
    1e9a:	2d c0       	rjmp	.+90     	; 0x1ef6 <tc_enable+0x7a>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1e9c:	20 34       	cpi	r18, 0x40	; 64
    1e9e:	88 e0       	ldi	r24, 0x08	; 8
    1ea0:	38 07       	cpc	r19, r24
    1ea2:	39 f4       	brne	.+14     	; 0x1eb2 <tc_enable+0x36>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1ea4:	62 e0       	ldi	r22, 0x02	; 2
    1ea6:	83 e0       	ldi	r24, 0x03	; 3
    1ea8:	dc db       	rcall	.-2120   	; 0x1662 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1eaa:	64 e0       	ldi	r22, 0x04	; 4
    1eac:	83 e0       	ldi	r24, 0x03	; 3
    1eae:	d9 db       	rcall	.-2126   	; 0x1662 <sysclk_enable_module>
    1eb0:	22 c0       	rjmp	.+68     	; 0x1ef6 <tc_enable+0x7a>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1eb2:	21 15       	cp	r18, r1
    1eb4:	89 e0       	ldi	r24, 0x09	; 9
    1eb6:	38 07       	cpc	r19, r24
    1eb8:	39 f4       	brne	.+14     	; 0x1ec8 <tc_enable+0x4c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1eba:	61 e0       	ldi	r22, 0x01	; 1
    1ebc:	84 e0       	ldi	r24, 0x04	; 4
    1ebe:	d1 db       	rcall	.-2142   	; 0x1662 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1ec0:	64 e0       	ldi	r22, 0x04	; 4
    1ec2:	84 e0       	ldi	r24, 0x04	; 4
    1ec4:	ce db       	rcall	.-2148   	; 0x1662 <sysclk_enable_module>
    1ec6:	17 c0       	rjmp	.+46     	; 0x1ef6 <tc_enable+0x7a>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1ec8:	20 34       	cpi	r18, 0x40	; 64
    1eca:	89 e0       	ldi	r24, 0x09	; 9
    1ecc:	38 07       	cpc	r19, r24
    1ece:	39 f4       	brne	.+14     	; 0x1ede <tc_enable+0x62>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1ed0:	62 e0       	ldi	r22, 0x02	; 2
    1ed2:	84 e0       	ldi	r24, 0x04	; 4
    1ed4:	c6 db       	rcall	.-2164   	; 0x1662 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1ed6:	64 e0       	ldi	r22, 0x04	; 4
    1ed8:	84 e0       	ldi	r24, 0x04	; 4
    1eda:	c3 db       	rcall	.-2170   	; 0x1662 <sysclk_enable_module>
    1edc:	0c c0       	rjmp	.+24     	; 0x1ef6 <tc_enable+0x7a>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1ede:	21 15       	cp	r18, r1
    1ee0:	3a 40       	sbci	r19, 0x0A	; 10
    1ee2:	39 f4       	brne	.+14     	; 0x1ef2 <tc_enable+0x76>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1ee4:	61 e0       	ldi	r22, 0x01	; 1
    1ee6:	85 e0       	ldi	r24, 0x05	; 5
    1ee8:	bc db       	rcall	.-2184   	; 0x1662 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1eea:	64 e0       	ldi	r22, 0x04	; 4
    1eec:	85 e0       	ldi	r24, 0x05	; 5
    1eee:	b9 db       	rcall	.-2190   	; 0x1662 <sysclk_enable_module>
    1ef0:	02 c0       	rjmp	.+4      	; 0x1ef6 <tc_enable+0x7a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ef2:	cf bf       	out	0x3f, r28	; 63
    1ef4:	09 c0       	rjmp	.+18     	; 0x1f08 <tc_enable+0x8c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1ef6:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1ef8:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1efa:	e3 e4       	ldi	r30, 0x43	; 67
    1efc:	f1 e2       	ldi	r31, 0x21	; 33
    1efe:	90 81       	ld	r25, Z
    1f00:	9f 5f       	subi	r25, 0xFF	; 255
    1f02:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1f04:	8f bf       	out	0x3f, r24	; 63
    1f06:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1f08:	cf 91       	pop	r28
    1f0a:	08 95       	ret

00001f0c <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1f0c:	fc 01       	movw	r30, r24
    1f0e:	81 81       	ldd	r24, Z+1	; 0x01
    1f10:	85 ff       	sbrs	r24, 5
    1f12:	fd cf       	rjmp	.-6      	; 0x1f0e <usart_putchar+0x2>
    1f14:	60 83       	st	Z, r22
    1f16:	80 e0       	ldi	r24, 0x00	; 0
    1f18:	90 e0       	ldi	r25, 0x00	; 0
    1f1a:	08 95       	ret

00001f1c <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1f1c:	4f 92       	push	r4
    1f1e:	5f 92       	push	r5
    1f20:	6f 92       	push	r6
    1f22:	7f 92       	push	r7
    1f24:	8f 92       	push	r8
    1f26:	9f 92       	push	r9
    1f28:	af 92       	push	r10
    1f2a:	bf 92       	push	r11
    1f2c:	cf 92       	push	r12
    1f2e:	df 92       	push	r13
    1f30:	ef 92       	push	r14
    1f32:	ff 92       	push	r15
    1f34:	0f 93       	push	r16
    1f36:	1f 93       	push	r17
    1f38:	cf 93       	push	r28
    1f3a:	df 93       	push	r29
    1f3c:	ec 01       	movw	r28, r24
    1f3e:	4a 01       	movw	r8, r20
    1f40:	5b 01       	movw	r10, r22
    1f42:	28 01       	movw	r4, r16
    1f44:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1f46:	d9 01       	movw	r26, r18
    1f48:	c8 01       	movw	r24, r16
    1f4a:	68 94       	set
    1f4c:	12 f8       	bld	r1, 2
    1f4e:	b6 95       	lsr	r27
    1f50:	a7 95       	ror	r26
    1f52:	97 95       	ror	r25
    1f54:	87 95       	ror	r24
    1f56:	16 94       	lsr	r1
    1f58:	d1 f7       	brne	.-12     	; 0x1f4e <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1f5a:	b9 01       	movw	r22, r18
    1f5c:	a8 01       	movw	r20, r16
    1f5e:	03 2e       	mov	r0, r19
    1f60:	36 e1       	ldi	r19, 0x16	; 22
    1f62:	76 95       	lsr	r23
    1f64:	67 95       	ror	r22
    1f66:	57 95       	ror	r21
    1f68:	47 95       	ror	r20
    1f6a:	3a 95       	dec	r19
    1f6c:	d1 f7       	brne	.-12     	; 0x1f62 <usart_set_baudrate+0x46>
    1f6e:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1f70:	2c 81       	ldd	r18, Y+4	; 0x04
    1f72:	22 fd       	sbrc	r18, 2
    1f74:	08 c0       	rjmp	.+16     	; 0x1f86 <usart_set_baudrate+0x6a>
		max_rate /= 2;
    1f76:	b6 95       	lsr	r27
    1f78:	a7 95       	ror	r26
    1f7a:	97 95       	ror	r25
    1f7c:	87 95       	ror	r24
		min_rate /= 2;
    1f7e:	76 95       	lsr	r23
    1f80:	67 95       	ror	r22
    1f82:	57 95       	ror	r21
    1f84:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1f86:	88 15       	cp	r24, r8
    1f88:	99 05       	cpc	r25, r9
    1f8a:	aa 05       	cpc	r26, r10
    1f8c:	bb 05       	cpc	r27, r11
    1f8e:	08 f4       	brcc	.+2      	; 0x1f92 <usart_set_baudrate+0x76>
    1f90:	a2 c0       	rjmp	.+324    	; 0x20d6 <usart_set_baudrate+0x1ba>
    1f92:	84 16       	cp	r8, r20
    1f94:	95 06       	cpc	r9, r21
    1f96:	a6 06       	cpc	r10, r22
    1f98:	b7 06       	cpc	r11, r23
    1f9a:	08 f4       	brcc	.+2      	; 0x1f9e <usart_set_baudrate+0x82>
    1f9c:	9e c0       	rjmp	.+316    	; 0x20da <usart_set_baudrate+0x1be>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1f9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1fa0:	82 fd       	sbrc	r24, 2
    1fa2:	04 c0       	rjmp	.+8      	; 0x1fac <usart_set_baudrate+0x90>
		baud *= 2;
    1fa4:	88 0c       	add	r8, r8
    1fa6:	99 1c       	adc	r9, r9
    1fa8:	aa 1c       	adc	r10, r10
    1faa:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1fac:	c3 01       	movw	r24, r6
    1fae:	b2 01       	movw	r22, r4
    1fb0:	a5 01       	movw	r20, r10
    1fb2:	94 01       	movw	r18, r8
    1fb4:	3c d3       	rcall	.+1656   	; 0x262e <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1fb6:	2f 3f       	cpi	r18, 0xFF	; 255
    1fb8:	31 05       	cpc	r19, r1
    1fba:	41 05       	cpc	r20, r1
    1fbc:	51 05       	cpc	r21, r1
    1fbe:	08 f4       	brcc	.+2      	; 0x1fc2 <usart_set_baudrate+0xa6>
    1fc0:	8e c0       	rjmp	.+284    	; 0x20de <usart_set_baudrate+0x1c2>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1fc2:	c1 2c       	mov	r12, r1
    1fc4:	d1 2c       	mov	r13, r1
    1fc6:	76 01       	movw	r14, r12
    1fc8:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1fca:	19 ef       	ldi	r17, 0xF9	; 249
    1fcc:	05 c0       	rjmp	.+10     	; 0x1fd8 <usart_set_baudrate+0xbc>
		if (ratio < limit) {
    1fce:	2c 15       	cp	r18, r12
    1fd0:	3d 05       	cpc	r19, r13
    1fd2:	4e 05       	cpc	r20, r14
    1fd4:	5f 05       	cpc	r21, r15
    1fd6:	68 f0       	brcs	.+26     	; 0x1ff2 <usart_set_baudrate+0xd6>
			break;
		}

		limit <<= 1;
    1fd8:	cc 0c       	add	r12, r12
    1fda:	dd 1c       	adc	r13, r13
    1fdc:	ee 1c       	adc	r14, r14
    1fde:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1fe0:	1d 3f       	cpi	r17, 0xFD	; 253
    1fe2:	14 f4       	brge	.+4      	; 0x1fe8 <usart_set_baudrate+0xcc>
			limit |= 1;
    1fe4:	68 94       	set
    1fe6:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1fe8:	1f 5f       	subi	r17, 0xFF	; 255
    1fea:	17 30       	cpi	r17, 0x07	; 7
    1fec:	81 f7       	brne	.-32     	; 0x1fce <usart_set_baudrate+0xb2>
    1fee:	21 2f       	mov	r18, r17
    1ff0:	4e c0       	rjmp	.+156    	; 0x208e <usart_set_baudrate+0x172>
    1ff2:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1ff4:	11 23       	and	r17, r17
    1ff6:	0c f0       	brlt	.+2      	; 0x1ffa <usart_set_baudrate+0xde>
    1ff8:	4a c0       	rjmp	.+148    	; 0x208e <usart_set_baudrate+0x172>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1ffa:	d5 01       	movw	r26, r10
    1ffc:	c4 01       	movw	r24, r8
    1ffe:	88 0f       	add	r24, r24
    2000:	99 1f       	adc	r25, r25
    2002:	aa 1f       	adc	r26, r26
    2004:	bb 1f       	adc	r27, r27
    2006:	88 0f       	add	r24, r24
    2008:	99 1f       	adc	r25, r25
    200a:	aa 1f       	adc	r26, r26
    200c:	bb 1f       	adc	r27, r27
    200e:	88 0f       	add	r24, r24
    2010:	99 1f       	adc	r25, r25
    2012:	aa 1f       	adc	r26, r26
    2014:	bb 1f       	adc	r27, r27
    2016:	48 1a       	sub	r4, r24
    2018:	59 0a       	sbc	r5, r25
    201a:	6a 0a       	sbc	r6, r26
    201c:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    201e:	1e 3f       	cpi	r17, 0xFE	; 254
    2020:	ec f4       	brge	.+58     	; 0x205c <usart_set_baudrate+0x140>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    2022:	6d ef       	ldi	r22, 0xFD	; 253
    2024:	7f ef       	ldi	r23, 0xFF	; 255
    2026:	61 1b       	sub	r22, r17
    2028:	71 09       	sbc	r23, r1
    202a:	17 fd       	sbrc	r17, 7
    202c:	73 95       	inc	r23
    202e:	04 c0       	rjmp	.+8      	; 0x2038 <usart_set_baudrate+0x11c>
    2030:	44 0c       	add	r4, r4
    2032:	55 1c       	adc	r5, r5
    2034:	66 1c       	adc	r6, r6
    2036:	77 1c       	adc	r7, r7
    2038:	6a 95       	dec	r22
    203a:	d2 f7       	brpl	.-12     	; 0x2030 <usart_set_baudrate+0x114>
    203c:	d5 01       	movw	r26, r10
    203e:	c4 01       	movw	r24, r8
    2040:	b6 95       	lsr	r27
    2042:	a7 95       	ror	r26
    2044:	97 95       	ror	r25
    2046:	87 95       	ror	r24
    2048:	bc 01       	movw	r22, r24
    204a:	cd 01       	movw	r24, r26
    204c:	64 0d       	add	r22, r4
    204e:	75 1d       	adc	r23, r5
    2050:	86 1d       	adc	r24, r6
    2052:	97 1d       	adc	r25, r7
    2054:	a5 01       	movw	r20, r10
    2056:	94 01       	movw	r18, r8
    2058:	ea d2       	rcall	.+1492   	; 0x262e <__udivmodsi4>
    205a:	34 c0       	rjmp	.+104    	; 0x20c4 <usart_set_baudrate+0x1a8>
		} else {
			baud <<= exp + 3;
    205c:	23 e0       	ldi	r18, 0x03	; 3
    205e:	21 0f       	add	r18, r17
    2060:	d5 01       	movw	r26, r10
    2062:	c4 01       	movw	r24, r8
    2064:	04 c0       	rjmp	.+8      	; 0x206e <usart_set_baudrate+0x152>
    2066:	88 0f       	add	r24, r24
    2068:	99 1f       	adc	r25, r25
    206a:	aa 1f       	adc	r26, r26
    206c:	bb 1f       	adc	r27, r27
    206e:	2a 95       	dec	r18
    2070:	d2 f7       	brpl	.-12     	; 0x2066 <usart_set_baudrate+0x14a>
    2072:	9c 01       	movw	r18, r24
    2074:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    2076:	b6 95       	lsr	r27
    2078:	a7 95       	ror	r26
    207a:	97 95       	ror	r25
    207c:	87 95       	ror	r24
    207e:	bc 01       	movw	r22, r24
    2080:	cd 01       	movw	r24, r26
    2082:	64 0d       	add	r22, r4
    2084:	75 1d       	adc	r23, r5
    2086:	86 1d       	adc	r24, r6
    2088:	97 1d       	adc	r25, r7
    208a:	d1 d2       	rcall	.+1442   	; 0x262e <__udivmodsi4>
    208c:	1b c0       	rjmp	.+54     	; 0x20c4 <usart_set_baudrate+0x1a8>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    208e:	2d 5f       	subi	r18, 0xFD	; 253
    2090:	d5 01       	movw	r26, r10
    2092:	c4 01       	movw	r24, r8
    2094:	04 c0       	rjmp	.+8      	; 0x209e <usart_set_baudrate+0x182>
    2096:	88 0f       	add	r24, r24
    2098:	99 1f       	adc	r25, r25
    209a:	aa 1f       	adc	r26, r26
    209c:	bb 1f       	adc	r27, r27
    209e:	2a 95       	dec	r18
    20a0:	d2 f7       	brpl	.-12     	; 0x2096 <usart_set_baudrate+0x17a>
    20a2:	9c 01       	movw	r18, r24
    20a4:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    20a6:	b6 95       	lsr	r27
    20a8:	a7 95       	ror	r26
    20aa:	97 95       	ror	r25
    20ac:	87 95       	ror	r24
    20ae:	bc 01       	movw	r22, r24
    20b0:	cd 01       	movw	r24, r26
    20b2:	64 0d       	add	r22, r4
    20b4:	75 1d       	adc	r23, r5
    20b6:	86 1d       	adc	r24, r6
    20b8:	97 1d       	adc	r25, r7
    20ba:	b9 d2       	rcall	.+1394   	; 0x262e <__udivmodsi4>
    20bc:	21 50       	subi	r18, 0x01	; 1
    20be:	31 09       	sbc	r19, r1
    20c0:	41 09       	sbc	r20, r1
    20c2:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    20c4:	83 2f       	mov	r24, r19
    20c6:	8f 70       	andi	r24, 0x0F	; 15
    20c8:	12 95       	swap	r17
    20ca:	10 7f       	andi	r17, 0xF0	; 240
    20cc:	18 2b       	or	r17, r24
    20ce:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    20d0:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    20d2:	81 e0       	ldi	r24, 0x01	; 1
    20d4:	18 c0       	rjmp	.+48     	; 0x2106 <usart_set_baudrate+0x1ea>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    20d6:	80 e0       	ldi	r24, 0x00	; 0
    20d8:	16 c0       	rjmp	.+44     	; 0x2106 <usart_set_baudrate+0x1ea>
    20da:	80 e0       	ldi	r24, 0x00	; 0
    20dc:	14 c0       	rjmp	.+40     	; 0x2106 <usart_set_baudrate+0x1ea>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    20de:	d5 01       	movw	r26, r10
    20e0:	c4 01       	movw	r24, r8
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	aa 1f       	adc	r26, r26
    20e8:	bb 1f       	adc	r27, r27
    20ea:	88 0f       	add	r24, r24
    20ec:	99 1f       	adc	r25, r25
    20ee:	aa 1f       	adc	r26, r26
    20f0:	bb 1f       	adc	r27, r27
    20f2:	88 0f       	add	r24, r24
    20f4:	99 1f       	adc	r25, r25
    20f6:	aa 1f       	adc	r26, r26
    20f8:	bb 1f       	adc	r27, r27
    20fa:	48 1a       	sub	r4, r24
    20fc:	59 0a       	sbc	r5, r25
    20fe:	6a 0a       	sbc	r6, r26
    2100:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    2102:	19 ef       	ldi	r17, 0xF9	; 249
    2104:	8e cf       	rjmp	.-228    	; 0x2022 <usart_set_baudrate+0x106>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    2106:	df 91       	pop	r29
    2108:	cf 91       	pop	r28
    210a:	1f 91       	pop	r17
    210c:	0f 91       	pop	r16
    210e:	ff 90       	pop	r15
    2110:	ef 90       	pop	r14
    2112:	df 90       	pop	r13
    2114:	cf 90       	pop	r12
    2116:	bf 90       	pop	r11
    2118:	af 90       	pop	r10
    211a:	9f 90       	pop	r9
    211c:	8f 90       	pop	r8
    211e:	7f 90       	pop	r7
    2120:	6f 90       	pop	r6
    2122:	5f 90       	pop	r5
    2124:	4f 90       	pop	r4
    2126:	08 95       	ret

00002128 <main>:
 #define F_CPU 32000000UL

 uint8_t nrf_flag=0;
 int main (void)
 {
	set_micro();
    2128:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <set_micro>
	NRF_init();
    212c:	0e 94 14 06 	call	0xc28	; 0xc28 <NRF_init>
	MS5611_reset();
    2130:	0e 94 b4 03 	call	0x768	; 0x768 <MS5611_reset>
	MS5611_read_PROM();
    2134:	0e 94 cd 03 	call	0x79a	; 0x79a <MS5611_read_PROM>
	SHT11_softreset();  
    2138:	20 d8       	rcall	.-4032   	; 0x117a <SHT11_softreset>
	variable_init();
    213a:	0e 94 09 08 	call	0x1012	; 0x1012 <variable_init>
	
	TCD0_CNT=0;
    213e:	10 92 20 09 	sts	0x0920, r1
    2142:	10 92 21 09 	sts	0x0921, r1
 	
 while (1)
 {

		while (TCD0_CNT!=0xF9FF); //10 ms timer lock.
    2146:	c0 e2       	ldi	r28, 0x20	; 32
    2148:	d9 e0       	ldi	r29, 0x09	; 9
    214a:	88 81       	ld	r24, Y
    214c:	99 81       	ldd	r25, Y+1	; 0x01
    214e:	8f 3f       	cpi	r24, 0xFF	; 255
    2150:	99 4f       	sbci	r25, 0xF9	; 249
    2152:	d9 f7       	brne	.-10     	; 0x214a <main+0x22>
		SHT11_measure();
    2154:	10 d9       	rcall	.-3552   	; 0x1376 <SHT11_measure>
 		MS5611_measure();
    2156:	0e 94 9b 04 	call	0x936	; 0x936 <MS5611_measure>
 		
 		if (MS5611_dataflag) 
    215a:	80 91 0c 20 	lds	r24, 0x200C
    215e:	88 23       	and	r24, r24
    2160:	21 f0       	breq	.+8      	; 0x216a <main+0x42>
 		{
 			NRF_Transmit();
    2162:	0e 94 21 07 	call	0xe42	; 0xe42 <NRF_Transmit>
 			MS5611_dataflag=0;	
    2166:	10 92 0c 20 	sts	0x200C, r1
 		}
		
  		if (nrf_flag)  //doroste inja?
    216a:	80 91 41 20 	lds	r24, 0x2041
    216e:	88 23       	and	r24, r24
    2170:	61 f3       	breq	.-40     	; 0x214a <main+0x22>
  		{
  			PTX_IRQ();
    2172:	0e 94 b0 06 	call	0xd60	; 0xd60 <PTX_IRQ>
  			nrf_flag=0;
    2176:	10 92 41 20 	sts	0x2041, r1
    217a:	e7 cf       	rjmp	.-50     	; 0x214a <main+0x22>

0000217c <__vector_13>:
 
 }
 
 
    ISR(TWIC_TWIM_vect) //twi interrupt  //key mikhore ke biaram tu while?
    {
    217c:	1f 92       	push	r1
    217e:	0f 92       	push	r0
    2180:	0f b6       	in	r0, 0x3f	; 63
    2182:	0f 92       	push	r0
    2184:	11 24       	eor	r1, r1
    2186:	2f 93       	push	r18
    2188:	3f 93       	push	r19
    218a:	4f 93       	push	r20
    218c:	5f 93       	push	r21
    218e:	6f 93       	push	r22
    2190:	7f 93       	push	r23
    2192:	8f 93       	push	r24
    2194:	9f 93       	push	r25
    2196:	af 93       	push	r26
    2198:	bf 93       	push	r27
    219a:	ef 93       	push	r30
    219c:	ff 93       	push	r31
    	TWI_MasterInterruptHandler(&twiMaster);  //ino chi?
    219e:	87 e7       	ldi	r24, 0x77	; 119
    21a0:	90 e2       	ldi	r25, 0x20	; 32
    21a2:	49 da       	rcall	.-2926   	; 0x1636 <TWI_MasterInterruptHandler>
		//twi_flag=1;
    }
    21a4:	ff 91       	pop	r31
    21a6:	ef 91       	pop	r30
    21a8:	bf 91       	pop	r27
    21aa:	af 91       	pop	r26
    21ac:	9f 91       	pop	r25
    21ae:	8f 91       	pop	r24
    21b0:	7f 91       	pop	r23
    21b2:	6f 91       	pop	r22
    21b4:	5f 91       	pop	r21
    21b6:	4f 91       	pop	r20
    21b8:	3f 91       	pop	r19
    21ba:	2f 91       	pop	r18
    21bc:	0f 90       	pop	r0
    21be:	0f be       	out	0x3f, r0	; 63
    21c0:	0f 90       	pop	r0
    21c2:	1f 90       	pop	r1
    21c4:	18 95       	reti

000021c6 <__vector_77>:
 
 
	  ISR(TCD0_OVF_vect) //timer interrupt
	  {
    21c6:	1f 92       	push	r1
    21c8:	0f 92       	push	r0
    21ca:	0f b6       	in	r0, 0x3f	; 63
    21cc:	0f 92       	push	r0
    21ce:	11 24       	eor	r1, r1

	 
	  }
    21d0:	0f 90       	pop	r0
    21d2:	0f be       	out	0x3f, r0	; 63
    21d4:	0f 90       	pop	r0
    21d6:	1f 90       	pop	r1
    21d8:	18 95       	reti

000021da <__vector_43>:
  
    
      ISR(PORTE_INT0_vect)////////////////////////////////////////PTX   IRQ Interrupt Pin
      {
    21da:	1f 92       	push	r1
    21dc:	0f 92       	push	r0
    21de:	0f b6       	in	r0, 0x3f	; 63
    21e0:	0f 92       	push	r0
    21e2:	11 24       	eor	r1, r1
    21e4:	8f 93       	push	r24
     	//PTX_IRQ();  //alan ino az interrupt bar daram flag bezaram?
     	nrf_flag=1;
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	80 93 41 20 	sts	0x2041, r24
      }
    21ec:	8f 91       	pop	r24
    21ee:	0f 90       	pop	r0
    21f0:	0f be       	out	0x3f, r0	; 63
    21f2:	0f 90       	pop	r0
    21f4:	1f 90       	pop	r1
    21f6:	18 95       	reti

000021f8 <__subsf3>:
    21f8:	50 58       	subi	r21, 0x80	; 128

000021fa <__addsf3>:
    21fa:	bb 27       	eor	r27, r27
    21fc:	aa 27       	eor	r26, r26
    21fe:	0e d0       	rcall	.+28     	; 0x221c <__addsf3x>
    2200:	75 c1       	rjmp	.+746    	; 0x24ec <__fp_round>
    2202:	66 d1       	rcall	.+716    	; 0x24d0 <__fp_pscA>
    2204:	30 f0       	brcs	.+12     	; 0x2212 <__addsf3+0x18>
    2206:	6b d1       	rcall	.+726    	; 0x24de <__fp_pscB>
    2208:	20 f0       	brcs	.+8      	; 0x2212 <__addsf3+0x18>
    220a:	31 f4       	brne	.+12     	; 0x2218 <__addsf3+0x1e>
    220c:	9f 3f       	cpi	r25, 0xFF	; 255
    220e:	11 f4       	brne	.+4      	; 0x2214 <__addsf3+0x1a>
    2210:	1e f4       	brtc	.+6      	; 0x2218 <__addsf3+0x1e>
    2212:	5b c1       	rjmp	.+694    	; 0x24ca <__fp_nan>
    2214:	0e f4       	brtc	.+2      	; 0x2218 <__addsf3+0x1e>
    2216:	e0 95       	com	r30
    2218:	e7 fb       	bst	r30, 7
    221a:	51 c1       	rjmp	.+674    	; 0x24be <__fp_inf>

0000221c <__addsf3x>:
    221c:	e9 2f       	mov	r30, r25
    221e:	77 d1       	rcall	.+750    	; 0x250e <__fp_split3>
    2220:	80 f3       	brcs	.-32     	; 0x2202 <__addsf3+0x8>
    2222:	ba 17       	cp	r27, r26
    2224:	62 07       	cpc	r22, r18
    2226:	73 07       	cpc	r23, r19
    2228:	84 07       	cpc	r24, r20
    222a:	95 07       	cpc	r25, r21
    222c:	18 f0       	brcs	.+6      	; 0x2234 <__addsf3x+0x18>
    222e:	71 f4       	brne	.+28     	; 0x224c <__addsf3x+0x30>
    2230:	9e f5       	brtc	.+102    	; 0x2298 <__addsf3x+0x7c>
    2232:	8f c1       	rjmp	.+798    	; 0x2552 <__fp_zero>
    2234:	0e f4       	brtc	.+2      	; 0x2238 <__addsf3x+0x1c>
    2236:	e0 95       	com	r30
    2238:	0b 2e       	mov	r0, r27
    223a:	ba 2f       	mov	r27, r26
    223c:	a0 2d       	mov	r26, r0
    223e:	0b 01       	movw	r0, r22
    2240:	b9 01       	movw	r22, r18
    2242:	90 01       	movw	r18, r0
    2244:	0c 01       	movw	r0, r24
    2246:	ca 01       	movw	r24, r20
    2248:	a0 01       	movw	r20, r0
    224a:	11 24       	eor	r1, r1
    224c:	ff 27       	eor	r31, r31
    224e:	59 1b       	sub	r21, r25
    2250:	99 f0       	breq	.+38     	; 0x2278 <__addsf3x+0x5c>
    2252:	59 3f       	cpi	r21, 0xF9	; 249
    2254:	50 f4       	brcc	.+20     	; 0x226a <__addsf3x+0x4e>
    2256:	50 3e       	cpi	r21, 0xE0	; 224
    2258:	68 f1       	brcs	.+90     	; 0x22b4 <__addsf3x+0x98>
    225a:	1a 16       	cp	r1, r26
    225c:	f0 40       	sbci	r31, 0x00	; 0
    225e:	a2 2f       	mov	r26, r18
    2260:	23 2f       	mov	r18, r19
    2262:	34 2f       	mov	r19, r20
    2264:	44 27       	eor	r20, r20
    2266:	58 5f       	subi	r21, 0xF8	; 248
    2268:	f3 cf       	rjmp	.-26     	; 0x2250 <__addsf3x+0x34>
    226a:	46 95       	lsr	r20
    226c:	37 95       	ror	r19
    226e:	27 95       	ror	r18
    2270:	a7 95       	ror	r26
    2272:	f0 40       	sbci	r31, 0x00	; 0
    2274:	53 95       	inc	r21
    2276:	c9 f7       	brne	.-14     	; 0x226a <__addsf3x+0x4e>
    2278:	7e f4       	brtc	.+30     	; 0x2298 <__addsf3x+0x7c>
    227a:	1f 16       	cp	r1, r31
    227c:	ba 0b       	sbc	r27, r26
    227e:	62 0b       	sbc	r22, r18
    2280:	73 0b       	sbc	r23, r19
    2282:	84 0b       	sbc	r24, r20
    2284:	ba f0       	brmi	.+46     	; 0x22b4 <__addsf3x+0x98>
    2286:	91 50       	subi	r25, 0x01	; 1
    2288:	a1 f0       	breq	.+40     	; 0x22b2 <__addsf3x+0x96>
    228a:	ff 0f       	add	r31, r31
    228c:	bb 1f       	adc	r27, r27
    228e:	66 1f       	adc	r22, r22
    2290:	77 1f       	adc	r23, r23
    2292:	88 1f       	adc	r24, r24
    2294:	c2 f7       	brpl	.-16     	; 0x2286 <__addsf3x+0x6a>
    2296:	0e c0       	rjmp	.+28     	; 0x22b4 <__addsf3x+0x98>
    2298:	ba 0f       	add	r27, r26
    229a:	62 1f       	adc	r22, r18
    229c:	73 1f       	adc	r23, r19
    229e:	84 1f       	adc	r24, r20
    22a0:	48 f4       	brcc	.+18     	; 0x22b4 <__addsf3x+0x98>
    22a2:	87 95       	ror	r24
    22a4:	77 95       	ror	r23
    22a6:	67 95       	ror	r22
    22a8:	b7 95       	ror	r27
    22aa:	f7 95       	ror	r31
    22ac:	9e 3f       	cpi	r25, 0xFE	; 254
    22ae:	08 f0       	brcs	.+2      	; 0x22b2 <__addsf3x+0x96>
    22b0:	b3 cf       	rjmp	.-154    	; 0x2218 <__addsf3+0x1e>
    22b2:	93 95       	inc	r25
    22b4:	88 0f       	add	r24, r24
    22b6:	08 f0       	brcs	.+2      	; 0x22ba <__addsf3x+0x9e>
    22b8:	99 27       	eor	r25, r25
    22ba:	ee 0f       	add	r30, r30
    22bc:	97 95       	ror	r25
    22be:	87 95       	ror	r24
    22c0:	08 95       	ret

000022c2 <__cmpsf2>:
    22c2:	d9 d0       	rcall	.+434    	; 0x2476 <__fp_cmp>
    22c4:	08 f4       	brcc	.+2      	; 0x22c8 <__cmpsf2+0x6>
    22c6:	81 e0       	ldi	r24, 0x01	; 1
    22c8:	08 95       	ret

000022ca <__divsf3>:
    22ca:	0c d0       	rcall	.+24     	; 0x22e4 <__divsf3x>
    22cc:	0f c1       	rjmp	.+542    	; 0x24ec <__fp_round>
    22ce:	07 d1       	rcall	.+526    	; 0x24de <__fp_pscB>
    22d0:	40 f0       	brcs	.+16     	; 0x22e2 <__divsf3+0x18>
    22d2:	fe d0       	rcall	.+508    	; 0x24d0 <__fp_pscA>
    22d4:	30 f0       	brcs	.+12     	; 0x22e2 <__divsf3+0x18>
    22d6:	21 f4       	brne	.+8      	; 0x22e0 <__divsf3+0x16>
    22d8:	5f 3f       	cpi	r21, 0xFF	; 255
    22da:	19 f0       	breq	.+6      	; 0x22e2 <__divsf3+0x18>
    22dc:	f0 c0       	rjmp	.+480    	; 0x24be <__fp_inf>
    22de:	51 11       	cpse	r21, r1
    22e0:	39 c1       	rjmp	.+626    	; 0x2554 <__fp_szero>
    22e2:	f3 c0       	rjmp	.+486    	; 0x24ca <__fp_nan>

000022e4 <__divsf3x>:
    22e4:	14 d1       	rcall	.+552    	; 0x250e <__fp_split3>
    22e6:	98 f3       	brcs	.-26     	; 0x22ce <__divsf3+0x4>

000022e8 <__divsf3_pse>:
    22e8:	99 23       	and	r25, r25
    22ea:	c9 f3       	breq	.-14     	; 0x22de <__divsf3+0x14>
    22ec:	55 23       	and	r21, r21
    22ee:	b1 f3       	breq	.-20     	; 0x22dc <__divsf3+0x12>
    22f0:	95 1b       	sub	r25, r21
    22f2:	55 0b       	sbc	r21, r21
    22f4:	bb 27       	eor	r27, r27
    22f6:	aa 27       	eor	r26, r26
    22f8:	62 17       	cp	r22, r18
    22fa:	73 07       	cpc	r23, r19
    22fc:	84 07       	cpc	r24, r20
    22fe:	38 f0       	brcs	.+14     	; 0x230e <__divsf3_pse+0x26>
    2300:	9f 5f       	subi	r25, 0xFF	; 255
    2302:	5f 4f       	sbci	r21, 0xFF	; 255
    2304:	22 0f       	add	r18, r18
    2306:	33 1f       	adc	r19, r19
    2308:	44 1f       	adc	r20, r20
    230a:	aa 1f       	adc	r26, r26
    230c:	a9 f3       	breq	.-22     	; 0x22f8 <__divsf3_pse+0x10>
    230e:	33 d0       	rcall	.+102    	; 0x2376 <__divsf3_pse+0x8e>
    2310:	0e 2e       	mov	r0, r30
    2312:	3a f0       	brmi	.+14     	; 0x2322 <__divsf3_pse+0x3a>
    2314:	e0 e8       	ldi	r30, 0x80	; 128
    2316:	30 d0       	rcall	.+96     	; 0x2378 <__divsf3_pse+0x90>
    2318:	91 50       	subi	r25, 0x01	; 1
    231a:	50 40       	sbci	r21, 0x00	; 0
    231c:	e6 95       	lsr	r30
    231e:	00 1c       	adc	r0, r0
    2320:	ca f7       	brpl	.-14     	; 0x2314 <__divsf3_pse+0x2c>
    2322:	29 d0       	rcall	.+82     	; 0x2376 <__divsf3_pse+0x8e>
    2324:	fe 2f       	mov	r31, r30
    2326:	27 d0       	rcall	.+78     	; 0x2376 <__divsf3_pse+0x8e>
    2328:	66 0f       	add	r22, r22
    232a:	77 1f       	adc	r23, r23
    232c:	88 1f       	adc	r24, r24
    232e:	bb 1f       	adc	r27, r27
    2330:	26 17       	cp	r18, r22
    2332:	37 07       	cpc	r19, r23
    2334:	48 07       	cpc	r20, r24
    2336:	ab 07       	cpc	r26, r27
    2338:	b0 e8       	ldi	r27, 0x80	; 128
    233a:	09 f0       	breq	.+2      	; 0x233e <__divsf3_pse+0x56>
    233c:	bb 0b       	sbc	r27, r27
    233e:	80 2d       	mov	r24, r0
    2340:	bf 01       	movw	r22, r30
    2342:	ff 27       	eor	r31, r31
    2344:	93 58       	subi	r25, 0x83	; 131
    2346:	5f 4f       	sbci	r21, 0xFF	; 255
    2348:	2a f0       	brmi	.+10     	; 0x2354 <__divsf3_pse+0x6c>
    234a:	9e 3f       	cpi	r25, 0xFE	; 254
    234c:	51 05       	cpc	r21, r1
    234e:	68 f0       	brcs	.+26     	; 0x236a <__divsf3_pse+0x82>
    2350:	b6 c0       	rjmp	.+364    	; 0x24be <__fp_inf>
    2352:	00 c1       	rjmp	.+512    	; 0x2554 <__fp_szero>
    2354:	5f 3f       	cpi	r21, 0xFF	; 255
    2356:	ec f3       	brlt	.-6      	; 0x2352 <__divsf3_pse+0x6a>
    2358:	98 3e       	cpi	r25, 0xE8	; 232
    235a:	dc f3       	brlt	.-10     	; 0x2352 <__divsf3_pse+0x6a>
    235c:	86 95       	lsr	r24
    235e:	77 95       	ror	r23
    2360:	67 95       	ror	r22
    2362:	b7 95       	ror	r27
    2364:	f7 95       	ror	r31
    2366:	9f 5f       	subi	r25, 0xFF	; 255
    2368:	c9 f7       	brne	.-14     	; 0x235c <__divsf3_pse+0x74>
    236a:	88 0f       	add	r24, r24
    236c:	91 1d       	adc	r25, r1
    236e:	96 95       	lsr	r25
    2370:	87 95       	ror	r24
    2372:	97 f9       	bld	r25, 7
    2374:	08 95       	ret
    2376:	e1 e0       	ldi	r30, 0x01	; 1
    2378:	66 0f       	add	r22, r22
    237a:	77 1f       	adc	r23, r23
    237c:	88 1f       	adc	r24, r24
    237e:	bb 1f       	adc	r27, r27
    2380:	62 17       	cp	r22, r18
    2382:	73 07       	cpc	r23, r19
    2384:	84 07       	cpc	r24, r20
    2386:	ba 07       	cpc	r27, r26
    2388:	20 f0       	brcs	.+8      	; 0x2392 <__divsf3_pse+0xaa>
    238a:	62 1b       	sub	r22, r18
    238c:	73 0b       	sbc	r23, r19
    238e:	84 0b       	sbc	r24, r20
    2390:	ba 0b       	sbc	r27, r26
    2392:	ee 1f       	adc	r30, r30
    2394:	88 f7       	brcc	.-30     	; 0x2378 <__divsf3_pse+0x90>
    2396:	e0 95       	com	r30
    2398:	08 95       	ret

0000239a <__fixsfsi>:
    239a:	04 d0       	rcall	.+8      	; 0x23a4 <__fixunssfsi>
    239c:	68 94       	set
    239e:	b1 11       	cpse	r27, r1
    23a0:	d9 c0       	rjmp	.+434    	; 0x2554 <__fp_szero>
    23a2:	08 95       	ret

000023a4 <__fixunssfsi>:
    23a4:	bc d0       	rcall	.+376    	; 0x251e <__fp_splitA>
    23a6:	88 f0       	brcs	.+34     	; 0x23ca <__fixunssfsi+0x26>
    23a8:	9f 57       	subi	r25, 0x7F	; 127
    23aa:	90 f0       	brcs	.+36     	; 0x23d0 <__fixunssfsi+0x2c>
    23ac:	b9 2f       	mov	r27, r25
    23ae:	99 27       	eor	r25, r25
    23b0:	b7 51       	subi	r27, 0x17	; 23
    23b2:	a0 f0       	brcs	.+40     	; 0x23dc <__fixunssfsi+0x38>
    23b4:	d1 f0       	breq	.+52     	; 0x23ea <__fixunssfsi+0x46>
    23b6:	66 0f       	add	r22, r22
    23b8:	77 1f       	adc	r23, r23
    23ba:	88 1f       	adc	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	1a f0       	brmi	.+6      	; 0x23c6 <__fixunssfsi+0x22>
    23c0:	ba 95       	dec	r27
    23c2:	c9 f7       	brne	.-14     	; 0x23b6 <__fixunssfsi+0x12>
    23c4:	12 c0       	rjmp	.+36     	; 0x23ea <__fixunssfsi+0x46>
    23c6:	b1 30       	cpi	r27, 0x01	; 1
    23c8:	81 f0       	breq	.+32     	; 0x23ea <__fixunssfsi+0x46>
    23ca:	c3 d0       	rcall	.+390    	; 0x2552 <__fp_zero>
    23cc:	b1 e0       	ldi	r27, 0x01	; 1
    23ce:	08 95       	ret
    23d0:	c0 c0       	rjmp	.+384    	; 0x2552 <__fp_zero>
    23d2:	67 2f       	mov	r22, r23
    23d4:	78 2f       	mov	r23, r24
    23d6:	88 27       	eor	r24, r24
    23d8:	b8 5f       	subi	r27, 0xF8	; 248
    23da:	39 f0       	breq	.+14     	; 0x23ea <__fixunssfsi+0x46>
    23dc:	b9 3f       	cpi	r27, 0xF9	; 249
    23de:	cc f3       	brlt	.-14     	; 0x23d2 <__fixunssfsi+0x2e>
    23e0:	86 95       	lsr	r24
    23e2:	77 95       	ror	r23
    23e4:	67 95       	ror	r22
    23e6:	b3 95       	inc	r27
    23e8:	d9 f7       	brne	.-10     	; 0x23e0 <__fixunssfsi+0x3c>
    23ea:	3e f4       	brtc	.+14     	; 0x23fa <__fixunssfsi+0x56>
    23ec:	90 95       	com	r25
    23ee:	80 95       	com	r24
    23f0:	70 95       	com	r23
    23f2:	61 95       	neg	r22
    23f4:	7f 4f       	sbci	r23, 0xFF	; 255
    23f6:	8f 4f       	sbci	r24, 0xFF	; 255
    23f8:	9f 4f       	sbci	r25, 0xFF	; 255
    23fa:	08 95       	ret

000023fc <__floatunsisf>:
    23fc:	e8 94       	clt
    23fe:	09 c0       	rjmp	.+18     	; 0x2412 <__floatsisf+0x12>

00002400 <__floatsisf>:
    2400:	97 fb       	bst	r25, 7
    2402:	3e f4       	brtc	.+14     	; 0x2412 <__floatsisf+0x12>
    2404:	90 95       	com	r25
    2406:	80 95       	com	r24
    2408:	70 95       	com	r23
    240a:	61 95       	neg	r22
    240c:	7f 4f       	sbci	r23, 0xFF	; 255
    240e:	8f 4f       	sbci	r24, 0xFF	; 255
    2410:	9f 4f       	sbci	r25, 0xFF	; 255
    2412:	99 23       	and	r25, r25
    2414:	a9 f0       	breq	.+42     	; 0x2440 <__floatsisf+0x40>
    2416:	f9 2f       	mov	r31, r25
    2418:	96 e9       	ldi	r25, 0x96	; 150
    241a:	bb 27       	eor	r27, r27
    241c:	93 95       	inc	r25
    241e:	f6 95       	lsr	r31
    2420:	87 95       	ror	r24
    2422:	77 95       	ror	r23
    2424:	67 95       	ror	r22
    2426:	b7 95       	ror	r27
    2428:	f1 11       	cpse	r31, r1
    242a:	f8 cf       	rjmp	.-16     	; 0x241c <__floatsisf+0x1c>
    242c:	fa f4       	brpl	.+62     	; 0x246c <__floatsisf+0x6c>
    242e:	bb 0f       	add	r27, r27
    2430:	11 f4       	brne	.+4      	; 0x2436 <__floatsisf+0x36>
    2432:	60 ff       	sbrs	r22, 0
    2434:	1b c0       	rjmp	.+54     	; 0x246c <__floatsisf+0x6c>
    2436:	6f 5f       	subi	r22, 0xFF	; 255
    2438:	7f 4f       	sbci	r23, 0xFF	; 255
    243a:	8f 4f       	sbci	r24, 0xFF	; 255
    243c:	9f 4f       	sbci	r25, 0xFF	; 255
    243e:	16 c0       	rjmp	.+44     	; 0x246c <__floatsisf+0x6c>
    2440:	88 23       	and	r24, r24
    2442:	11 f0       	breq	.+4      	; 0x2448 <__floatsisf+0x48>
    2444:	96 e9       	ldi	r25, 0x96	; 150
    2446:	11 c0       	rjmp	.+34     	; 0x246a <__floatsisf+0x6a>
    2448:	77 23       	and	r23, r23
    244a:	21 f0       	breq	.+8      	; 0x2454 <__floatsisf+0x54>
    244c:	9e e8       	ldi	r25, 0x8E	; 142
    244e:	87 2f       	mov	r24, r23
    2450:	76 2f       	mov	r23, r22
    2452:	05 c0       	rjmp	.+10     	; 0x245e <__floatsisf+0x5e>
    2454:	66 23       	and	r22, r22
    2456:	71 f0       	breq	.+28     	; 0x2474 <__floatsisf+0x74>
    2458:	96 e8       	ldi	r25, 0x86	; 134
    245a:	86 2f       	mov	r24, r22
    245c:	70 e0       	ldi	r23, 0x00	; 0
    245e:	60 e0       	ldi	r22, 0x00	; 0
    2460:	2a f0       	brmi	.+10     	; 0x246c <__floatsisf+0x6c>
    2462:	9a 95       	dec	r25
    2464:	66 0f       	add	r22, r22
    2466:	77 1f       	adc	r23, r23
    2468:	88 1f       	adc	r24, r24
    246a:	da f7       	brpl	.-10     	; 0x2462 <__floatsisf+0x62>
    246c:	88 0f       	add	r24, r24
    246e:	96 95       	lsr	r25
    2470:	87 95       	ror	r24
    2472:	97 f9       	bld	r25, 7
    2474:	08 95       	ret

00002476 <__fp_cmp>:
    2476:	99 0f       	add	r25, r25
    2478:	00 08       	sbc	r0, r0
    247a:	55 0f       	add	r21, r21
    247c:	aa 0b       	sbc	r26, r26
    247e:	e0 e8       	ldi	r30, 0x80	; 128
    2480:	fe ef       	ldi	r31, 0xFE	; 254
    2482:	16 16       	cp	r1, r22
    2484:	17 06       	cpc	r1, r23
    2486:	e8 07       	cpc	r30, r24
    2488:	f9 07       	cpc	r31, r25
    248a:	c0 f0       	brcs	.+48     	; 0x24bc <__fp_cmp+0x46>
    248c:	12 16       	cp	r1, r18
    248e:	13 06       	cpc	r1, r19
    2490:	e4 07       	cpc	r30, r20
    2492:	f5 07       	cpc	r31, r21
    2494:	98 f0       	brcs	.+38     	; 0x24bc <__fp_cmp+0x46>
    2496:	62 1b       	sub	r22, r18
    2498:	73 0b       	sbc	r23, r19
    249a:	84 0b       	sbc	r24, r20
    249c:	95 0b       	sbc	r25, r21
    249e:	39 f4       	brne	.+14     	; 0x24ae <__fp_cmp+0x38>
    24a0:	0a 26       	eor	r0, r26
    24a2:	61 f0       	breq	.+24     	; 0x24bc <__fp_cmp+0x46>
    24a4:	23 2b       	or	r18, r19
    24a6:	24 2b       	or	r18, r20
    24a8:	25 2b       	or	r18, r21
    24aa:	21 f4       	brne	.+8      	; 0x24b4 <__fp_cmp+0x3e>
    24ac:	08 95       	ret
    24ae:	0a 26       	eor	r0, r26
    24b0:	09 f4       	brne	.+2      	; 0x24b4 <__fp_cmp+0x3e>
    24b2:	a1 40       	sbci	r26, 0x01	; 1
    24b4:	a6 95       	lsr	r26
    24b6:	8f ef       	ldi	r24, 0xFF	; 255
    24b8:	81 1d       	adc	r24, r1
    24ba:	81 1d       	adc	r24, r1
    24bc:	08 95       	ret

000024be <__fp_inf>:
    24be:	97 f9       	bld	r25, 7
    24c0:	9f 67       	ori	r25, 0x7F	; 127
    24c2:	80 e8       	ldi	r24, 0x80	; 128
    24c4:	70 e0       	ldi	r23, 0x00	; 0
    24c6:	60 e0       	ldi	r22, 0x00	; 0
    24c8:	08 95       	ret

000024ca <__fp_nan>:
    24ca:	9f ef       	ldi	r25, 0xFF	; 255
    24cc:	80 ec       	ldi	r24, 0xC0	; 192
    24ce:	08 95       	ret

000024d0 <__fp_pscA>:
    24d0:	00 24       	eor	r0, r0
    24d2:	0a 94       	dec	r0
    24d4:	16 16       	cp	r1, r22
    24d6:	17 06       	cpc	r1, r23
    24d8:	18 06       	cpc	r1, r24
    24da:	09 06       	cpc	r0, r25
    24dc:	08 95       	ret

000024de <__fp_pscB>:
    24de:	00 24       	eor	r0, r0
    24e0:	0a 94       	dec	r0
    24e2:	12 16       	cp	r1, r18
    24e4:	13 06       	cpc	r1, r19
    24e6:	14 06       	cpc	r1, r20
    24e8:	05 06       	cpc	r0, r21
    24ea:	08 95       	ret

000024ec <__fp_round>:
    24ec:	09 2e       	mov	r0, r25
    24ee:	03 94       	inc	r0
    24f0:	00 0c       	add	r0, r0
    24f2:	11 f4       	brne	.+4      	; 0x24f8 <__fp_round+0xc>
    24f4:	88 23       	and	r24, r24
    24f6:	52 f0       	brmi	.+20     	; 0x250c <__fp_round+0x20>
    24f8:	bb 0f       	add	r27, r27
    24fa:	40 f4       	brcc	.+16     	; 0x250c <__fp_round+0x20>
    24fc:	bf 2b       	or	r27, r31
    24fe:	11 f4       	brne	.+4      	; 0x2504 <__fp_round+0x18>
    2500:	60 ff       	sbrs	r22, 0
    2502:	04 c0       	rjmp	.+8      	; 0x250c <__fp_round+0x20>
    2504:	6f 5f       	subi	r22, 0xFF	; 255
    2506:	7f 4f       	sbci	r23, 0xFF	; 255
    2508:	8f 4f       	sbci	r24, 0xFF	; 255
    250a:	9f 4f       	sbci	r25, 0xFF	; 255
    250c:	08 95       	ret

0000250e <__fp_split3>:
    250e:	57 fd       	sbrc	r21, 7
    2510:	90 58       	subi	r25, 0x80	; 128
    2512:	44 0f       	add	r20, r20
    2514:	55 1f       	adc	r21, r21
    2516:	59 f0       	breq	.+22     	; 0x252e <__fp_splitA+0x10>
    2518:	5f 3f       	cpi	r21, 0xFF	; 255
    251a:	71 f0       	breq	.+28     	; 0x2538 <__fp_splitA+0x1a>
    251c:	47 95       	ror	r20

0000251e <__fp_splitA>:
    251e:	88 0f       	add	r24, r24
    2520:	97 fb       	bst	r25, 7
    2522:	99 1f       	adc	r25, r25
    2524:	61 f0       	breq	.+24     	; 0x253e <__fp_splitA+0x20>
    2526:	9f 3f       	cpi	r25, 0xFF	; 255
    2528:	79 f0       	breq	.+30     	; 0x2548 <__fp_splitA+0x2a>
    252a:	87 95       	ror	r24
    252c:	08 95       	ret
    252e:	12 16       	cp	r1, r18
    2530:	13 06       	cpc	r1, r19
    2532:	14 06       	cpc	r1, r20
    2534:	55 1f       	adc	r21, r21
    2536:	f2 cf       	rjmp	.-28     	; 0x251c <__fp_split3+0xe>
    2538:	46 95       	lsr	r20
    253a:	f1 df       	rcall	.-30     	; 0x251e <__fp_splitA>
    253c:	08 c0       	rjmp	.+16     	; 0x254e <__fp_splitA+0x30>
    253e:	16 16       	cp	r1, r22
    2540:	17 06       	cpc	r1, r23
    2542:	18 06       	cpc	r1, r24
    2544:	99 1f       	adc	r25, r25
    2546:	f1 cf       	rjmp	.-30     	; 0x252a <__fp_splitA+0xc>
    2548:	86 95       	lsr	r24
    254a:	71 05       	cpc	r23, r1
    254c:	61 05       	cpc	r22, r1
    254e:	08 94       	sec
    2550:	08 95       	ret

00002552 <__fp_zero>:
    2552:	e8 94       	clt

00002554 <__fp_szero>:
    2554:	bb 27       	eor	r27, r27
    2556:	66 27       	eor	r22, r22
    2558:	77 27       	eor	r23, r23
    255a:	cb 01       	movw	r24, r22
    255c:	97 f9       	bld	r25, 7
    255e:	08 95       	ret

00002560 <__gesf2>:
    2560:	8a df       	rcall	.-236    	; 0x2476 <__fp_cmp>
    2562:	08 f4       	brcc	.+2      	; 0x2566 <__gesf2+0x6>
    2564:	8f ef       	ldi	r24, 0xFF	; 255
    2566:	08 95       	ret

00002568 <__mulsf3>:
    2568:	0b d0       	rcall	.+22     	; 0x2580 <__mulsf3x>
    256a:	c0 cf       	rjmp	.-128    	; 0x24ec <__fp_round>
    256c:	b1 df       	rcall	.-158    	; 0x24d0 <__fp_pscA>
    256e:	28 f0       	brcs	.+10     	; 0x257a <__mulsf3+0x12>
    2570:	b6 df       	rcall	.-148    	; 0x24de <__fp_pscB>
    2572:	18 f0       	brcs	.+6      	; 0x257a <__mulsf3+0x12>
    2574:	95 23       	and	r25, r21
    2576:	09 f0       	breq	.+2      	; 0x257a <__mulsf3+0x12>
    2578:	a2 cf       	rjmp	.-188    	; 0x24be <__fp_inf>
    257a:	a7 cf       	rjmp	.-178    	; 0x24ca <__fp_nan>
    257c:	11 24       	eor	r1, r1
    257e:	ea cf       	rjmp	.-44     	; 0x2554 <__fp_szero>

00002580 <__mulsf3x>:
    2580:	c6 df       	rcall	.-116    	; 0x250e <__fp_split3>
    2582:	a0 f3       	brcs	.-24     	; 0x256c <__mulsf3+0x4>

00002584 <__mulsf3_pse>:
    2584:	95 9f       	mul	r25, r21
    2586:	d1 f3       	breq	.-12     	; 0x257c <__mulsf3+0x14>
    2588:	95 0f       	add	r25, r21
    258a:	50 e0       	ldi	r21, 0x00	; 0
    258c:	55 1f       	adc	r21, r21
    258e:	62 9f       	mul	r22, r18
    2590:	f0 01       	movw	r30, r0
    2592:	72 9f       	mul	r23, r18
    2594:	bb 27       	eor	r27, r27
    2596:	f0 0d       	add	r31, r0
    2598:	b1 1d       	adc	r27, r1
    259a:	63 9f       	mul	r22, r19
    259c:	aa 27       	eor	r26, r26
    259e:	f0 0d       	add	r31, r0
    25a0:	b1 1d       	adc	r27, r1
    25a2:	aa 1f       	adc	r26, r26
    25a4:	64 9f       	mul	r22, r20
    25a6:	66 27       	eor	r22, r22
    25a8:	b0 0d       	add	r27, r0
    25aa:	a1 1d       	adc	r26, r1
    25ac:	66 1f       	adc	r22, r22
    25ae:	82 9f       	mul	r24, r18
    25b0:	22 27       	eor	r18, r18
    25b2:	b0 0d       	add	r27, r0
    25b4:	a1 1d       	adc	r26, r1
    25b6:	62 1f       	adc	r22, r18
    25b8:	73 9f       	mul	r23, r19
    25ba:	b0 0d       	add	r27, r0
    25bc:	a1 1d       	adc	r26, r1
    25be:	62 1f       	adc	r22, r18
    25c0:	83 9f       	mul	r24, r19
    25c2:	a0 0d       	add	r26, r0
    25c4:	61 1d       	adc	r22, r1
    25c6:	22 1f       	adc	r18, r18
    25c8:	74 9f       	mul	r23, r20
    25ca:	33 27       	eor	r19, r19
    25cc:	a0 0d       	add	r26, r0
    25ce:	61 1d       	adc	r22, r1
    25d0:	23 1f       	adc	r18, r19
    25d2:	84 9f       	mul	r24, r20
    25d4:	60 0d       	add	r22, r0
    25d6:	21 1d       	adc	r18, r1
    25d8:	82 2f       	mov	r24, r18
    25da:	76 2f       	mov	r23, r22
    25dc:	6a 2f       	mov	r22, r26
    25de:	11 24       	eor	r1, r1
    25e0:	9f 57       	subi	r25, 0x7F	; 127
    25e2:	50 40       	sbci	r21, 0x00	; 0
    25e4:	8a f0       	brmi	.+34     	; 0x2608 <__mulsf3_pse+0x84>
    25e6:	e1 f0       	breq	.+56     	; 0x2620 <__mulsf3_pse+0x9c>
    25e8:	88 23       	and	r24, r24
    25ea:	4a f0       	brmi	.+18     	; 0x25fe <__mulsf3_pse+0x7a>
    25ec:	ee 0f       	add	r30, r30
    25ee:	ff 1f       	adc	r31, r31
    25f0:	bb 1f       	adc	r27, r27
    25f2:	66 1f       	adc	r22, r22
    25f4:	77 1f       	adc	r23, r23
    25f6:	88 1f       	adc	r24, r24
    25f8:	91 50       	subi	r25, 0x01	; 1
    25fa:	50 40       	sbci	r21, 0x00	; 0
    25fc:	a9 f7       	brne	.-22     	; 0x25e8 <__mulsf3_pse+0x64>
    25fe:	9e 3f       	cpi	r25, 0xFE	; 254
    2600:	51 05       	cpc	r21, r1
    2602:	70 f0       	brcs	.+28     	; 0x2620 <__mulsf3_pse+0x9c>
    2604:	5c cf       	rjmp	.-328    	; 0x24be <__fp_inf>
    2606:	a6 cf       	rjmp	.-180    	; 0x2554 <__fp_szero>
    2608:	5f 3f       	cpi	r21, 0xFF	; 255
    260a:	ec f3       	brlt	.-6      	; 0x2606 <__mulsf3_pse+0x82>
    260c:	98 3e       	cpi	r25, 0xE8	; 232
    260e:	dc f3       	brlt	.-10     	; 0x2606 <__mulsf3_pse+0x82>
    2610:	86 95       	lsr	r24
    2612:	77 95       	ror	r23
    2614:	67 95       	ror	r22
    2616:	b7 95       	ror	r27
    2618:	f7 95       	ror	r31
    261a:	e7 95       	ror	r30
    261c:	9f 5f       	subi	r25, 0xFF	; 255
    261e:	c1 f7       	brne	.-16     	; 0x2610 <__mulsf3_pse+0x8c>
    2620:	fe 2b       	or	r31, r30
    2622:	88 0f       	add	r24, r24
    2624:	91 1d       	adc	r25, r1
    2626:	96 95       	lsr	r25
    2628:	87 95       	ror	r24
    262a:	97 f9       	bld	r25, 7
    262c:	08 95       	ret

0000262e <__udivmodsi4>:
    262e:	a1 e2       	ldi	r26, 0x21	; 33
    2630:	1a 2e       	mov	r1, r26
    2632:	aa 1b       	sub	r26, r26
    2634:	bb 1b       	sub	r27, r27
    2636:	fd 01       	movw	r30, r26
    2638:	0d c0       	rjmp	.+26     	; 0x2654 <__udivmodsi4_ep>

0000263a <__udivmodsi4_loop>:
    263a:	aa 1f       	adc	r26, r26
    263c:	bb 1f       	adc	r27, r27
    263e:	ee 1f       	adc	r30, r30
    2640:	ff 1f       	adc	r31, r31
    2642:	a2 17       	cp	r26, r18
    2644:	b3 07       	cpc	r27, r19
    2646:	e4 07       	cpc	r30, r20
    2648:	f5 07       	cpc	r31, r21
    264a:	20 f0       	brcs	.+8      	; 0x2654 <__udivmodsi4_ep>
    264c:	a2 1b       	sub	r26, r18
    264e:	b3 0b       	sbc	r27, r19
    2650:	e4 0b       	sbc	r30, r20
    2652:	f5 0b       	sbc	r31, r21

00002654 <__udivmodsi4_ep>:
    2654:	66 1f       	adc	r22, r22
    2656:	77 1f       	adc	r23, r23
    2658:	88 1f       	adc	r24, r24
    265a:	99 1f       	adc	r25, r25
    265c:	1a 94       	dec	r1
    265e:	69 f7       	brne	.-38     	; 0x263a <__udivmodsi4_loop>
    2660:	60 95       	com	r22
    2662:	70 95       	com	r23
    2664:	80 95       	com	r24
    2666:	90 95       	com	r25
    2668:	9b 01       	movw	r18, r22
    266a:	ac 01       	movw	r20, r24
    266c:	bd 01       	movw	r22, r26
    266e:	cf 01       	movw	r24, r30
    2670:	08 95       	ret

00002672 <sprintf>:
    2672:	ae e0       	ldi	r26, 0x0E	; 14
    2674:	b0 e0       	ldi	r27, 0x00	; 0
    2676:	ee e3       	ldi	r30, 0x3E	; 62
    2678:	f3 e1       	ldi	r31, 0x13	; 19
    267a:	91 c2       	rjmp	.+1314   	; 0x2b9e <__prologue_saves__+0x1c>
    267c:	0d 89       	ldd	r16, Y+21	; 0x15
    267e:	1e 89       	ldd	r17, Y+22	; 0x16
    2680:	86 e0       	ldi	r24, 0x06	; 6
    2682:	8c 83       	std	Y+4, r24	; 0x04
    2684:	09 83       	std	Y+1, r16	; 0x01
    2686:	1a 83       	std	Y+2, r17	; 0x02
    2688:	8f ef       	ldi	r24, 0xFF	; 255
    268a:	9f e7       	ldi	r25, 0x7F	; 127
    268c:	8d 83       	std	Y+5, r24	; 0x05
    268e:	9e 83       	std	Y+6, r25	; 0x06
    2690:	ae 01       	movw	r20, r28
    2692:	47 5e       	subi	r20, 0xE7	; 231
    2694:	5f 4f       	sbci	r21, 0xFF	; 255
    2696:	6f 89       	ldd	r22, Y+23	; 0x17
    2698:	78 8d       	ldd	r23, Y+24	; 0x18
    269a:	ce 01       	movw	r24, r28
    269c:	01 96       	adiw	r24, 0x01	; 1
    269e:	08 d0       	rcall	.+16     	; 0x26b0 <vfprintf>
    26a0:	ef 81       	ldd	r30, Y+7	; 0x07
    26a2:	f8 85       	ldd	r31, Y+8	; 0x08
    26a4:	e0 0f       	add	r30, r16
    26a6:	f1 1f       	adc	r31, r17
    26a8:	10 82       	st	Z, r1
    26aa:	2e 96       	adiw	r28, 0x0e	; 14
    26ac:	e4 e0       	ldi	r30, 0x04	; 4
    26ae:	90 c2       	rjmp	.+1312   	; 0x2bd0 <__epilogue_restores__+0x1c>

000026b0 <vfprintf>:
    26b0:	ac e0       	ldi	r26, 0x0C	; 12
    26b2:	b0 e0       	ldi	r27, 0x00	; 0
    26b4:	ed e5       	ldi	r30, 0x5D	; 93
    26b6:	f3 e1       	ldi	r31, 0x13	; 19
    26b8:	64 c2       	rjmp	.+1224   	; 0x2b82 <__prologue_saves__>
    26ba:	7c 01       	movw	r14, r24
    26bc:	6b 01       	movw	r12, r22
    26be:	8a 01       	movw	r16, r20
    26c0:	fc 01       	movw	r30, r24
    26c2:	16 82       	std	Z+6, r1	; 0x06
    26c4:	17 82       	std	Z+7, r1	; 0x07
    26c6:	83 81       	ldd	r24, Z+3	; 0x03
    26c8:	81 ff       	sbrs	r24, 1
    26ca:	b0 c1       	rjmp	.+864    	; 0x2a2c <vfprintf+0x37c>
    26cc:	ce 01       	movw	r24, r28
    26ce:	01 96       	adiw	r24, 0x01	; 1
    26d0:	4c 01       	movw	r8, r24
    26d2:	f7 01       	movw	r30, r14
    26d4:	93 81       	ldd	r25, Z+3	; 0x03
    26d6:	f6 01       	movw	r30, r12
    26d8:	93 fd       	sbrc	r25, 3
    26da:	85 91       	lpm	r24, Z+
    26dc:	93 ff       	sbrs	r25, 3
    26de:	81 91       	ld	r24, Z+
    26e0:	6f 01       	movw	r12, r30
    26e2:	88 23       	and	r24, r24
    26e4:	09 f4       	brne	.+2      	; 0x26e8 <vfprintf+0x38>
    26e6:	9e c1       	rjmp	.+828    	; 0x2a24 <vfprintf+0x374>
    26e8:	85 32       	cpi	r24, 0x25	; 37
    26ea:	39 f4       	brne	.+14     	; 0x26fa <vfprintf+0x4a>
    26ec:	93 fd       	sbrc	r25, 3
    26ee:	85 91       	lpm	r24, Z+
    26f0:	93 ff       	sbrs	r25, 3
    26f2:	81 91       	ld	r24, Z+
    26f4:	6f 01       	movw	r12, r30
    26f6:	85 32       	cpi	r24, 0x25	; 37
    26f8:	21 f4       	brne	.+8      	; 0x2702 <vfprintf+0x52>
    26fa:	b7 01       	movw	r22, r14
    26fc:	90 e0       	ldi	r25, 0x00	; 0
    26fe:	b1 d1       	rcall	.+866    	; 0x2a62 <fputc>
    2700:	e8 cf       	rjmp	.-48     	; 0x26d2 <vfprintf+0x22>
    2702:	51 2c       	mov	r5, r1
    2704:	31 2c       	mov	r3, r1
    2706:	20 e0       	ldi	r18, 0x00	; 0
    2708:	20 32       	cpi	r18, 0x20	; 32
    270a:	a0 f4       	brcc	.+40     	; 0x2734 <vfprintf+0x84>
    270c:	8b 32       	cpi	r24, 0x2B	; 43
    270e:	69 f0       	breq	.+26     	; 0x272a <vfprintf+0x7a>
    2710:	30 f4       	brcc	.+12     	; 0x271e <vfprintf+0x6e>
    2712:	80 32       	cpi	r24, 0x20	; 32
    2714:	59 f0       	breq	.+22     	; 0x272c <vfprintf+0x7c>
    2716:	83 32       	cpi	r24, 0x23	; 35
    2718:	69 f4       	brne	.+26     	; 0x2734 <vfprintf+0x84>
    271a:	20 61       	ori	r18, 0x10	; 16
    271c:	2c c0       	rjmp	.+88     	; 0x2776 <vfprintf+0xc6>
    271e:	8d 32       	cpi	r24, 0x2D	; 45
    2720:	39 f0       	breq	.+14     	; 0x2730 <vfprintf+0x80>
    2722:	80 33       	cpi	r24, 0x30	; 48
    2724:	39 f4       	brne	.+14     	; 0x2734 <vfprintf+0x84>
    2726:	21 60       	ori	r18, 0x01	; 1
    2728:	26 c0       	rjmp	.+76     	; 0x2776 <vfprintf+0xc6>
    272a:	22 60       	ori	r18, 0x02	; 2
    272c:	24 60       	ori	r18, 0x04	; 4
    272e:	23 c0       	rjmp	.+70     	; 0x2776 <vfprintf+0xc6>
    2730:	28 60       	ori	r18, 0x08	; 8
    2732:	21 c0       	rjmp	.+66     	; 0x2776 <vfprintf+0xc6>
    2734:	27 fd       	sbrc	r18, 7
    2736:	27 c0       	rjmp	.+78     	; 0x2786 <vfprintf+0xd6>
    2738:	30 ed       	ldi	r19, 0xD0	; 208
    273a:	38 0f       	add	r19, r24
    273c:	3a 30       	cpi	r19, 0x0A	; 10
    273e:	78 f4       	brcc	.+30     	; 0x275e <vfprintf+0xae>
    2740:	26 ff       	sbrs	r18, 6
    2742:	06 c0       	rjmp	.+12     	; 0x2750 <vfprintf+0xa0>
    2744:	fa e0       	ldi	r31, 0x0A	; 10
    2746:	5f 9e       	mul	r5, r31
    2748:	30 0d       	add	r19, r0
    274a:	11 24       	eor	r1, r1
    274c:	53 2e       	mov	r5, r19
    274e:	13 c0       	rjmp	.+38     	; 0x2776 <vfprintf+0xc6>
    2750:	8a e0       	ldi	r24, 0x0A	; 10
    2752:	38 9e       	mul	r3, r24
    2754:	30 0d       	add	r19, r0
    2756:	11 24       	eor	r1, r1
    2758:	33 2e       	mov	r3, r19
    275a:	20 62       	ori	r18, 0x20	; 32
    275c:	0c c0       	rjmp	.+24     	; 0x2776 <vfprintf+0xc6>
    275e:	8e 32       	cpi	r24, 0x2E	; 46
    2760:	21 f4       	brne	.+8      	; 0x276a <vfprintf+0xba>
    2762:	26 fd       	sbrc	r18, 6
    2764:	5f c1       	rjmp	.+702    	; 0x2a24 <vfprintf+0x374>
    2766:	20 64       	ori	r18, 0x40	; 64
    2768:	06 c0       	rjmp	.+12     	; 0x2776 <vfprintf+0xc6>
    276a:	8c 36       	cpi	r24, 0x6C	; 108
    276c:	11 f4       	brne	.+4      	; 0x2772 <vfprintf+0xc2>
    276e:	20 68       	ori	r18, 0x80	; 128
    2770:	02 c0       	rjmp	.+4      	; 0x2776 <vfprintf+0xc6>
    2772:	88 36       	cpi	r24, 0x68	; 104
    2774:	41 f4       	brne	.+16     	; 0x2786 <vfprintf+0xd6>
    2776:	f6 01       	movw	r30, r12
    2778:	93 fd       	sbrc	r25, 3
    277a:	85 91       	lpm	r24, Z+
    277c:	93 ff       	sbrs	r25, 3
    277e:	81 91       	ld	r24, Z+
    2780:	6f 01       	movw	r12, r30
    2782:	81 11       	cpse	r24, r1
    2784:	c1 cf       	rjmp	.-126    	; 0x2708 <vfprintf+0x58>
    2786:	98 2f       	mov	r25, r24
    2788:	9f 7d       	andi	r25, 0xDF	; 223
    278a:	95 54       	subi	r25, 0x45	; 69
    278c:	93 30       	cpi	r25, 0x03	; 3
    278e:	28 f4       	brcc	.+10     	; 0x279a <vfprintf+0xea>
    2790:	0c 5f       	subi	r16, 0xFC	; 252
    2792:	1f 4f       	sbci	r17, 0xFF	; 255
    2794:	ff e3       	ldi	r31, 0x3F	; 63
    2796:	f9 83       	std	Y+1, r31	; 0x01
    2798:	0d c0       	rjmp	.+26     	; 0x27b4 <vfprintf+0x104>
    279a:	83 36       	cpi	r24, 0x63	; 99
    279c:	31 f0       	breq	.+12     	; 0x27aa <vfprintf+0xfa>
    279e:	83 37       	cpi	r24, 0x73	; 115
    27a0:	71 f0       	breq	.+28     	; 0x27be <vfprintf+0x10e>
    27a2:	83 35       	cpi	r24, 0x53	; 83
    27a4:	09 f0       	breq	.+2      	; 0x27a8 <vfprintf+0xf8>
    27a6:	57 c0       	rjmp	.+174    	; 0x2856 <vfprintf+0x1a6>
    27a8:	21 c0       	rjmp	.+66     	; 0x27ec <vfprintf+0x13c>
    27aa:	f8 01       	movw	r30, r16
    27ac:	80 81       	ld	r24, Z
    27ae:	89 83       	std	Y+1, r24	; 0x01
    27b0:	0e 5f       	subi	r16, 0xFE	; 254
    27b2:	1f 4f       	sbci	r17, 0xFF	; 255
    27b4:	44 24       	eor	r4, r4
    27b6:	43 94       	inc	r4
    27b8:	51 2c       	mov	r5, r1
    27ba:	54 01       	movw	r10, r8
    27bc:	14 c0       	rjmp	.+40     	; 0x27e6 <vfprintf+0x136>
    27be:	38 01       	movw	r6, r16
    27c0:	f2 e0       	ldi	r31, 0x02	; 2
    27c2:	6f 0e       	add	r6, r31
    27c4:	71 1c       	adc	r7, r1
    27c6:	f8 01       	movw	r30, r16
    27c8:	a0 80       	ld	r10, Z
    27ca:	b1 80       	ldd	r11, Z+1	; 0x01
    27cc:	26 ff       	sbrs	r18, 6
    27ce:	03 c0       	rjmp	.+6      	; 0x27d6 <vfprintf+0x126>
    27d0:	65 2d       	mov	r22, r5
    27d2:	70 e0       	ldi	r23, 0x00	; 0
    27d4:	02 c0       	rjmp	.+4      	; 0x27da <vfprintf+0x12a>
    27d6:	6f ef       	ldi	r22, 0xFF	; 255
    27d8:	7f ef       	ldi	r23, 0xFF	; 255
    27da:	c5 01       	movw	r24, r10
    27dc:	2c 87       	std	Y+12, r18	; 0x0c
    27de:	36 d1       	rcall	.+620    	; 0x2a4c <strnlen>
    27e0:	2c 01       	movw	r4, r24
    27e2:	83 01       	movw	r16, r6
    27e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    27e6:	2f 77       	andi	r18, 0x7F	; 127
    27e8:	22 2e       	mov	r2, r18
    27ea:	16 c0       	rjmp	.+44     	; 0x2818 <vfprintf+0x168>
    27ec:	38 01       	movw	r6, r16
    27ee:	f2 e0       	ldi	r31, 0x02	; 2
    27f0:	6f 0e       	add	r6, r31
    27f2:	71 1c       	adc	r7, r1
    27f4:	f8 01       	movw	r30, r16
    27f6:	a0 80       	ld	r10, Z
    27f8:	b1 80       	ldd	r11, Z+1	; 0x01
    27fa:	26 ff       	sbrs	r18, 6
    27fc:	03 c0       	rjmp	.+6      	; 0x2804 <vfprintf+0x154>
    27fe:	65 2d       	mov	r22, r5
    2800:	70 e0       	ldi	r23, 0x00	; 0
    2802:	02 c0       	rjmp	.+4      	; 0x2808 <vfprintf+0x158>
    2804:	6f ef       	ldi	r22, 0xFF	; 255
    2806:	7f ef       	ldi	r23, 0xFF	; 255
    2808:	c5 01       	movw	r24, r10
    280a:	2c 87       	std	Y+12, r18	; 0x0c
    280c:	14 d1       	rcall	.+552    	; 0x2a36 <strnlen_P>
    280e:	2c 01       	movw	r4, r24
    2810:	2c 85       	ldd	r18, Y+12	; 0x0c
    2812:	20 68       	ori	r18, 0x80	; 128
    2814:	22 2e       	mov	r2, r18
    2816:	83 01       	movw	r16, r6
    2818:	23 fc       	sbrc	r2, 3
    281a:	19 c0       	rjmp	.+50     	; 0x284e <vfprintf+0x19e>
    281c:	83 2d       	mov	r24, r3
    281e:	90 e0       	ldi	r25, 0x00	; 0
    2820:	48 16       	cp	r4, r24
    2822:	59 06       	cpc	r5, r25
    2824:	a0 f4       	brcc	.+40     	; 0x284e <vfprintf+0x19e>
    2826:	b7 01       	movw	r22, r14
    2828:	80 e2       	ldi	r24, 0x20	; 32
    282a:	90 e0       	ldi	r25, 0x00	; 0
    282c:	1a d1       	rcall	.+564    	; 0x2a62 <fputc>
    282e:	3a 94       	dec	r3
    2830:	f5 cf       	rjmp	.-22     	; 0x281c <vfprintf+0x16c>
    2832:	f5 01       	movw	r30, r10
    2834:	27 fc       	sbrc	r2, 7
    2836:	85 91       	lpm	r24, Z+
    2838:	27 fe       	sbrs	r2, 7
    283a:	81 91       	ld	r24, Z+
    283c:	5f 01       	movw	r10, r30
    283e:	b7 01       	movw	r22, r14
    2840:	90 e0       	ldi	r25, 0x00	; 0
    2842:	0f d1       	rcall	.+542    	; 0x2a62 <fputc>
    2844:	31 10       	cpse	r3, r1
    2846:	3a 94       	dec	r3
    2848:	f1 e0       	ldi	r31, 0x01	; 1
    284a:	4f 1a       	sub	r4, r31
    284c:	51 08       	sbc	r5, r1
    284e:	41 14       	cp	r4, r1
    2850:	51 04       	cpc	r5, r1
    2852:	79 f7       	brne	.-34     	; 0x2832 <vfprintf+0x182>
    2854:	de c0       	rjmp	.+444    	; 0x2a12 <vfprintf+0x362>
    2856:	84 36       	cpi	r24, 0x64	; 100
    2858:	11 f0       	breq	.+4      	; 0x285e <vfprintf+0x1ae>
    285a:	89 36       	cpi	r24, 0x69	; 105
    285c:	31 f5       	brne	.+76     	; 0x28aa <vfprintf+0x1fa>
    285e:	f8 01       	movw	r30, r16
    2860:	27 ff       	sbrs	r18, 7
    2862:	07 c0       	rjmp	.+14     	; 0x2872 <vfprintf+0x1c2>
    2864:	60 81       	ld	r22, Z
    2866:	71 81       	ldd	r23, Z+1	; 0x01
    2868:	82 81       	ldd	r24, Z+2	; 0x02
    286a:	93 81       	ldd	r25, Z+3	; 0x03
    286c:	0c 5f       	subi	r16, 0xFC	; 252
    286e:	1f 4f       	sbci	r17, 0xFF	; 255
    2870:	08 c0       	rjmp	.+16     	; 0x2882 <vfprintf+0x1d2>
    2872:	60 81       	ld	r22, Z
    2874:	71 81       	ldd	r23, Z+1	; 0x01
    2876:	88 27       	eor	r24, r24
    2878:	77 fd       	sbrc	r23, 7
    287a:	80 95       	com	r24
    287c:	98 2f       	mov	r25, r24
    287e:	0e 5f       	subi	r16, 0xFE	; 254
    2880:	1f 4f       	sbci	r17, 0xFF	; 255
    2882:	2f 76       	andi	r18, 0x6F	; 111
    2884:	b2 2e       	mov	r11, r18
    2886:	97 ff       	sbrs	r25, 7
    2888:	09 c0       	rjmp	.+18     	; 0x289c <vfprintf+0x1ec>
    288a:	90 95       	com	r25
    288c:	80 95       	com	r24
    288e:	70 95       	com	r23
    2890:	61 95       	neg	r22
    2892:	7f 4f       	sbci	r23, 0xFF	; 255
    2894:	8f 4f       	sbci	r24, 0xFF	; 255
    2896:	9f 4f       	sbci	r25, 0xFF	; 255
    2898:	20 68       	ori	r18, 0x80	; 128
    289a:	b2 2e       	mov	r11, r18
    289c:	2a e0       	ldi	r18, 0x0A	; 10
    289e:	30 e0       	ldi	r19, 0x00	; 0
    28a0:	a4 01       	movw	r20, r8
    28a2:	11 d1       	rcall	.+546    	; 0x2ac6 <__ultoa_invert>
    28a4:	a8 2e       	mov	r10, r24
    28a6:	a8 18       	sub	r10, r8
    28a8:	43 c0       	rjmp	.+134    	; 0x2930 <vfprintf+0x280>
    28aa:	85 37       	cpi	r24, 0x75	; 117
    28ac:	29 f4       	brne	.+10     	; 0x28b8 <vfprintf+0x208>
    28ae:	2f 7e       	andi	r18, 0xEF	; 239
    28b0:	b2 2e       	mov	r11, r18
    28b2:	2a e0       	ldi	r18, 0x0A	; 10
    28b4:	30 e0       	ldi	r19, 0x00	; 0
    28b6:	25 c0       	rjmp	.+74     	; 0x2902 <vfprintf+0x252>
    28b8:	f2 2f       	mov	r31, r18
    28ba:	f9 7f       	andi	r31, 0xF9	; 249
    28bc:	bf 2e       	mov	r11, r31
    28be:	8f 36       	cpi	r24, 0x6F	; 111
    28c0:	c1 f0       	breq	.+48     	; 0x28f2 <vfprintf+0x242>
    28c2:	18 f4       	brcc	.+6      	; 0x28ca <vfprintf+0x21a>
    28c4:	88 35       	cpi	r24, 0x58	; 88
    28c6:	79 f0       	breq	.+30     	; 0x28e6 <vfprintf+0x236>
    28c8:	ad c0       	rjmp	.+346    	; 0x2a24 <vfprintf+0x374>
    28ca:	80 37       	cpi	r24, 0x70	; 112
    28cc:	19 f0       	breq	.+6      	; 0x28d4 <vfprintf+0x224>
    28ce:	88 37       	cpi	r24, 0x78	; 120
    28d0:	21 f0       	breq	.+8      	; 0x28da <vfprintf+0x22a>
    28d2:	a8 c0       	rjmp	.+336    	; 0x2a24 <vfprintf+0x374>
    28d4:	2f 2f       	mov	r18, r31
    28d6:	20 61       	ori	r18, 0x10	; 16
    28d8:	b2 2e       	mov	r11, r18
    28da:	b4 fe       	sbrs	r11, 4
    28dc:	0d c0       	rjmp	.+26     	; 0x28f8 <vfprintf+0x248>
    28de:	8b 2d       	mov	r24, r11
    28e0:	84 60       	ori	r24, 0x04	; 4
    28e2:	b8 2e       	mov	r11, r24
    28e4:	09 c0       	rjmp	.+18     	; 0x28f8 <vfprintf+0x248>
    28e6:	24 ff       	sbrs	r18, 4
    28e8:	0a c0       	rjmp	.+20     	; 0x28fe <vfprintf+0x24e>
    28ea:	9f 2f       	mov	r25, r31
    28ec:	96 60       	ori	r25, 0x06	; 6
    28ee:	b9 2e       	mov	r11, r25
    28f0:	06 c0       	rjmp	.+12     	; 0x28fe <vfprintf+0x24e>
    28f2:	28 e0       	ldi	r18, 0x08	; 8
    28f4:	30 e0       	ldi	r19, 0x00	; 0
    28f6:	05 c0       	rjmp	.+10     	; 0x2902 <vfprintf+0x252>
    28f8:	20 e1       	ldi	r18, 0x10	; 16
    28fa:	30 e0       	ldi	r19, 0x00	; 0
    28fc:	02 c0       	rjmp	.+4      	; 0x2902 <vfprintf+0x252>
    28fe:	20 e1       	ldi	r18, 0x10	; 16
    2900:	32 e0       	ldi	r19, 0x02	; 2
    2902:	f8 01       	movw	r30, r16
    2904:	b7 fe       	sbrs	r11, 7
    2906:	07 c0       	rjmp	.+14     	; 0x2916 <vfprintf+0x266>
    2908:	60 81       	ld	r22, Z
    290a:	71 81       	ldd	r23, Z+1	; 0x01
    290c:	82 81       	ldd	r24, Z+2	; 0x02
    290e:	93 81       	ldd	r25, Z+3	; 0x03
    2910:	0c 5f       	subi	r16, 0xFC	; 252
    2912:	1f 4f       	sbci	r17, 0xFF	; 255
    2914:	06 c0       	rjmp	.+12     	; 0x2922 <vfprintf+0x272>
    2916:	60 81       	ld	r22, Z
    2918:	71 81       	ldd	r23, Z+1	; 0x01
    291a:	80 e0       	ldi	r24, 0x00	; 0
    291c:	90 e0       	ldi	r25, 0x00	; 0
    291e:	0e 5f       	subi	r16, 0xFE	; 254
    2920:	1f 4f       	sbci	r17, 0xFF	; 255
    2922:	a4 01       	movw	r20, r8
    2924:	d0 d0       	rcall	.+416    	; 0x2ac6 <__ultoa_invert>
    2926:	a8 2e       	mov	r10, r24
    2928:	a8 18       	sub	r10, r8
    292a:	fb 2d       	mov	r31, r11
    292c:	ff 77       	andi	r31, 0x7F	; 127
    292e:	bf 2e       	mov	r11, r31
    2930:	b6 fe       	sbrs	r11, 6
    2932:	0b c0       	rjmp	.+22     	; 0x294a <vfprintf+0x29a>
    2934:	2b 2d       	mov	r18, r11
    2936:	2e 7f       	andi	r18, 0xFE	; 254
    2938:	a5 14       	cp	r10, r5
    293a:	50 f4       	brcc	.+20     	; 0x2950 <vfprintf+0x2a0>
    293c:	b4 fe       	sbrs	r11, 4
    293e:	0a c0       	rjmp	.+20     	; 0x2954 <vfprintf+0x2a4>
    2940:	b2 fc       	sbrc	r11, 2
    2942:	08 c0       	rjmp	.+16     	; 0x2954 <vfprintf+0x2a4>
    2944:	2b 2d       	mov	r18, r11
    2946:	2e 7e       	andi	r18, 0xEE	; 238
    2948:	05 c0       	rjmp	.+10     	; 0x2954 <vfprintf+0x2a4>
    294a:	7a 2c       	mov	r7, r10
    294c:	2b 2d       	mov	r18, r11
    294e:	03 c0       	rjmp	.+6      	; 0x2956 <vfprintf+0x2a6>
    2950:	7a 2c       	mov	r7, r10
    2952:	01 c0       	rjmp	.+2      	; 0x2956 <vfprintf+0x2a6>
    2954:	75 2c       	mov	r7, r5
    2956:	24 ff       	sbrs	r18, 4
    2958:	0d c0       	rjmp	.+26     	; 0x2974 <vfprintf+0x2c4>
    295a:	fe 01       	movw	r30, r28
    295c:	ea 0d       	add	r30, r10
    295e:	f1 1d       	adc	r31, r1
    2960:	80 81       	ld	r24, Z
    2962:	80 33       	cpi	r24, 0x30	; 48
    2964:	11 f4       	brne	.+4      	; 0x296a <vfprintf+0x2ba>
    2966:	29 7e       	andi	r18, 0xE9	; 233
    2968:	09 c0       	rjmp	.+18     	; 0x297c <vfprintf+0x2cc>
    296a:	22 ff       	sbrs	r18, 2
    296c:	06 c0       	rjmp	.+12     	; 0x297a <vfprintf+0x2ca>
    296e:	73 94       	inc	r7
    2970:	73 94       	inc	r7
    2972:	04 c0       	rjmp	.+8      	; 0x297c <vfprintf+0x2cc>
    2974:	82 2f       	mov	r24, r18
    2976:	86 78       	andi	r24, 0x86	; 134
    2978:	09 f0       	breq	.+2      	; 0x297c <vfprintf+0x2cc>
    297a:	73 94       	inc	r7
    297c:	23 fd       	sbrc	r18, 3
    297e:	12 c0       	rjmp	.+36     	; 0x29a4 <vfprintf+0x2f4>
    2980:	20 ff       	sbrs	r18, 0
    2982:	06 c0       	rjmp	.+12     	; 0x2990 <vfprintf+0x2e0>
    2984:	5a 2c       	mov	r5, r10
    2986:	73 14       	cp	r7, r3
    2988:	18 f4       	brcc	.+6      	; 0x2990 <vfprintf+0x2e0>
    298a:	53 0c       	add	r5, r3
    298c:	57 18       	sub	r5, r7
    298e:	73 2c       	mov	r7, r3
    2990:	73 14       	cp	r7, r3
    2992:	60 f4       	brcc	.+24     	; 0x29ac <vfprintf+0x2fc>
    2994:	b7 01       	movw	r22, r14
    2996:	80 e2       	ldi	r24, 0x20	; 32
    2998:	90 e0       	ldi	r25, 0x00	; 0
    299a:	2c 87       	std	Y+12, r18	; 0x0c
    299c:	62 d0       	rcall	.+196    	; 0x2a62 <fputc>
    299e:	73 94       	inc	r7
    29a0:	2c 85       	ldd	r18, Y+12	; 0x0c
    29a2:	f6 cf       	rjmp	.-20     	; 0x2990 <vfprintf+0x2e0>
    29a4:	73 14       	cp	r7, r3
    29a6:	10 f4       	brcc	.+4      	; 0x29ac <vfprintf+0x2fc>
    29a8:	37 18       	sub	r3, r7
    29aa:	01 c0       	rjmp	.+2      	; 0x29ae <vfprintf+0x2fe>
    29ac:	31 2c       	mov	r3, r1
    29ae:	24 ff       	sbrs	r18, 4
    29b0:	11 c0       	rjmp	.+34     	; 0x29d4 <vfprintf+0x324>
    29b2:	b7 01       	movw	r22, r14
    29b4:	80 e3       	ldi	r24, 0x30	; 48
    29b6:	90 e0       	ldi	r25, 0x00	; 0
    29b8:	2c 87       	std	Y+12, r18	; 0x0c
    29ba:	53 d0       	rcall	.+166    	; 0x2a62 <fputc>
    29bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    29be:	22 ff       	sbrs	r18, 2
    29c0:	16 c0       	rjmp	.+44     	; 0x29ee <vfprintf+0x33e>
    29c2:	21 ff       	sbrs	r18, 1
    29c4:	03 c0       	rjmp	.+6      	; 0x29cc <vfprintf+0x31c>
    29c6:	88 e5       	ldi	r24, 0x58	; 88
    29c8:	90 e0       	ldi	r25, 0x00	; 0
    29ca:	02 c0       	rjmp	.+4      	; 0x29d0 <vfprintf+0x320>
    29cc:	88 e7       	ldi	r24, 0x78	; 120
    29ce:	90 e0       	ldi	r25, 0x00	; 0
    29d0:	b7 01       	movw	r22, r14
    29d2:	0c c0       	rjmp	.+24     	; 0x29ec <vfprintf+0x33c>
    29d4:	82 2f       	mov	r24, r18
    29d6:	86 78       	andi	r24, 0x86	; 134
    29d8:	51 f0       	breq	.+20     	; 0x29ee <vfprintf+0x33e>
    29da:	21 fd       	sbrc	r18, 1
    29dc:	02 c0       	rjmp	.+4      	; 0x29e2 <vfprintf+0x332>
    29de:	80 e2       	ldi	r24, 0x20	; 32
    29e0:	01 c0       	rjmp	.+2      	; 0x29e4 <vfprintf+0x334>
    29e2:	8b e2       	ldi	r24, 0x2B	; 43
    29e4:	27 fd       	sbrc	r18, 7
    29e6:	8d e2       	ldi	r24, 0x2D	; 45
    29e8:	b7 01       	movw	r22, r14
    29ea:	90 e0       	ldi	r25, 0x00	; 0
    29ec:	3a d0       	rcall	.+116    	; 0x2a62 <fputc>
    29ee:	a5 14       	cp	r10, r5
    29f0:	30 f4       	brcc	.+12     	; 0x29fe <vfprintf+0x34e>
    29f2:	b7 01       	movw	r22, r14
    29f4:	80 e3       	ldi	r24, 0x30	; 48
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	34 d0       	rcall	.+104    	; 0x2a62 <fputc>
    29fa:	5a 94       	dec	r5
    29fc:	f8 cf       	rjmp	.-16     	; 0x29ee <vfprintf+0x33e>
    29fe:	aa 94       	dec	r10
    2a00:	f4 01       	movw	r30, r8
    2a02:	ea 0d       	add	r30, r10
    2a04:	f1 1d       	adc	r31, r1
    2a06:	80 81       	ld	r24, Z
    2a08:	b7 01       	movw	r22, r14
    2a0a:	90 e0       	ldi	r25, 0x00	; 0
    2a0c:	2a d0       	rcall	.+84     	; 0x2a62 <fputc>
    2a0e:	a1 10       	cpse	r10, r1
    2a10:	f6 cf       	rjmp	.-20     	; 0x29fe <vfprintf+0x34e>
    2a12:	33 20       	and	r3, r3
    2a14:	09 f4       	brne	.+2      	; 0x2a18 <vfprintf+0x368>
    2a16:	5d ce       	rjmp	.-838    	; 0x26d2 <vfprintf+0x22>
    2a18:	b7 01       	movw	r22, r14
    2a1a:	80 e2       	ldi	r24, 0x20	; 32
    2a1c:	90 e0       	ldi	r25, 0x00	; 0
    2a1e:	21 d0       	rcall	.+66     	; 0x2a62 <fputc>
    2a20:	3a 94       	dec	r3
    2a22:	f7 cf       	rjmp	.-18     	; 0x2a12 <vfprintf+0x362>
    2a24:	f7 01       	movw	r30, r14
    2a26:	86 81       	ldd	r24, Z+6	; 0x06
    2a28:	97 81       	ldd	r25, Z+7	; 0x07
    2a2a:	02 c0       	rjmp	.+4      	; 0x2a30 <vfprintf+0x380>
    2a2c:	8f ef       	ldi	r24, 0xFF	; 255
    2a2e:	9f ef       	ldi	r25, 0xFF	; 255
    2a30:	2c 96       	adiw	r28, 0x0c	; 12
    2a32:	e2 e1       	ldi	r30, 0x12	; 18
    2a34:	bf c0       	rjmp	.+382    	; 0x2bb4 <__epilogue_restores__>

00002a36 <strnlen_P>:
    2a36:	fc 01       	movw	r30, r24
    2a38:	05 90       	lpm	r0, Z+
    2a3a:	61 50       	subi	r22, 0x01	; 1
    2a3c:	70 40       	sbci	r23, 0x00	; 0
    2a3e:	01 10       	cpse	r0, r1
    2a40:	d8 f7       	brcc	.-10     	; 0x2a38 <strnlen_P+0x2>
    2a42:	80 95       	com	r24
    2a44:	90 95       	com	r25
    2a46:	8e 0f       	add	r24, r30
    2a48:	9f 1f       	adc	r25, r31
    2a4a:	08 95       	ret

00002a4c <strnlen>:
    2a4c:	fc 01       	movw	r30, r24
    2a4e:	61 50       	subi	r22, 0x01	; 1
    2a50:	70 40       	sbci	r23, 0x00	; 0
    2a52:	01 90       	ld	r0, Z+
    2a54:	01 10       	cpse	r0, r1
    2a56:	d8 f7       	brcc	.-10     	; 0x2a4e <strnlen+0x2>
    2a58:	80 95       	com	r24
    2a5a:	90 95       	com	r25
    2a5c:	8e 0f       	add	r24, r30
    2a5e:	9f 1f       	adc	r25, r31
    2a60:	08 95       	ret

00002a62 <fputc>:
    2a62:	0f 93       	push	r16
    2a64:	1f 93       	push	r17
    2a66:	cf 93       	push	r28
    2a68:	df 93       	push	r29
    2a6a:	18 2f       	mov	r17, r24
    2a6c:	09 2f       	mov	r16, r25
    2a6e:	eb 01       	movw	r28, r22
    2a70:	8b 81       	ldd	r24, Y+3	; 0x03
    2a72:	81 fd       	sbrc	r24, 1
    2a74:	03 c0       	rjmp	.+6      	; 0x2a7c <fputc+0x1a>
    2a76:	8f ef       	ldi	r24, 0xFF	; 255
    2a78:	9f ef       	ldi	r25, 0xFF	; 255
    2a7a:	20 c0       	rjmp	.+64     	; 0x2abc <fputc+0x5a>
    2a7c:	82 ff       	sbrs	r24, 2
    2a7e:	10 c0       	rjmp	.+32     	; 0x2aa0 <fputc+0x3e>
    2a80:	4e 81       	ldd	r20, Y+6	; 0x06
    2a82:	5f 81       	ldd	r21, Y+7	; 0x07
    2a84:	2c 81       	ldd	r18, Y+4	; 0x04
    2a86:	3d 81       	ldd	r19, Y+5	; 0x05
    2a88:	42 17       	cp	r20, r18
    2a8a:	53 07       	cpc	r21, r19
    2a8c:	7c f4       	brge	.+30     	; 0x2aac <fputc+0x4a>
    2a8e:	e8 81       	ld	r30, Y
    2a90:	f9 81       	ldd	r31, Y+1	; 0x01
    2a92:	9f 01       	movw	r18, r30
    2a94:	2f 5f       	subi	r18, 0xFF	; 255
    2a96:	3f 4f       	sbci	r19, 0xFF	; 255
    2a98:	28 83       	st	Y, r18
    2a9a:	39 83       	std	Y+1, r19	; 0x01
    2a9c:	10 83       	st	Z, r17
    2a9e:	06 c0       	rjmp	.+12     	; 0x2aac <fputc+0x4a>
    2aa0:	e8 85       	ldd	r30, Y+8	; 0x08
    2aa2:	f9 85       	ldd	r31, Y+9	; 0x09
    2aa4:	81 2f       	mov	r24, r17
    2aa6:	09 95       	icall
    2aa8:	89 2b       	or	r24, r25
    2aaa:	29 f7       	brne	.-54     	; 0x2a76 <fputc+0x14>
    2aac:	2e 81       	ldd	r18, Y+6	; 0x06
    2aae:	3f 81       	ldd	r19, Y+7	; 0x07
    2ab0:	2f 5f       	subi	r18, 0xFF	; 255
    2ab2:	3f 4f       	sbci	r19, 0xFF	; 255
    2ab4:	2e 83       	std	Y+6, r18	; 0x06
    2ab6:	3f 83       	std	Y+7, r19	; 0x07
    2ab8:	81 2f       	mov	r24, r17
    2aba:	90 2f       	mov	r25, r16
    2abc:	df 91       	pop	r29
    2abe:	cf 91       	pop	r28
    2ac0:	1f 91       	pop	r17
    2ac2:	0f 91       	pop	r16
    2ac4:	08 95       	ret

00002ac6 <__ultoa_invert>:
    2ac6:	fa 01       	movw	r30, r20
    2ac8:	aa 27       	eor	r26, r26
    2aca:	28 30       	cpi	r18, 0x08	; 8
    2acc:	51 f1       	breq	.+84     	; 0x2b22 <__ultoa_invert+0x5c>
    2ace:	20 31       	cpi	r18, 0x10	; 16
    2ad0:	81 f1       	breq	.+96     	; 0x2b32 <__ultoa_invert+0x6c>
    2ad2:	e8 94       	clt
    2ad4:	6f 93       	push	r22
    2ad6:	6e 7f       	andi	r22, 0xFE	; 254
    2ad8:	6e 5f       	subi	r22, 0xFE	; 254
    2ada:	7f 4f       	sbci	r23, 0xFF	; 255
    2adc:	8f 4f       	sbci	r24, 0xFF	; 255
    2ade:	9f 4f       	sbci	r25, 0xFF	; 255
    2ae0:	af 4f       	sbci	r26, 0xFF	; 255
    2ae2:	b1 e0       	ldi	r27, 0x01	; 1
    2ae4:	3e d0       	rcall	.+124    	; 0x2b62 <__ultoa_invert+0x9c>
    2ae6:	b4 e0       	ldi	r27, 0x04	; 4
    2ae8:	3c d0       	rcall	.+120    	; 0x2b62 <__ultoa_invert+0x9c>
    2aea:	67 0f       	add	r22, r23
    2aec:	78 1f       	adc	r23, r24
    2aee:	89 1f       	adc	r24, r25
    2af0:	9a 1f       	adc	r25, r26
    2af2:	a1 1d       	adc	r26, r1
    2af4:	68 0f       	add	r22, r24
    2af6:	79 1f       	adc	r23, r25
    2af8:	8a 1f       	adc	r24, r26
    2afa:	91 1d       	adc	r25, r1
    2afc:	a1 1d       	adc	r26, r1
    2afe:	6a 0f       	add	r22, r26
    2b00:	71 1d       	adc	r23, r1
    2b02:	81 1d       	adc	r24, r1
    2b04:	91 1d       	adc	r25, r1
    2b06:	a1 1d       	adc	r26, r1
    2b08:	20 d0       	rcall	.+64     	; 0x2b4a <__ultoa_invert+0x84>
    2b0a:	09 f4       	brne	.+2      	; 0x2b0e <__ultoa_invert+0x48>
    2b0c:	68 94       	set
    2b0e:	3f 91       	pop	r19
    2b10:	2a e0       	ldi	r18, 0x0A	; 10
    2b12:	26 9f       	mul	r18, r22
    2b14:	11 24       	eor	r1, r1
    2b16:	30 19       	sub	r19, r0
    2b18:	30 5d       	subi	r19, 0xD0	; 208
    2b1a:	31 93       	st	Z+, r19
    2b1c:	de f6       	brtc	.-74     	; 0x2ad4 <__ultoa_invert+0xe>
    2b1e:	cf 01       	movw	r24, r30
    2b20:	08 95       	ret
    2b22:	46 2f       	mov	r20, r22
    2b24:	47 70       	andi	r20, 0x07	; 7
    2b26:	40 5d       	subi	r20, 0xD0	; 208
    2b28:	41 93       	st	Z+, r20
    2b2a:	b3 e0       	ldi	r27, 0x03	; 3
    2b2c:	0f d0       	rcall	.+30     	; 0x2b4c <__ultoa_invert+0x86>
    2b2e:	c9 f7       	brne	.-14     	; 0x2b22 <__ultoa_invert+0x5c>
    2b30:	f6 cf       	rjmp	.-20     	; 0x2b1e <__ultoa_invert+0x58>
    2b32:	46 2f       	mov	r20, r22
    2b34:	4f 70       	andi	r20, 0x0F	; 15
    2b36:	40 5d       	subi	r20, 0xD0	; 208
    2b38:	4a 33       	cpi	r20, 0x3A	; 58
    2b3a:	18 f0       	brcs	.+6      	; 0x2b42 <__ultoa_invert+0x7c>
    2b3c:	49 5d       	subi	r20, 0xD9	; 217
    2b3e:	31 fd       	sbrc	r19, 1
    2b40:	40 52       	subi	r20, 0x20	; 32
    2b42:	41 93       	st	Z+, r20
    2b44:	02 d0       	rcall	.+4      	; 0x2b4a <__ultoa_invert+0x84>
    2b46:	a9 f7       	brne	.-22     	; 0x2b32 <__ultoa_invert+0x6c>
    2b48:	ea cf       	rjmp	.-44     	; 0x2b1e <__ultoa_invert+0x58>
    2b4a:	b4 e0       	ldi	r27, 0x04	; 4
    2b4c:	a6 95       	lsr	r26
    2b4e:	97 95       	ror	r25
    2b50:	87 95       	ror	r24
    2b52:	77 95       	ror	r23
    2b54:	67 95       	ror	r22
    2b56:	ba 95       	dec	r27
    2b58:	c9 f7       	brne	.-14     	; 0x2b4c <__ultoa_invert+0x86>
    2b5a:	00 97       	sbiw	r24, 0x00	; 0
    2b5c:	61 05       	cpc	r22, r1
    2b5e:	71 05       	cpc	r23, r1
    2b60:	08 95       	ret
    2b62:	9b 01       	movw	r18, r22
    2b64:	ac 01       	movw	r20, r24
    2b66:	0a 2e       	mov	r0, r26
    2b68:	06 94       	lsr	r0
    2b6a:	57 95       	ror	r21
    2b6c:	47 95       	ror	r20
    2b6e:	37 95       	ror	r19
    2b70:	27 95       	ror	r18
    2b72:	ba 95       	dec	r27
    2b74:	c9 f7       	brne	.-14     	; 0x2b68 <__ultoa_invert+0xa2>
    2b76:	62 0f       	add	r22, r18
    2b78:	73 1f       	adc	r23, r19
    2b7a:	84 1f       	adc	r24, r20
    2b7c:	95 1f       	adc	r25, r21
    2b7e:	a0 1d       	adc	r26, r0
    2b80:	08 95       	ret

00002b82 <__prologue_saves__>:
    2b82:	2f 92       	push	r2
    2b84:	3f 92       	push	r3
    2b86:	4f 92       	push	r4
    2b88:	5f 92       	push	r5
    2b8a:	6f 92       	push	r6
    2b8c:	7f 92       	push	r7
    2b8e:	8f 92       	push	r8
    2b90:	9f 92       	push	r9
    2b92:	af 92       	push	r10
    2b94:	bf 92       	push	r11
    2b96:	cf 92       	push	r12
    2b98:	df 92       	push	r13
    2b9a:	ef 92       	push	r14
    2b9c:	ff 92       	push	r15
    2b9e:	0f 93       	push	r16
    2ba0:	1f 93       	push	r17
    2ba2:	cf 93       	push	r28
    2ba4:	df 93       	push	r29
    2ba6:	cd b7       	in	r28, 0x3d	; 61
    2ba8:	de b7       	in	r29, 0x3e	; 62
    2baa:	ca 1b       	sub	r28, r26
    2bac:	db 0b       	sbc	r29, r27
    2bae:	cd bf       	out	0x3d, r28	; 61
    2bb0:	de bf       	out	0x3e, r29	; 62
    2bb2:	09 94       	ijmp

00002bb4 <__epilogue_restores__>:
    2bb4:	2a 88       	ldd	r2, Y+18	; 0x12
    2bb6:	39 88       	ldd	r3, Y+17	; 0x11
    2bb8:	48 88       	ldd	r4, Y+16	; 0x10
    2bba:	5f 84       	ldd	r5, Y+15	; 0x0f
    2bbc:	6e 84       	ldd	r6, Y+14	; 0x0e
    2bbe:	7d 84       	ldd	r7, Y+13	; 0x0d
    2bc0:	8c 84       	ldd	r8, Y+12	; 0x0c
    2bc2:	9b 84       	ldd	r9, Y+11	; 0x0b
    2bc4:	aa 84       	ldd	r10, Y+10	; 0x0a
    2bc6:	b9 84       	ldd	r11, Y+9	; 0x09
    2bc8:	c8 84       	ldd	r12, Y+8	; 0x08
    2bca:	df 80       	ldd	r13, Y+7	; 0x07
    2bcc:	ee 80       	ldd	r14, Y+6	; 0x06
    2bce:	fd 80       	ldd	r15, Y+5	; 0x05
    2bd0:	0c 81       	ldd	r16, Y+4	; 0x04
    2bd2:	1b 81       	ldd	r17, Y+3	; 0x03
    2bd4:	aa 81       	ldd	r26, Y+2	; 0x02
    2bd6:	b9 81       	ldd	r27, Y+1	; 0x01
    2bd8:	ce 0f       	add	r28, r30
    2bda:	d1 1d       	adc	r29, r1
    2bdc:	cd bf       	out	0x3d, r28	; 61
    2bde:	de bf       	out	0x3e, r29	; 62
    2be0:	ed 01       	movw	r28, r26
    2be2:	08 95       	ret

00002be4 <_exit>:
    2be4:	f8 94       	cli

00002be6 <__stop_program>:
    2be6:	ff cf       	rjmp	.-2      	; 0x2be6 <__stop_program>
