ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB70:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_I2C1_Init(void);
  55:Core/Src/main.c **** static void MX_I2C2_Init(void);
  56:Core/Src/main.c **** static void MX_SPI1_Init(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****   * @brief  The application entry point.
  68:Core/Src/main.c ****   * @retval int
  69:Core/Src/main.c ****   */
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_I2C1_Init();
  95:Core/Src/main.c ****   MX_I2C2_Init();
  96:Core/Src/main.c ****   MX_SPI1_Init();
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Infinite loop */
 102:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief System Clock Configuration
 114:Core/Src/main.c ****   * @retval None
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** void SystemClock_Config(void)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 131:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 132:Core/Src/main.c ****   {
 133:Core/Src/main.c ****     Error_Handler();
 134:Core/Src/main.c ****   }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 4


 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** /**
 152:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 153:Core/Src/main.c ****   * @param None
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** static void MX_I2C1_Init(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 166:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 167:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 168:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 169:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 170:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 171:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 172:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 173:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 174:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 175:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 187:Core/Src/main.c ****   * @param None
 188:Core/Src/main.c ****   * @retval None
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c **** static void MX_I2C2_Init(void)
 191:Core/Src/main.c **** {
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 200:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 201:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 202:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 203:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 204:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 5


 205:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 206:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 207:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 208:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 209:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 221:Core/Src/main.c ****   * @param None
 222:Core/Src/main.c ****   * @retval None
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c **** static void MX_SPI1_Init(void)
 225:Core/Src/main.c **** {
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 234:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 235:Core/Src/main.c ****   hspi1.Instance = SPI1;
 236:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 237:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 238:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 239:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 240:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 241:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 242:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 243:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 244:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 245:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 246:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 247:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief GPIO Initialization Function
 259:Core/Src/main.c ****   * @param None
 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 6


 262:Core/Src/main.c **** static void MX_GPIO_Init(void)
 263:Core/Src/main.c **** {
  26              		.loc 1 263 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 10B5     		push	{r4, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 88B0     		sub	sp, sp, #32
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
 264:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 264 3 view .LVU1
  39              		.loc 1 264 20 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0493     		str	r3, [sp, #16]
  42 0008 0593     		str	r3, [sp, #20]
  43 000a 0693     		str	r3, [sp, #24]
  44 000c 0793     		str	r3, [sp, #28]
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 267:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  45              		.loc 1 267 3 is_stmt 1 view .LVU3
  46              	.LBB4:
  47              		.loc 1 267 3 view .LVU4
  48              		.loc 1 267 3 view .LVU5
  49 000e 03F18043 		add	r3, r3, #1073741824
  50 0012 03F50433 		add	r3, r3, #135168
  51 0016 9A69     		ldr	r2, [r3, #24]
  52 0018 42F01002 		orr	r2, r2, #16
  53 001c 9A61     		str	r2, [r3, #24]
  54              		.loc 1 267 3 view .LVU6
  55 001e 9A69     		ldr	r2, [r3, #24]
  56 0020 02F01002 		and	r2, r2, #16
  57 0024 0092     		str	r2, [sp]
  58              		.loc 1 267 3 view .LVU7
  59 0026 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 267 3 view .LVU8
 268:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 268 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 268 3 view .LVU10
  65              		.loc 1 268 3 view .LVU11
  66 0028 9A69     		ldr	r2, [r3, #24]
  67 002a 42F02002 		orr	r2, r2, #32
  68 002e 9A61     		str	r2, [r3, #24]
  69              		.loc 1 268 3 view .LVU12
  70 0030 9A69     		ldr	r2, [r3, #24]
  71 0032 02F02002 		and	r2, r2, #32
  72 0036 0192     		str	r2, [sp, #4]
  73              		.loc 1 268 3 view .LVU13
  74 0038 019A     		ldr	r2, [sp, #4]
  75              	.LBE5:
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 7


  76              		.loc 1 268 3 view .LVU14
 269:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 269 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 269 3 view .LVU16
  80              		.loc 1 269 3 view .LVU17
  81 003a 9A69     		ldr	r2, [r3, #24]
  82 003c 42F00402 		orr	r2, r2, #4
  83 0040 9A61     		str	r2, [r3, #24]
  84              		.loc 1 269 3 view .LVU18
  85 0042 9A69     		ldr	r2, [r3, #24]
  86 0044 02F00402 		and	r2, r2, #4
  87 0048 0292     		str	r2, [sp, #8]
  88              		.loc 1 269 3 view .LVU19
  89 004a 029A     		ldr	r2, [sp, #8]
  90              	.LBE6:
  91              		.loc 1 269 3 view .LVU20
 270:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 270 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 270 3 view .LVU22
  95              		.loc 1 270 3 view .LVU23
  96 004c 9A69     		ldr	r2, [r3, #24]
  97 004e 42F00802 		orr	r2, r2, #8
  98 0052 9A61     		str	r2, [r3, #24]
  99              		.loc 1 270 3 view .LVU24
 100 0054 9B69     		ldr	r3, [r3, #24]
 101 0056 03F00803 		and	r3, r3, #8
 102 005a 0393     		str	r3, [sp, #12]
 103              		.loc 1 270 3 view .LVU25
 104 005c 039B     		ldr	r3, [sp, #12]
 105              	.LBE7:
 106              		.loc 1 270 3 view .LVU26
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /*Configure GPIO pins : PC13 PC14 PC15 */
 273:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 107              		.loc 1 273 3 view .LVU27
 108              		.loc 1 273 23 is_stmt 0 view .LVU28
 109 005e 4FF46043 		mov	r3, #57344
 110 0062 0493     		str	r3, [sp, #16]
 274:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111              		.loc 1 274 3 is_stmt 1 view .LVU29
 112              		.loc 1 274 24 is_stmt 0 view .LVU30
 113 0064 0324     		movs	r4, #3
 114 0066 0594     		str	r4, [sp, #20]
 275:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 115              		.loc 1 275 3 is_stmt 1 view .LVU31
 116 0068 04A9     		add	r1, sp, #16
 117 006a 0A48     		ldr	r0, .L3
 118 006c FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL0:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pins : PA1 PA2 PA3 PA4
 278:Core/Src/main.c ****                            PA8 PA9 PA10 PA11
 279:Core/Src/main.c ****                            PA12 PA15 */
 280:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 120              		.loc 1 280 3 view .LVU32
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 8


 121              		.loc 1 280 23 is_stmt 0 view .LVU33
 122 0070 49F61E73 		movw	r3, #40734
 123 0074 0493     		str	r3, [sp, #16]
 281:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 282:Core/Src/main.c ****                           |GPIO_PIN_12|GPIO_PIN_15;
 283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 124              		.loc 1 283 3 is_stmt 1 view .LVU34
 125              		.loc 1 283 24 is_stmt 0 view .LVU35
 126 0076 0594     		str	r4, [sp, #20]
 284:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 127              		.loc 1 284 3 is_stmt 1 view .LVU36
 128 0078 04A9     		add	r1, sp, #16
 129 007a 0748     		ldr	r0, .L3+4
 130 007c FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL1:
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB12
 287:Core/Src/main.c ****                            PB13 PB14 PB15 PB3
 288:Core/Src/main.c ****                            PB4 PB5 PB8 PB9 */
 289:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 132              		.loc 1 289 3 view .LVU37
 133              		.loc 1 289 23 is_stmt 0 view .LVU38
 134 0080 4FF23F33 		movw	r3, #62271
 135 0084 0493     		str	r3, [sp, #16]
 290:Core/Src/main.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
 291:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 292:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 136              		.loc 1 292 3 is_stmt 1 view .LVU39
 137              		.loc 1 292 24 is_stmt 0 view .LVU40
 138 0086 0594     		str	r4, [sp, #20]
 293:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139              		.loc 1 293 3 is_stmt 1 view .LVU41
 140 0088 04A9     		add	r1, sp, #16
 141 008a 0448     		ldr	r0, .L3+8
 142 008c FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** }
 144              		.loc 1 295 1 is_stmt 0 view .LVU42
 145 0090 08B0     		add	sp, sp, #32
 146              	.LCFI2:
 147              		.cfi_def_cfa_offset 8
 148              		@ sp needed
 149 0092 10BD     		pop	{r4, pc}
 150              	.L4:
 151              		.align	2
 152              	.L3:
 153 0094 00100140 		.word	1073811456
 154 0098 00080140 		.word	1073809408
 155 009c 000C0140 		.word	1073810432
 156              		.cfi_endproc
 157              	.LFE70:
 159              		.section	.text.Error_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	Error_Handler
 162              		.syntax unified
 163              		.thumb
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 9


 164              		.thumb_func
 166              	Error_Handler:
 167              	.LFB71:
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** /* USER CODE END 4 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** /**
 302:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 303:Core/Src/main.c ****   * @retval None
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c **** void Error_Handler(void)
 306:Core/Src/main.c **** {
 168              		.loc 1 306 1 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ Volatile: function does not return.
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 307:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 308:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 309:Core/Src/main.c ****   __disable_irq();
 174              		.loc 1 309 3 view .LVU44
 175              	.LBB8:
 176              	.LBI8:
 177              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 10


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 11


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 178              		.loc 2 140 27 view .LVU45
 179              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 12


 180              		.loc 2 142 3 view .LVU46
 181              		.syntax unified
 182              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 183 0000 72B6     		cpsid i
 184              	@ 0 "" 2
 185              		.thumb
 186              		.syntax unified
 187              	.L6:
 188              	.LBE9:
 189              	.LBE8:
 310:Core/Src/main.c ****   while (1)
 190              		.loc 1 310 3 discriminator 1 view .LVU47
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****   }
 191              		.loc 1 312 3 discriminator 1 view .LVU48
 310:Core/Src/main.c ****   while (1)
 192              		.loc 1 310 9 discriminator 1 view .LVU49
 193 0002 FEE7     		b	.L6
 194              		.cfi_endproc
 195              	.LFE71:
 197              		.section	.text.MX_I2C1_Init,"ax",%progbits
 198              		.align	1
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	MX_I2C1_Init:
 204              	.LFB67:
 157:Core/Src/main.c **** 
 205              		.loc 1 157 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 166:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 214              		.loc 1 166 3 view .LVU51
 166:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 215              		.loc 1 166 18 is_stmt 0 view .LVU52
 216 0002 0A48     		ldr	r0, .L11
 217 0004 0A4B     		ldr	r3, .L11+4
 218 0006 0360     		str	r3, [r0]
 167:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 219              		.loc 1 167 3 is_stmt 1 view .LVU53
 167:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 220              		.loc 1 167 25 is_stmt 0 view .LVU54
 221 0008 0A4B     		ldr	r3, .L11+8
 222 000a 4360     		str	r3, [r0, #4]
 168:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 223              		.loc 1 168 3 is_stmt 1 view .LVU55
 168:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 224              		.loc 1 168 24 is_stmt 0 view .LVU56
 225 000c 0023     		movs	r3, #0
 226 000e 8360     		str	r3, [r0, #8]
 169:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 13


 227              		.loc 1 169 3 is_stmt 1 view .LVU57
 169:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 228              		.loc 1 169 26 is_stmt 0 view .LVU58
 229 0010 C360     		str	r3, [r0, #12]
 170:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 230              		.loc 1 170 3 is_stmt 1 view .LVU59
 170:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 231              		.loc 1 170 29 is_stmt 0 view .LVU60
 232 0012 4FF48042 		mov	r2, #16384
 233 0016 0261     		str	r2, [r0, #16]
 171:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 234              		.loc 1 171 3 is_stmt 1 view .LVU61
 171:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 235              		.loc 1 171 30 is_stmt 0 view .LVU62
 236 0018 4361     		str	r3, [r0, #20]
 172:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 237              		.loc 1 172 3 is_stmt 1 view .LVU63
 172:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 238              		.loc 1 172 26 is_stmt 0 view .LVU64
 239 001a 8361     		str	r3, [r0, #24]
 173:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 240              		.loc 1 173 3 is_stmt 1 view .LVU65
 173:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 241              		.loc 1 173 30 is_stmt 0 view .LVU66
 242 001c C361     		str	r3, [r0, #28]
 174:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 243              		.loc 1 174 3 is_stmt 1 view .LVU67
 174:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 244              		.loc 1 174 28 is_stmt 0 view .LVU68
 245 001e 0362     		str	r3, [r0, #32]
 175:Core/Src/main.c ****   {
 246              		.loc 1 175 3 is_stmt 1 view .LVU69
 175:Core/Src/main.c ****   {
 247              		.loc 1 175 7 is_stmt 0 view .LVU70
 248 0020 FFF7FEFF 		bl	HAL_I2C_Init
 249              	.LVL3:
 175:Core/Src/main.c ****   {
 250              		.loc 1 175 6 view .LVU71
 251 0024 00B9     		cbnz	r0, .L10
 183:Core/Src/main.c **** 
 252              		.loc 1 183 1 view .LVU72
 253 0026 08BD     		pop	{r3, pc}
 254              	.L10:
 177:Core/Src/main.c ****   }
 255              		.loc 1 177 5 is_stmt 1 view .LVU73
 256 0028 FFF7FEFF 		bl	Error_Handler
 257              	.LVL4:
 258              	.L12:
 259              		.align	2
 260              	.L11:
 261 002c 00000000 		.word	.LANCHOR0
 262 0030 00540040 		.word	1073763328
 263 0034 A0860100 		.word	100000
 264              		.cfi_endproc
 265              	.LFE67:
 267              		.section	.text.MX_I2C2_Init,"ax",%progbits
 268              		.align	1
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 14


 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	MX_I2C2_Init:
 274              	.LFB68:
 191:Core/Src/main.c **** 
 275              		.loc 1 191 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI4:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 200:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 284              		.loc 1 200 3 view .LVU75
 200:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 285              		.loc 1 200 18 is_stmt 0 view .LVU76
 286 0002 0A48     		ldr	r0, .L17
 287 0004 0A4B     		ldr	r3, .L17+4
 288 0006 0360     		str	r3, [r0]
 201:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 289              		.loc 1 201 3 is_stmt 1 view .LVU77
 201:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 290              		.loc 1 201 25 is_stmt 0 view .LVU78
 291 0008 0A4B     		ldr	r3, .L17+8
 292 000a 4360     		str	r3, [r0, #4]
 202:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 293              		.loc 1 202 3 is_stmt 1 view .LVU79
 202:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 294              		.loc 1 202 24 is_stmt 0 view .LVU80
 295 000c 0023     		movs	r3, #0
 296 000e 8360     		str	r3, [r0, #8]
 203:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 297              		.loc 1 203 3 is_stmt 1 view .LVU81
 203:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 298              		.loc 1 203 26 is_stmt 0 view .LVU82
 299 0010 C360     		str	r3, [r0, #12]
 204:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 300              		.loc 1 204 3 is_stmt 1 view .LVU83
 204:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 301              		.loc 1 204 29 is_stmt 0 view .LVU84
 302 0012 4FF48042 		mov	r2, #16384
 303 0016 0261     		str	r2, [r0, #16]
 205:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 304              		.loc 1 205 3 is_stmt 1 view .LVU85
 205:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 305              		.loc 1 205 30 is_stmt 0 view .LVU86
 306 0018 4361     		str	r3, [r0, #20]
 206:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 307              		.loc 1 206 3 is_stmt 1 view .LVU87
 206:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 308              		.loc 1 206 26 is_stmt 0 view .LVU88
 309 001a 8361     		str	r3, [r0, #24]
 207:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 310              		.loc 1 207 3 is_stmt 1 view .LVU89
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 15


 207:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 311              		.loc 1 207 30 is_stmt 0 view .LVU90
 312 001c C361     		str	r3, [r0, #28]
 208:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 313              		.loc 1 208 3 is_stmt 1 view .LVU91
 208:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 314              		.loc 1 208 28 is_stmt 0 view .LVU92
 315 001e 0362     		str	r3, [r0, #32]
 209:Core/Src/main.c ****   {
 316              		.loc 1 209 3 is_stmt 1 view .LVU93
 209:Core/Src/main.c ****   {
 317              		.loc 1 209 7 is_stmt 0 view .LVU94
 318 0020 FFF7FEFF 		bl	HAL_I2C_Init
 319              	.LVL5:
 209:Core/Src/main.c ****   {
 320              		.loc 1 209 6 view .LVU95
 321 0024 00B9     		cbnz	r0, .L16
 217:Core/Src/main.c **** 
 322              		.loc 1 217 1 view .LVU96
 323 0026 08BD     		pop	{r3, pc}
 324              	.L16:
 211:Core/Src/main.c ****   }
 325              		.loc 1 211 5 is_stmt 1 view .LVU97
 326 0028 FFF7FEFF 		bl	Error_Handler
 327              	.LVL6:
 328              	.L18:
 329              		.align	2
 330              	.L17:
 331 002c 00000000 		.word	.LANCHOR1
 332 0030 00580040 		.word	1073764352
 333 0034 A0860100 		.word	100000
 334              		.cfi_endproc
 335              	.LFE68:
 337              		.section	.text.MX_SPI1_Init,"ax",%progbits
 338              		.align	1
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	MX_SPI1_Init:
 344              	.LFB69:
 225:Core/Src/main.c **** 
 345              		.loc 1 225 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 08B5     		push	{r3, lr}
 350              	.LCFI5:
 351              		.cfi_def_cfa_offset 8
 352              		.cfi_offset 3, -8
 353              		.cfi_offset 14, -4
 235:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 354              		.loc 1 235 3 view .LVU99
 235:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 355              		.loc 1 235 18 is_stmt 0 view .LVU100
 356 0002 0D48     		ldr	r0, .L23
 357 0004 0D4B     		ldr	r3, .L23+4
 358 0006 0360     		str	r3, [r0]
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 16


 236:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 359              		.loc 1 236 3 is_stmt 1 view .LVU101
 236:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 360              		.loc 1 236 19 is_stmt 0 view .LVU102
 361 0008 4FF48273 		mov	r3, #260
 362 000c 4360     		str	r3, [r0, #4]
 237:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 363              		.loc 1 237 3 is_stmt 1 view .LVU103
 237:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 364              		.loc 1 237 24 is_stmt 0 view .LVU104
 365 000e 0023     		movs	r3, #0
 366 0010 8360     		str	r3, [r0, #8]
 238:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 367              		.loc 1 238 3 is_stmt 1 view .LVU105
 238:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 368              		.loc 1 238 23 is_stmt 0 view .LVU106
 369 0012 C360     		str	r3, [r0, #12]
 239:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 370              		.loc 1 239 3 is_stmt 1 view .LVU107
 239:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 371              		.loc 1 239 26 is_stmt 0 view .LVU108
 372 0014 0361     		str	r3, [r0, #16]
 240:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 373              		.loc 1 240 3 is_stmt 1 view .LVU109
 240:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 374              		.loc 1 240 23 is_stmt 0 view .LVU110
 375 0016 4361     		str	r3, [r0, #20]
 241:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 376              		.loc 1 241 3 is_stmt 1 view .LVU111
 241:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 377              		.loc 1 241 18 is_stmt 0 view .LVU112
 378 0018 4FF40072 		mov	r2, #512
 379 001c 8261     		str	r2, [r0, #24]
 242:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 380              		.loc 1 242 3 is_stmt 1 view .LVU113
 242:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 381              		.loc 1 242 32 is_stmt 0 view .LVU114
 382 001e 0822     		movs	r2, #8
 383 0020 C261     		str	r2, [r0, #28]
 243:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 384              		.loc 1 243 3 is_stmt 1 view .LVU115
 243:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 385              		.loc 1 243 23 is_stmt 0 view .LVU116
 386 0022 0362     		str	r3, [r0, #32]
 244:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 387              		.loc 1 244 3 is_stmt 1 view .LVU117
 244:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 388              		.loc 1 244 21 is_stmt 0 view .LVU118
 389 0024 4362     		str	r3, [r0, #36]
 245:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 390              		.loc 1 245 3 is_stmt 1 view .LVU119
 245:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 391              		.loc 1 245 29 is_stmt 0 view .LVU120
 392 0026 8362     		str	r3, [r0, #40]
 246:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 393              		.loc 1 246 3 is_stmt 1 view .LVU121
 246:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 17


 394              		.loc 1 246 28 is_stmt 0 view .LVU122
 395 0028 0A23     		movs	r3, #10
 396 002a C362     		str	r3, [r0, #44]
 247:Core/Src/main.c ****   {
 397              		.loc 1 247 3 is_stmt 1 view .LVU123
 247:Core/Src/main.c ****   {
 398              		.loc 1 247 7 is_stmt 0 view .LVU124
 399 002c FFF7FEFF 		bl	HAL_SPI_Init
 400              	.LVL7:
 247:Core/Src/main.c ****   {
 401              		.loc 1 247 6 view .LVU125
 402 0030 00B9     		cbnz	r0, .L22
 255:Core/Src/main.c **** 
 403              		.loc 1 255 1 view .LVU126
 404 0032 08BD     		pop	{r3, pc}
 405              	.L22:
 249:Core/Src/main.c ****   }
 406              		.loc 1 249 5 is_stmt 1 view .LVU127
 407 0034 FFF7FEFF 		bl	Error_Handler
 408              	.LVL8:
 409              	.L24:
 410              		.align	2
 411              	.L23:
 412 0038 00000000 		.word	.LANCHOR2
 413 003c 00300140 		.word	1073819648
 414              		.cfi_endproc
 415              	.LFE69:
 417              		.section	.text.SystemClock_Config,"ax",%progbits
 418              		.align	1
 419              		.global	SystemClock_Config
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	SystemClock_Config:
 425              	.LFB66:
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 426              		.loc 1 117 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 64
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430 0000 00B5     		push	{lr}
 431              	.LCFI6:
 432              		.cfi_def_cfa_offset 4
 433              		.cfi_offset 14, -4
 434 0002 91B0     		sub	sp, sp, #68
 435              	.LCFI7:
 436              		.cfi_def_cfa_offset 72
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 437              		.loc 1 118 3 view .LVU129
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 438              		.loc 1 118 22 is_stmt 0 view .LVU130
 439 0004 2822     		movs	r2, #40
 440 0006 0021     		movs	r1, #0
 441 0008 06A8     		add	r0, sp, #24
 442 000a FFF7FEFF 		bl	memset
 443              	.LVL9:
 119:Core/Src/main.c **** 
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 18


 444              		.loc 1 119 3 is_stmt 1 view .LVU131
 119:Core/Src/main.c **** 
 445              		.loc 1 119 22 is_stmt 0 view .LVU132
 446 000e 0023     		movs	r3, #0
 447 0010 0193     		str	r3, [sp, #4]
 448 0012 0293     		str	r3, [sp, #8]
 449 0014 0393     		str	r3, [sp, #12]
 450 0016 0493     		str	r3, [sp, #16]
 451 0018 0593     		str	r3, [sp, #20]
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 452              		.loc 1 124 3 is_stmt 1 view .LVU133
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 453              		.loc 1 124 36 is_stmt 0 view .LVU134
 454 001a 0122     		movs	r2, #1
 455 001c 0692     		str	r2, [sp, #24]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 456              		.loc 1 125 3 is_stmt 1 view .LVU135
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 457              		.loc 1 125 30 is_stmt 0 view .LVU136
 458 001e 4FF48033 		mov	r3, #65536
 459 0022 0793     		str	r3, [sp, #28]
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 460              		.loc 1 126 3 is_stmt 1 view .LVU137
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 461              		.loc 1 127 3 view .LVU138
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 462              		.loc 1 127 30 is_stmt 0 view .LVU139
 463 0024 0A92     		str	r2, [sp, #40]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 464              		.loc 1 128 3 is_stmt 1 view .LVU140
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 465              		.loc 1 128 34 is_stmt 0 view .LVU141
 466 0026 0222     		movs	r2, #2
 467 0028 0D92     		str	r2, [sp, #52]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 468              		.loc 1 129 3 is_stmt 1 view .LVU142
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 469              		.loc 1 129 35 is_stmt 0 view .LVU143
 470 002a 0E93     		str	r3, [sp, #56]
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 471              		.loc 1 130 3 is_stmt 1 view .LVU144
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 472              		.loc 1 130 32 is_stmt 0 view .LVU145
 473 002c 4FF4E013 		mov	r3, #1835008
 474 0030 0F93     		str	r3, [sp, #60]
 131:Core/Src/main.c ****   {
 475              		.loc 1 131 3 is_stmt 1 view .LVU146
 131:Core/Src/main.c ****   {
 476              		.loc 1 131 7 is_stmt 0 view .LVU147
 477 0032 06A8     		add	r0, sp, #24
 478 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 479              	.LVL10:
 131:Core/Src/main.c ****   {
 480              		.loc 1 131 6 view .LVU148
 481 0038 80B9     		cbnz	r0, .L29
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 482              		.loc 1 138 3 is_stmt 1 view .LVU149
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 19


 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 483              		.loc 1 138 31 is_stmt 0 view .LVU150
 484 003a 0F23     		movs	r3, #15
 485 003c 0193     		str	r3, [sp, #4]
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 486              		.loc 1 140 3 is_stmt 1 view .LVU151
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 487              		.loc 1 140 34 is_stmt 0 view .LVU152
 488 003e 0221     		movs	r1, #2
 489 0040 0291     		str	r1, [sp, #8]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 490              		.loc 1 141 3 is_stmt 1 view .LVU153
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 491              		.loc 1 141 35 is_stmt 0 view .LVU154
 492 0042 0023     		movs	r3, #0
 493 0044 0393     		str	r3, [sp, #12]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 494              		.loc 1 142 3 is_stmt 1 view .LVU155
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 495              		.loc 1 142 36 is_stmt 0 view .LVU156
 496 0046 4FF48062 		mov	r2, #1024
 497 004a 0492     		str	r2, [sp, #16]
 143:Core/Src/main.c **** 
 498              		.loc 1 143 3 is_stmt 1 view .LVU157
 143:Core/Src/main.c **** 
 499              		.loc 1 143 36 is_stmt 0 view .LVU158
 500 004c 0593     		str	r3, [sp, #20]
 145:Core/Src/main.c ****   {
 501              		.loc 1 145 3 is_stmt 1 view .LVU159
 145:Core/Src/main.c ****   {
 502              		.loc 1 145 7 is_stmt 0 view .LVU160
 503 004e 01A8     		add	r0, sp, #4
 504 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 505              	.LVL11:
 145:Core/Src/main.c ****   {
 506              		.loc 1 145 6 view .LVU161
 507 0054 20B9     		cbnz	r0, .L30
 149:Core/Src/main.c **** 
 508              		.loc 1 149 1 view .LVU162
 509 0056 11B0     		add	sp, sp, #68
 510              	.LCFI8:
 511              		.cfi_remember_state
 512              		.cfi_def_cfa_offset 4
 513              		@ sp needed
 514 0058 5DF804FB 		ldr	pc, [sp], #4
 515              	.L29:
 516              	.LCFI9:
 517              		.cfi_restore_state
 133:Core/Src/main.c ****   }
 518              		.loc 1 133 5 is_stmt 1 view .LVU163
 519 005c FFF7FEFF 		bl	Error_Handler
 520              	.LVL12:
 521              	.L30:
 147:Core/Src/main.c ****   }
 522              		.loc 1 147 5 view .LVU164
 523 0060 FFF7FEFF 		bl	Error_Handler
 524              	.LVL13:
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 20


 525              		.cfi_endproc
 526              	.LFE66:
 528              		.section	.text.main,"ax",%progbits
 529              		.align	1
 530              		.global	main
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	main:
 536              	.LFB65:
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 537              		.loc 1 71 1 view -0
 538              		.cfi_startproc
 539              		@ Volatile: function does not return.
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542 0000 08B5     		push	{r3, lr}
 543              	.LCFI10:
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 3, -8
 546              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 547              		.loc 1 79 3 view .LVU166
 548 0002 FFF7FEFF 		bl	HAL_Init
 549              	.LVL14:
  86:Core/Src/main.c **** 
 550              		.loc 1 86 3 view .LVU167
 551 0006 FFF7FEFF 		bl	SystemClock_Config
 552              	.LVL15:
  93:Core/Src/main.c ****   MX_I2C1_Init();
 553              		.loc 1 93 3 view .LVU168
 554 000a FFF7FEFF 		bl	MX_GPIO_Init
 555              	.LVL16:
  94:Core/Src/main.c ****   MX_I2C2_Init();
 556              		.loc 1 94 3 view .LVU169
 557 000e FFF7FEFF 		bl	MX_I2C1_Init
 558              	.LVL17:
  95:Core/Src/main.c ****   MX_SPI1_Init();
 559              		.loc 1 95 3 view .LVU170
 560 0012 FFF7FEFF 		bl	MX_I2C2_Init
 561              	.LVL18:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 562              		.loc 1 96 3 view .LVU171
 563 0016 FFF7FEFF 		bl	MX_SPI1_Init
 564              	.LVL19:
 565              	.L32:
 103:Core/Src/main.c ****   {
 566              		.loc 1 103 3 discriminator 1 view .LVU172
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 567              		.loc 1 108 3 discriminator 1 view .LVU173
 103:Core/Src/main.c ****   {
 568              		.loc 1 103 9 discriminator 1 view .LVU174
 569 001a FEE7     		b	.L32
 570              		.cfi_endproc
 571              	.LFE65:
 573              		.global	hspi1
 574              		.global	hi2c2
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 21


 575              		.global	hi2c1
 576              		.section	.bss.hi2c1,"aw",%nobits
 577              		.align	2
 578              		.set	.LANCHOR0,. + 0
 581              	hi2c1:
 582 0000 00000000 		.space	84
 582      00000000 
 582      00000000 
 582      00000000 
 582      00000000 
 583              		.section	.bss.hi2c2,"aw",%nobits
 584              		.align	2
 585              		.set	.LANCHOR1,. + 0
 588              	hi2c2:
 589 0000 00000000 		.space	84
 589      00000000 
 589      00000000 
 589      00000000 
 589      00000000 
 590              		.section	.bss.hspi1,"aw",%nobits
 591              		.align	2
 592              		.set	.LANCHOR2,. + 0
 595              	hspi1:
 596 0000 00000000 		.space	88
 596      00000000 
 596      00000000 
 596      00000000 
 596      00000000 
 597              		.text
 598              	.Letext0:
 599              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 600              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 601              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 602              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 603              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 604              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 605              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 606              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 607              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 608              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 609              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 610              		.file 14 "<built-in>"
ARM GAS  /var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:153    .text.MX_GPIO_Init:0000000000000094 $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:160    .text.Error_Handler:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:166    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:198    .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:203    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:261    .text.MX_I2C1_Init:000000000000002c $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:268    .text.MX_I2C2_Init:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:273    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:331    .text.MX_I2C2_Init:000000000000002c $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:338    .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:343    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:412    .text.MX_SPI1_Init:0000000000000038 $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:418    .text.SystemClock_Config:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:424    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:529    .text.main:0000000000000000 $t
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:535    .text.main:0000000000000000 main
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:595    .bss.hspi1:0000000000000000 hspi1
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:588    .bss.hi2c2:0000000000000000 hi2c2
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:581    .bss.hi2c1:0000000000000000 hi2c1
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:577    .bss.hi2c1:0000000000000000 $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:584    .bss.hi2c2:0000000000000000 $d
/var/folders/ym/jy7bf6t92s9b2wkvjmm02l800000gn/T//ccY2dokd.s:591    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_I2C_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
