[{"DBLP title": "Dictionary sharing: An efficient cache compression scheme for compressed caches.", "DBLP authors": ["Biswabandan Panda", "Andr\u00e9 Seznec"], "year": 2016, "MAG papers": [{"PaperId": 2534170198, "PaperTitle": "dictionary sharing an efficient cache compression scheme for compressed caches", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Perceptron learning for reuse prediction.", "DBLP authors": ["Elvira Teran", "Zhe Wang", "Daniel A. Jim\u00e9nez"], "year": 2016, "MAG papers": [{"PaperId": 2561209771, "PaperTitle": "perceptron learning for reuse prediction", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 64, "Affiliations": {"texas a m university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "pTask: A smart prefetching scheme for OS intensive applications.", "DBLP authors": ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "year": 2016, "MAG papers": [{"PaperId": 2563869390, "PaperTitle": "ptask a smart prefetching scheme for os intensive applications", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institutes of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Register sharing for equality prediction.", "DBLP authors": ["Arthur Perais", "Fernando A. Endo", "Andr\u00e9 Seznec"], "year": 2016, "MAG papers": [{"PaperId": 2564488601, "PaperTitle": "register sharing for equality prediction", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Data-centric execution of speculative parallel programs.", "DBLP authors": ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2016, "MAG papers": [{"PaperId": 2565964892, "PaperTitle": "data centric execution of speculative parallel programs", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nvidia": 1.0, "massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "SABRes: Atomic object reads for in-memory rack-scale computing.", "DBLP authors": ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "year": 2016, "MAG papers": [{"PaperId": 2531106878, "PaperTitle": "sabres atomic object reads for in memory rack scale computing", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "A cloud-scale acceleration architecture.", "DBLP authors": ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "year": 2016, "MAG papers": [{"PaperId": 2542189141, "PaperTitle": "a cloud scale acceleration architecture", "Year": 2016, "CitationCount": 230, "EstimatedCitation": 463, "Affiliations": {"microsoft": 18.0}}], "source": "ES"}, {"DBLP title": "Towards efficient server architecture for virtualized network function deployment: Implications and implementations.", "DBLP authors": ["Yang Hu", "Tao Li"], "year": 2016, "MAG papers": [{"PaperId": 2565334518, "PaperTitle": "towards efficient server architecture for virtualized network function deployment implications and implementations", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach.", "DBLP authors": ["Renhai Chen", "Zili Shao", "Tao Li"], "year": 2016, "MAG papers": [{"PaperId": 2565225244, "PaperTitle": "bridging the i o performance gap for big data workloads a new nvdimm based approach", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of florida": 1.0, "hong kong polytechnic university": 2.0}}, {"PaperId": 2748430556, "PaperTitle": "bridging the i o performance gap for big data workloads a new nvdimm based approach", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "NeSC: Self-virtualizing nested storage controller.", "DBLP authors": ["Yonatan Gottesman", "Yoav Etsion"], "year": 2016, "MAG papers": [{"PaperId": 2565257681, "PaperTitle": "nesc self virtualizing nested storage controller", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "MIMD synchronization on SIMT architectures.", "DBLP authors": ["Ahmed ElTantawy", "Tor M. Aamodt"], "year": 2016, "MAG papers": [{"PaperId": 2563372635, "PaperTitle": "mimd synchronization on simt architectures", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient kernel synthesis for performance portable programming.", "DBLP authors": ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan G\u00f3mez-Luna", "Wen-mei W. Hwu"], "year": 2016, "MAG papers": [{"PaperId": 2554770544, "PaperTitle": "efficient kernel synthesis for performance portable programming", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of cordoba": 1.0, "university of illinois at urbana champaign": 3.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism.", "DBLP authors": ["Izzat El Hajj", "Juan G\u00f3mez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "year": 2016, "MAG papers": [{"PaperId": 2567317362, "PaperTitle": "klap kernel launch aggregation and promotion for optimizing dynamic parallelism", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of illinois at urbana champaign": 4.0, "university of cordoba": 1.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs.", "DBLP authors": ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "year": 2016, "MAG papers": [{"PaperId": 2564688911, "PaperTitle": "cache emulated register file an integrated on chip memory architecture for high performance gpgpus", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"shanghai jiao tong university": 7.0}}], "source": "ES"}, {"DBLP title": "Zorua: A holistic approach to resource virtualization in GPUs.", "DBLP authors": ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2554192763, "PaperTitle": "zorua a holistic approach to resource virtualization in gpus", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"carnegie mellon university": 7.0, "university of virginia": 1.0, "college of william mary": 1.0}}], "source": "ES"}, {"DBLP title": "GRAPE: Minimizing energy for GPU applications with performance requirements.", "DBLP authors": ["Muhammad Husni Santriaji", "Henry Hoffmann"], "year": 2016, "MAG papers": [{"PaperId": 2562250506, "PaperTitle": "grape minimizing energy for gpu applications with performance requirements", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of chicago": 2.0}}], "source": "ES"}, {"DBLP title": "From high-level deep neural models to FPGAs.", "DBLP authors": ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2562773490, "PaperTitle": "from high level deep neural models to fpgas", "Year": 2016, "CitationCount": 216, "EstimatedCitation": 329, "Affiliations": {"georgia institute of technology": 7.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design.", "DBLP authors": ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2964174152, "PaperTitle": "vdnn virtualized deep neural networks for scalable memory efficient neural network design", "Year": 2016, "CitationCount": 135, "EstimatedCitation": 167, "Affiliations": {"nvidia": 5.0}}, {"PaperId": 2489529491, "PaperTitle": "vdnn virtualized deep neural networks for scalable memory efficient neural network design", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 37, "Affiliations": {"nvidia": 5.0}}], "source": "ES"}, {"DBLP title": "Stripes: Bit-serial deep neural network computing.", "DBLP authors": ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "year": 2016, "MAG papers": [{"PaperId": 2563587242, "PaperTitle": "stripes bit serial deep neural network computing", "Year": 2016, "CitationCount": 203, "EstimatedCitation": 267, "Affiliations": {"university of toronto": 3.0, "university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Cambricon-X: An accelerator for sparse neural networks.", "DBLP authors": ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "year": 2016, "MAG papers": [{"PaperId": 2565851976, "PaperTitle": "cambricon x an accelerator for sparse neural networks", "Year": 2016, "CitationCount": 345, "EstimatedCitation": 345, "Affiliations": {"chinese academy of sciences": 8.0}}], "source": "ES"}, {"DBLP title": "NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints.", "DBLP authors": ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "year": 2016, "MAG papers": [{"PaperId": 2560912757, "PaperTitle": "neutrams neural network transformation and co design under neuromorphic hardware constraints", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 60, "Affiliations": {"university of california santa barbara": 3.0, "tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Fused-layer CNN accelerators.", "DBLP authors": ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter A. Milder"], "year": 2016, "MAG papers": [{"PaperId": 2565305208, "PaperTitle": "fused layer cnn accelerators", "Year": 2016, "CitationCount": 234, "EstimatedCitation": 325, "Affiliations": {"stony brook university": 4.0}}], "source": "ES"}, {"DBLP title": "Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting.", "DBLP authors": ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "year": 2016, "MAG papers": [{"PaperId": 2563694725, "PaperTitle": "continuous shape shifting enabling loop co optimization via near free dynamic code rewriting", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "CrystalBall: Statically analyzing runtime behavior via deep sequence learning.", "DBLP authors": ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "year": 2016, "MAG papers": [{"PaperId": 2564303613, "PaperTitle": "crystalball statically analyzing runtime behavior via deep sequence learning", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection.", "DBLP authors": ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "year": 2016, "MAG papers": [{"PaperId": 2563678330, "PaperTitle": "low cost soft error resilience with unified data verification and fine grained recovery for acoustic sensor based detection", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"virginia tech": 3.0, "oak ridge national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Lazy release consistency for GPUs.", "DBLP authors": ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "year": 2016, "MAG papers": [{"PaperId": 2562836034, "PaperTitle": "lazy release consistency for gpus", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of wisconsin madison": 2.0, "university of illinois at urbana champaign": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Improving energy efficiency of DRAM by exploiting half page row access.", "DBLP authors": ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "year": 2016, "MAG papers": [{"PaperId": 2566009320, "PaperTitle": "improving energy efficiency of dram by exploiting half page row access", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stanford university": 4.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures.", "DBLP authors": ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2563305490, "PaperTitle": "oscar orchestrating stt ram cache traffic for heterogeneous cpu gpu architectures", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california": 2.0, "advanced micro devices": 2.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "A unified memory network architecture for in-memory computing in commodity servers.", "DBLP authors": ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2565280077, "PaperTitle": "a unified memory network architecture for in memory computing in commodity servers", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california": 4.0, "huawei": 1.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "Contention-based congestion management in large-scale networks.", "DBLP authors": ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "year": 2016, "MAG papers": [{"PaperId": 2567533826, "PaperTitle": "contention based congestion management in large scale networks", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"kaist": 3.0, "electronics and telecommunications research institute": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic error mitigation in NoCs using intelligent prediction techniques.", "DBLP authors": ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "year": 2016, "MAG papers": [{"PaperId": 2563863648, "PaperTitle": "dynamic error mitigation in nocs using intelligent prediction techniques", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ohio university": 1.0, "george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing data movement energy via online data clustering and encoding.", "DBLP authors": ["Shibo Wang", "Engin Ipek"], "year": 2016, "MAG papers": [{"PaperId": 2566660142, "PaperTitle": "reducing data movement energy via online data clustering and encoding", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Racer: TSO consistency via race detection.", "DBLP authors": ["Alberto Ros", "Stefanos Kaxiras"], "year": 2016, "MAG papers": [{"PaperId": 2565766216, "PaperTitle": "racer tso consistency via race detection", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"uppsala university": 1.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting semantic commutativity in hardware speculation.", "DBLP authors": ["Guowei Zhang", "Virginia Chiu", "Daniel S\u00e1nchez"], "year": 2016, "MAG papers": [{"PaperId": 2562493099, "PaperTitle": "exploiting semantic commutativity in hardware speculation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "CANDY: Enabling coherent DRAM caches for multi-node systems.", "DBLP authors": ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2016, "MAG papers": [{"PaperId": 2566158619, "PaperTitle": "candy enabling coherent dram caches for multi node systems", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"georgia institute of technology": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "C3D: Mitigating the NUMA bottleneck via coherent DRAM caches.", "DBLP authors": ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Quantifying and improving the efficiency of hardware-based mobile malware detectors.", "DBLP authors": ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "year": 2016, "MAG papers": [{"PaperId": 2566616266, "PaperTitle": "quantifying and improving the efficiency of hardware based mobile malware detectors", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "PoisonIvy: Safe speculation for secure memory.", "DBLP authors": ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2521042077, "PaperTitle": "poisonivy safe speculation for secure memory", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "ReplayConfusion: Detecting cache-based covert channel attacks using record and replay.", "DBLP authors": ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "year": 2016, "MAG papers": [{"PaperId": 2561988158, "PaperTitle": "replayconfusion detecting cache based covert channel attacks using record and replay", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Jump over ASLR: Attacking branch predictors to bypass ASLR.", "DBLP authors": ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2016, "MAG papers": [{"PaperId": 2564856904, "PaperTitle": "jump over aslr attacking branch predictors to bypass aslr", "Year": 2016, "CitationCount": 106, "EstimatedCitation": 186, "Affiliations": {"binghamton university": 2.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation.", "DBLP authors": ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md. Enamul Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "year": 2016, "MAG papers": [{"PaperId": 2567051523, "PaperTitle": "concise loads and stores the case for an asymmetric compute memory architecture for approximation", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 58, "Affiliations": {"university of michigan": 8.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency.", "DBLP authors": ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "year": 2016, "MAG papers": [{"PaperId": 2561860907, "PaperTitle": "approxilyzer towards a systematic framework for instruction level approximate computing and its application to hardware resiliency", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 58, "Affiliations": {"nvidia": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "The Bunker Cache for spatio-value approximation.", "DBLP authors": ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "year": 2016, "MAG papers": [{"PaperId": 2562506265, "PaperTitle": "the bunker cache for spatio value approximation", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"nvidia": 1.0, "university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "HARE: Hardware accelerator for regular expressions.", "DBLP authors": ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris D&aposAntoni", "Thomas F. Wenisch"], "year": 2016, "MAG papers": [{"PaperId": 2567435594, "PaperTitle": "hare hardware accelerator for regular expressions", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of michigan": 4.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "The microarchitecture of a real-time robot motion planning accelerator.", "DBLP authors": ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Dimitri Konidaris", "Daniel J. Sorin"], "year": 2016, "MAG papers": [{"PaperId": 2567660513, "PaperTitle": "the microarchitecture of a real time robot motion planning accelerator", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"duke university": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient data supply for hardware accelerators with prefetching and access/execute decoupling.", "DBLP authors": ["Tao Chen", "G. Edward Suh"], "year": 2016, "MAG papers": [{"PaperId": 2566075159, "PaperTitle": "efficient data supply for hardware accelerators with prefetching and access execute decoupling", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "An ultra low-power hardware accelerator for automatic speech recognition.", "DBLP authors": ["Reza Yazdani", "Albert Segura", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2016, "MAG papers": [{"PaperId": 2562294437, "PaperTitle": "an ultra low power hardware accelerator for automatic speech recognition", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"polytechnic university of catalonia": 4.0}}], "source": "ES"}, {"DBLP title": "Co-designing accelerators and SoC interfaces using gem5-Aladdin.", "DBLP authors": ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "year": 2016, "MAG papers": [{"PaperId": 2561995440, "PaperTitle": "co designing accelerators and soc interfaces using gem5 aladdin", "Year": 2016, "CitationCount": 45, "EstimatedCitation": 85, "Affiliations": {"nvidia": 1.0, "harvard university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Chainsaw: Von-neumann accelerators to leverage fused instruction chains.", "DBLP authors": ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "year": 2016, "MAG papers": [{"PaperId": 2564142802, "PaperTitle": "chainsaw von neumann accelerators to leverage fused instruction chains", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"simon fraser university": 4.0}}], "source": "ES"}, {"DBLP title": "Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems.", "DBLP authors": ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2562213348, "PaperTitle": "chameleon versatile and practical near dram acceleration architecture for large memory systems", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 66, "Affiliations": {"seoul national university": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "A patch memory system for image processing and computer vision.", "DBLP authors": ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2567655207, "PaperTitle": "a patch memory system for image processing and computer vision", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"nvidia": 4.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating programmable architectures for imaging and vision applications.", "DBLP authors": ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "year": 2016, "MAG papers": [{"PaperId": 2564028299, "PaperTitle": "evaluating programmable architectures for imaging and vision applications", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"stanford university": 5.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Redefining QoS and customizing the power management policy to satisfy individual mobile users.", "DBLP authors": ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "year": 2016, "MAG papers": [{"PaperId": 2566287306, "PaperTitle": "redefining qos and customizing the power management policy to satisfy individual mobile users", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of houston": 4.0}}], "source": "ES"}, {"DBLP title": "Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.", "DBLP authors": ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "year": 2016, "MAG papers": [{"PaperId": 2565956617, "PaperTitle": "snatch opportunistically reassigning power allocation between processor and memory in 3d stacks", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ohio state university": 2.0, "nvidia": 1.0, "university of illinois at urbana champaign": 5.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Ti-states: Processor power management in the temperature inversion region.", "DBLP authors": ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Graphicionado: A high-performance and energy-efficient accelerator for graph analytics.", "DBLP authors": ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "year": 2016, "MAG papers": [{"PaperId": 2566870951, "PaperTitle": "graphicionado a high performance and energy efficient accelerator for graph analytics", "Year": 2016, "CitationCount": 121, "EstimatedCitation": 187, "Affiliations": {"intel": 2.0, "princeton university": 2.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "Improving bank-level parallelism for irregular applications.", "DBLP authors": ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "year": 2016, "MAG papers": [{"PaperId": 2567006428, "PaperTitle": "improving bank level parallelism for irregular applications", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"vmware": 1.0, "pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Delegated persist ordering.", "DBLP authors": ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "year": 2016, "MAG papers": [{"PaperId": 2565270815, "PaperTitle": "delegated persist ordering", "Year": 2016, "CitationCount": 55, "EstimatedCitation": 107, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Spectral profiling: Observer-effect-free profiling by monitoring EM emanations.", "DBLP authors": ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2016, "MAG papers": [{"PaperId": 2564479312, "PaperTitle": "spectral profiling observer effect free profiling by monitoring em emanations", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 57, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Path confidence based lookahead prefetching.", "DBLP authors": ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "year": 2016, "MAG papers": [{"PaperId": 2566461774, "PaperTitle": "path confidence based lookahead prefetching", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 61, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Continuous runahead: Transparent hardware acceleration for memory intensive workloads.", "DBLP authors": ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "year": 2016, "MAG papers": [{"PaperId": 2567398608, "PaperTitle": "continuous runahead transparent hardware acceleration for memory intensive workloads", "Year": 2016, "CitationCount": 49, "EstimatedCitation": 74, "Affiliations": {"university of texas at austin": 2.0, "eth zurich": 1.0}}, {"PaperId": 2748573297, "PaperTitle": "continuous runahead transparent hardware acceleration for memory intensive workloads", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}]