 SPDX-License-Identifier: GPL-2.0-or-later

  /*

     Driver for ST STB6000 DVBS Silicon tuner



     Copyright (C) 2008 Igor M. Liplianin (liplianin@me.by)





 i2c details */

 vco=lo*4 */

 vco=lo*2 */

 is some i2c device here ? */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *   Sharp VA3A5JZ921 One Seg Broadcast Module driver

 *   This device is labeled as just S. 921 at the top of the frontend can

 *

 *   Copyright (C) 2009-2010 Mauro Carvalho Chehab

 *   Copyright (C) 2009-2010 Douglas Landgraf <dougsland@redhat.com>

 *

 *   Developed for Leadership SBTVD 1seg device sold in Brazil

 *

 *   Frontend module based on cx24123 driver, getting some info from

 *	the old s921 driver.

 *

 *   FIXME: Need to port to DVB v5.2 API

 The Demod can't easily provide these, we cache them */

/*

 * Various tuner defaults need to be established for a given frequency kHz.

 * fixme: The bounds on the bands do not match the doc in real life.

 * fixme: Some of them have been moved, other might need adjustment.

 Probably, a reset sequence */

 Full Sync - We don't know what each bit means on regs 0x81/0x82 */

 This is close to Full Sync, but not enough to get useful info */

 FIXME: Use the proper register for it... 0x80? */

 FIXME: We don't know how to use non-auto mode */

 FIXME: Probably it is possible to get it from regs f1 and f2 */

 allocate memory for the internal state */

 setup the state */

 create dvb_frontend */

 Use dib8000 values per default */

		/*

		 * Max should be 770MHz instead, according with Sharp docs,

		 * but Leadership doc says it works up to 806 MHz. This is

		 * required to get channel 69, used in Brazil

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    TDA10021  - Single Chip Cable Channel Receiver driver module

	       used on the Siemens DVB-C cards



    Copyright (C) 1999 Convergence Integrated Media GmbH <ralph@convergence.de>

    Copyright (C) 2004 Markus Schulz <msc@antzsystem.de>

		   Support for TDA10021



 configuration settings */

 Don't print an error message if the id is read.

get access to tuner

release access from tuner

_tda10021_writereg (fe, 0, 0);

Comment by markus

0x2A[3-0] == PDIV -> P multiplaying factor (P=PDIV+1)(default 0)

0x2A[4] == BYPPLL -> Power down mode (default 1)

0x2A[5] == LCK -> PLL Lock Flag

0x2A[6] == POLAXIN -> Polarity of the input reference clock (default 0)

Activate PLL

 Modulation  Conf  AGCref  LTHR  MSETH  AREF */

	/*

	 * gcc optimizes the code below the same way as it would code:

	 *           "if (qam > 5) return -EINVAL;"

	 * Yet, the code is clearer, as it shows what QAM standards are

	 * supported by the driver, and avoids the usage of magic numbers on

	 * it.

printk("tda10021: set frequency to %d qam=%d symrate=%d\n", p->frequency,qam,p->symbol_rate);*/

	/*

	 * Bit 0 == 0 means roll-off = 0.15 (Annex A)

	 *	 == 1 means roll-off = 0.13 (Annex C)

0x11[0] == EQALGO -> Equalizer algorithms state

0x11[1] == CARLOCK -> Carrier locked

0x11[2] == FSYNC -> Frame synchronisation

0x11[3] == FEL -> Front End locked

0x11[6] == NODVB -> DVB Mode Information

 the agc value is inverted */

 reset uncorrected block counter */

 AFC only valid when carrier has been recovered */

 pdown ADC */

 standby */

 allocate memory for the internal state */

 setup the state */

 check if the demod is there */

 Don't claim TDA10023 */

 create dvb_frontend */

 SACLK/64 == (XIN/2)/64 */

 SACLK/4 */

 ppm */  
FE_CAN_QAM_4

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    Legend Silicon LGS-8GL5 DMB-TH OFDM demodulator driver



    Copyright (C) 2008 Sirius International (Hong Kong) Limited

	Timothy Lee <timothy.lee@siriushk.com>





 Writes into demod's register */

 Reads from demod's register */

 Writes into alternate device's register */

 TODO:  Find out what that device is for! */

 Starts demodulation */

 Wait for carrier */

 Wait for lock */

 lgs8gl5_set_inversion(state, p->inversion); */

 Allocate memory for the internal state */

 Setup the state */

 Check if the demod is there */

 Create dvb_frontend */

 SPDX-License-Identifier: GPL-2.0

/*

 * Driver for the ST STV6111 tuner

 *

 * Copyright (C) 2014 Digital Devices GmbH

 Reg */

 reg */

 reg */

/*

 * This table is 6 dB too low comapred to the others (probably created with

 * a different BB_MAG setting)

 reg */

 reg */

 LNA IIP3 Mode */

 Start cal vco,CF */

 LNA NF Mode */

 Assumes Table[0].RegValue < Table[imax].RegValue */

 RF Mode, Read AGC ADC */

 NF */

 IIP3 */

 Channel Mode */

 NF */

 IIP3 */

 Tilt correction ( 0.00016 dB/MHz ) */

 + (BBGain * 10); */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Realtek RTL2832U SDR driver

 *

 * Copyright (C) 2013 Antti Palosaari <crope@iki.fi>

 *

 * GNU Radio plugin "gr-kernel" for device usage will be on:

 * https://git.linuxtv.org/anttip/gr-kernel.git

 Original macro does not contain enough null pointer checks for our need */

 stream formats */

 intermediate buffers with raw data from the USB device */

 common v4l buffer stuff -- must be first */

 BIT(0) */

 BIT(1) */

 videobuf2 queue and queued buffers list */

 Protects queued_bufs */

 buffer sequence counter */

 Note if taking both locks v4l2_lock must always be locked first! */

 Protects everything else */

 Protects vb_queue and capt_file */

 Pointer to our usb_device, will be NULL after unplug */

 Both mutexes most be hold when setting! */

 vb is full and packets dropped */

 Controls */

 for sample rate calc */

 Private functions */

 native stream, no need to convert */

 convert u8 to u16 */

 calculate sample rate and output it in 10 seconds intervals */

 total number of I+Q pairs */

/*

 * This gets called for the bulk stream pipe. This is done in interrupt

 * time, so it has to be fast, not crash, and not stall. Neat.

 success */

 NAK */

 kill */

 error */

 get free framebuffer */

 fill framebuffer */

 stop the URB */

 free the URBs */

 allocate the URBs */

 Must be called with vb_queue_lock hold */

 Videobuf2 operations */

 Need at least 8 buffers */

 Don't allow queueing new buffers after device disconnection */

 Check the device has not disconnected between prep and queuing */

 get IF from tuner */

 program IF */

 BB / IF mode */

 POR: 0x1b1=0x1f, 0x008=0x0d, 0x006=0x80 */

 disable Zero-IF */

 enable ADC I */

 enable Zero-IF, DC, IQ */

 enable ADC I, ADC Q */

 program sampling rate (resampling down) */

 low-pass filter */

 mode */

 FSM */

 PID filter */

 used RF tuner based settings */

 software reset */

 PID filter */

 mode */

 FSM */

	/*

	 * tuner RF (Hz)

	/*

	 * bandwidth (Hz)

 enable ADC */

 wake-up tuner */

 sleep tuner */

 disable ADC */

 ADC band midpoints */

 TODO: these controls should be moved to tuner drivers */

 Round towards the closest legal value */

 Platform driver interface */

 try to refcount host drv since we are the consumer */

 setup the state */

 Init videobuf2 queue structure */

 Register controls */

 Init video_device structure */

 Register the v4l2_device structure */

 No need to keep the urbs around after disconnection */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Driver for Zarlink zl10036 DVB-S silicon tuner

 *

 * Copyright (C) 2006 Tino Reichardt

 * Copyright (C) 2007-2009 Matthias Schwarzott <zzam@gentoo.de>

 *

 **

 * The data sheet for this tuner can be found at:

 *    http://www.mcmilk.de/projects/dvb-card/datasheets/ZL10036.pdf

 *

 * This one is working: (at my Avermedia DVB-S Pro)

 * - zl10036 (40pin, FTA)

 *

 * A driver for zl10038 should be very similar.

 This driver assumes the tuner is driven by a 10.111MHz Cristal */

/* Some of the possible dividers:

 *   64, (write 0x05 to reg), freq step size   158kHz

 *   10, (write 0x0a to reg), freq step size 1.011kHz (used here)

 *    5, (write 0x09 to reg), freq step size 2.022kHz

 Power on Reset */

 Frequency & Phase Lock */

 read/write for zl10036 and zl10038 */

		/* every 8bit-value satisifes this!

 regs 12/13 */

 open i2c_gate */

 close i2c_gate */

/*

 * register map of the ZL10036/ZL10038

 *

 * reg[default] content

 *  2[0x00]:   0 | N14 | N13 | N12 | N11 | N10 |  N9 |  N8

 *  3[0x00]:  N7 |  N6 |  N5 |  N4 |  N3 |  N2 |  N1 |  N0

 *  4[0x80]:   1 |   0 | RFG | BA1 | BA0 | BG1 | BG0 | LEN

 *  5[0x00]:  P0 |  C1 |  C0 |  R4 |  R3 |  R2 |  R1 |  R0

 *  6[0xc0]:   1 |   1 |   0 |   0 | RSD |   0 |   0 |   0

 *  7[0x20]:  P1 | BF6 | BF5 | BF4 | BF3 | BF2 | BF1 |   0

 *  8[0xdb]:   1 |   1 |   0 |   1 |   0 |  CC |   1 |   1

 *  9[0x30]: VSD |  V2 |  V1 |  V0 |  S3 |  S2 |  S1 |  S0

 * 10[0xe1]:   1 |   1 |   1 |   0 |   0 | LS2 | LS1 | LS0

 * 11[0xf5]:  WS | WH2 | WH1 | WH0 | WL2 | WL1 | WL0 | WRE

 * 12[0xf0]:   1 |   1 |   1 |   1 |   0 |   0 |   0 |   0

 * 13[0x28]:  PD | BR4 | BR3 | BR2 | BR1 | BR0 | CLR |  TL

 fbw is measured in kHz */

   6/7: rsd=0 bf=0 */

 12/13: br=0xa clr=0 tl=0*/

 set RSD=1 */

 ensure correct values */

 _XTAL / 575kHz = 17 */

 <= 28,82 MHz */

		/*

		 *  f(bw)=34,6MHz f(xtal)=10.111MHz

		 *  br = (10111/34600) * 63 * 1/K = 14;

 ensure correct values */

	/*

	 * k = 1.257

 ensure correct values */

 time = br/(32* fxtal) */

		/* minimal sleep time to be calculated

 default values */

 enable when using an lna */

 reg 4 */

 P0=0 */

	/* ensure correct values

	/*

	 * alpha = 1.35 for dvb-s

	 * fBW = (alpha*symbolrate)/(2*0.8)

	 * 1.35 / (2*0.8) = 27 / 32

 scale to kHz */

 Add safe margin of 3MHz */

 setting the charge pump - guessed values */

 open i2c_gate */

 wait for tuner lock - no idea if this is really needed */

 check Frequency & Phase Lock Bit */

 close i2c_gate */

 could also be one block from reg 2 to 13 and additional 10/11 */

   2/3: div=0x400 - arbitrary value */

   4/5: rfg=0 ba=1 bg=1 len=? */

        p0=0 c=0 r=_RDIV_REG */

   6/7: rsd=0 bf=0x10 */

   8/9: from datasheet */

 10/11: lock window level */

 12/13: br=0xa clr=0 tl=0*/

 10/11: unlock window level */

 invalid values to trigger writing */

 open i2c_gate */

 Only init if Power-on-Reset bit is set? */

 close i2c_gate */

 open i2c_gate */

 close i2c_gate */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    Driver for Philips TDA8083 based QPSK Demodulator



    Copyright (C) 2001 Convergence Integrated Media GmbH



    written by Ralph Metzler <ralph@convergence.de>



    adoption to the new DVB frontend API and diagnostic ioctl's

    by Holger Waechtler <holger@convergence.de>





 configuration settings */

  XXX FIXME: implement other modes than FEC_AUTO */

 send burst A */

 send B */

 enable */

 send!! */

 frontend can not lock */

  FIXME: get symbolrate & frequency offset...*/

p->frequency = ???;*/

p->symbol_rate = tda8083_get_symbolrate (state);*/

 allocate memory for the internal state */

 setup the state */

 check if the demod is there */

 create dvb_frontend */

 TDA8060 */

 TDA8060 */

      .symbol_rate_tolerance	= ???,*/

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Frontend driver for mobile DVB-T demodulator DiBcom 3000M-B

 * DiBcom (http://www.dibcom.fr/)

 *

 * Copyright (C) 2004-5 Patrick Boettcher (patrick.boettcher@posteo.de)

 *

 * based on GPL code from DibCom, which has

 *

 * Copyright (C) 2004 Amaury Demol for DiBcom

 *

 * Acknowledgements

 *

 *  Amaury Demol from DiBcom for providing specs and driver

 *  sources, on which this driver (and the dvb-dibusb) are based.

 *

 * see Documentation/driver-api/media/drivers/dvb-usb.rst for more information

 Version information */

 auto search succeeded

 auto search failed

 auto search failed

 try again

 for auto search */

 fft,gua,   inv   */

 fft */

 gua */

  0   0   { 0,1 } */

  0   1   { 0,1 } */

  1   0   { 0,1 } */

  1   1   { 0,1 } */

 wait for AGC lock */

 something has to be auto searched */

	//*stat = FE_HAS_SIGNAL | FE_HAS_CARRIER | FE_HAS_VITERBI | FE_HAS_SYNC | FE_HAS_LOCK;

	return 0;

}



static int dib3000mb_read_ber(struct dvb_frontend* fe, u32 *ber)

{

	struct dib3000_state* state = fe->demodulator_priv;



	*ber = ((rd(DIB3000MB_REG_BER_MSB) << 16) | rd(DIB3000MB_REG_BER_LSB));

	return 0;

}



/* see dib3000-watch dvb-apps for exact calcuations of signal_strength and snr */

static int dib3000mb_read_signal_strength(struct dvb_frontend* fe, u16 *strength)

{

	struct dib3000_state* state = fe->demodulator_priv;



	*strength = rd(DIB3000MB_REG_SIGNAL_POWER) * 0xffff / 0x170;

	return 0;

}



static int dib3000mb_read_snr(struct dvb_frontend* fe, u16 *snr)

{

	struct dib3000_state* state = fe->demodulator_priv;

	short sigpow = rd(DIB3000MB_REG_SIGNAL_POWER);

	int icipow = ((rd(DIB3000MB_REG_NOISE_POWER_MSB) & 0xff) << 16) |

		rd(DIB3000MB_REG_NOISE_POWER_LSB);

	*snr = (sigpow << 8) / ((icipow > 0) ? icipow : 1);

	return 0;

}



static int dib3000mb_read_unc_blocks(struct dvb_frontend* fe, u32 *unc)

{

	struct dib3000_state* state = fe->demodulator_priv;



	*unc = rd(DIB3000MB_REG_PACKET_ERROR_RATE);

	return 0;

}



static int dib3000mb_sleep(struct dvb_frontend* fe)

{

	struct dib3000_state* state = fe->demodulator_priv;

	deb_info("dib3000mb is going to bed.\n");

	wr(DIB3000MB_REG_POWER_CONTROL, DIB3000MB_POWER_DOWN);

	return 0;

}



static int dib3000mb_fe_get_tune_settings(struct dvb_frontend* fe, struct dvb_frontend_tune_settings *tune)

{

	tune->min_delay_ms = 800;

	return 0;

}



static int dib3000mb_fe_init_nonmobile(struct dvb_frontend* fe)

{

	return dib3000mb_fe_init(fe, 0);

}



static int dib3000mb_set_frontend_and_tuner(struct dvb_frontend *fe)

{

	return dib3000mb_set_frontend(fe, 1);

}



static void dib3000mb_release(struct dvb_frontend* fe)

{

	struct dib3000_state *state = fe->demodulator_priv;

	kfree(state);

}



/* pid filter and transfer stuff */

static int dib3000mb_pid_control(struct dvb_frontend *fe,int index, int pid,int onoff)

{

	struct dib3000_state *state = fe->demodulator_priv;

	pid = (onoff ? pid | DIB3000_ACTIVATE_PID_FILTERING : 0);

	wr(index+DIB3000MB_REG_FIRST_PID,pid);

	return 0;

}



static int dib3000mb_fifo_control(struct dvb_frontend *fe, int onoff)

{

	struct dib3000_state *state = fe->demodulator_priv;



	deb_xfer("%s fifo\n",onoff ? "enabling" : "disabling");

	if (onoff) {

		wr(DIB3000MB_REG_FIFO, DIB3000MB_FIFO_ACTIVATE);

	} else {

		wr(DIB3000MB_REG_FIFO, DIB3000MB_FIFO_INHIBIT);

	}

	return 0;

}



static int dib3000mb_pid_parse(struct dvb_frontend *fe, int onoff)

{

	struct dib3000_state *state = fe->demodulator_priv;

	deb_xfer("%s pid parsing\n",onoff ? "enabling" : "disabling");

	wr(DIB3000MB_REG_PID_PARSE,onoff);

	return 0;

}



static int dib3000mb_tuner_pass_ctrl(struct dvb_frontend *fe, int onoff, u8 pll_addr)

{

	struct dib3000_state *state = fe->demodulator_priv;

	if (onoff) {

		wr(DIB3000MB_REG_TUNER, DIB3000_TUNER_WRITE_ENABLE(pll_addr));

	} else {

		wr(DIB3000MB_REG_TUNER, DIB3000_TUNER_WRITE_DISABLE(pll_addr));

	}

	return 0;

}



static const struct dvb_frontend_ops dib3000mb_ops;



struct dvb_frontend* dib3000mb_attach(const struct dib3000_config* config,

				      struct i2c_adapter* i2c, struct dib_fe_xfer_ops *xfer_ops)

{

	struct dib3000_state* state = NULL;



	/* allocate memory for the internal state */

	state = kzalloc(sizeof(struct dib3000_state), GFP_KERNEL);

	if (state == NULL)

		goto error;



	/* setup the state */

	state->i2c = i2c;

	memcpy(&state->config,config,sizeof(struct dib3000_config));



	/* check for the correct demod */

	if (rd(DIB3000_REG_MANUFACTOR_ID) != DIB3000_I2C_ID_DIBCOM)

		goto error;



	if (rd(DIB3000_REG_DEVICE_ID) != DIB3000MB_DEVICE_ID)

		goto error;



	/* create dvb_frontend */

	memcpy(&state->frontend.ops, &dib3000mb_ops, sizeof(struct dvb_frontend_ops));

	state->frontend.demodulator_priv = state;



	/* set the xfer operations */

	xfer_ops->pid_parse = dib3000mb_pid_parse;

	xfer_ops->fifo_ctrl = dib3000mb_fifo_control;

	xfer_ops->pid_ctrl = dib3000mb_pid_control;

	xfer_ops->tuner_pass_ctrl = dib3000mb_tuner_pass_ctrl;



	return &state->frontend;



error:

	kfree(state);

	return NULL;

}



static const struct dvb_frontend_ops dib3000mb_ops = {

	.delsys = { SYS_DVBT },

	.info = {

		.name			= "DiBcom 3000M-B DVB-T",

		.frequency_min_hz	=  44250 * kHz,

		.frequency_max_hz	= 867250 * kHz,

		.frequency_stepsize_hz	= 62500,

		.caps = FE_CAN_INVERSION_AUTO |

				FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 | FE_CAN_FEC_3_4 |

				FE_CAN_FEC_5_6 | FE_CAN_FEC_7_8 | FE_CAN_FEC_AUTO |

				FE_CAN_QPSK | FE_CAN_QAM_16 | FE_CAN_QAM_64 | FE_CAN_QAM_AUTO |

				FE_CAN_TRANSMISSION_MODE_AUTO |

				FE_CAN_GUARD_INTERVAL_AUTO |

				FE_CAN_RECOVER |

				FE_CAN_HIERARCHY_AUTO,

	},



	.release = dib3000mb_release,



	.init = dib3000mb_fe_init_nonmobile,

	.sleep = dib3000mb_sleep,



	.set_frontend = dib3000mb_set_frontend_and_tuner,

	.get_frontend = dib3000mb_get_frontend,

	.get_tune_settings = dib3000mb_fe_get_tune_settings,



	.read_status = dib3000mb_read_status,

	.read_ber = dib3000mb_read_ber,

	.read_signal_strength = dib3000mb_read_signal_strength,

	.read_snr = dib3000mb_read_snr,

	.read_ucblocks = dib3000mb_read_unc_blocks,

};



MODULE_AUTHOR(DRIVER_AUTHOR);

MODULE_DESCRIPTION(DRIVER_DESC);

MODULE_LICENSE("GPL");



EXPORT_SYMBOL(dib3000mb_attach);

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2099.c: Driver for the Sony CXD2099AR Common Interface Controller

 *

 * Copyright (C) 2010-2013 Digital Devices GmbH

 device access lock */

 IO mem */

 ATT mem */

		/* TOSTRT = 8, Mode B (gated clock), falling Edge,

		 * Serial, POL=HIGH, MSB

 bitrate*2^13/ 72000 */

 D */

 C */

 Put TS in bypass */

 Reset CAM Mode */

 Clear IO Mode */

 read it anyway or cxd may hang */

/*

  Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.

  All rights reserved.



  Redistribution and use in source and binary forms, with or without

  modification, are permitted provided that the following conditions are met:



  * Redistributions of source code must retain the above copyright notice,

    this list of conditions and the following disclaimer.

  * Redistributions in binary form must reproduce the above copyright notice,

    this list of conditions and the following disclaimer in the documentation

	and/or other materials provided with the distribution.

  * Neither the name of Trident Microsystems nor Hauppauge Computer Works

    nor the names of its contributors may be used to endorse or promote

	products derived from this software without specific prior written

	permission.



  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE

  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR

  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF

  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

  POSSIBILITY OF SUCH DAMAGE.



  DRXJ specific implementation of DRX driver

  authors: Dragan Savic, Milos Nikolic, Mihajlo Katona, Tao Ding, Paul Janssen



  The Linux DVB Driver for Micronas DRX39xx family (drx3933j) was

  written by Devin Heitmueller <devin.heitmueller@kernellabs.com>



  This program is free software; you can redistribute it and/or modify

  it under the terms of the GNU General Public License as published by

  the Free Software Foundation; either version 2 of the License, or

  (at your option) any later version.



  This program is distributed in the hope that it will be useful,

  but WITHOUT ANY WARRANTY; without even the implied warranty of

  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the



  GNU General Public License for more details.



  You should have received a copy of the GNU General Public License

  along with this program; if not, write to the Free Software

  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

/*-----------------------------------------------------------------------------

INCLUDE FILES

============================================================================*/

=== DEFINES ================================================================*/

============================================================================*/

/*

* \brief Maximum u32 value.

 Customer configurable hardware settings, etc */

** START DJCOMBO patches to DRXJ registermap constants *********************/

** registermap 200706071303 from drxj **************************************/

** END DJCOMBO patches to DRXJ registermap *********************************/

 #define DRX_DEBUG */

/*-----------------------------------------------------------------------------

ENUMS

/*-----------------------------------------------------------------------------

DEFINES

/*

* \def DRXJ_DEF_I2C_ADDR

* \brief Default I2C address of a demodulator instance.

/*

* \def DRXJ_DEF_DEMOD_DEV_ID

* \brief Default device identifier of a demodultor instance.

/*

* \def DRXJ_SCAN_TIMEOUT

* \brief Timeout value for waiting on demod lock during channel scan (millisec).

/*

* \def HI_I2C_DELAY

* \brief HI timing delay for I2C timing (in nano seconds)

*

*  Used to compute HI_CFG_DIV

/*

* \def HI_I2C_BRIDGE_DELAY

* \brief HI timing delay for I2C timing (in nano seconds)

*

*  Used to compute HI_CFG_BDL

/*

* \brief Time Window for MER and SER Measurement in Units of Segment duration.

/*

* \brief bit rate and segment rate constants used for SER and BER.

 values taken from the QAM microcode */

/*

* \brief Min supported symbolrates.

/*

* \brief Max supported symbolrates.

/*

* \def DRXJ_QAM_MAX_WAITTIME

* \brief Maximal wait time for QAM auto constellation in ms

/*

* \def SCU status and results

* \brief SCU

 ms */

 1 sec */

 n sec */

/*

* \def DRX_AUD_MAX_DEVIATION

* \brief Needed for calculation of prescale feature in AUD

 kHz */

/*

* \brief Needed for calculation of NICAM prescale feature in AUD

 dB */

/*

* \brief Needed for calculation of NICAM prescale feature in AUD

 ms */

 ATV config changed flags */

 UIO define */

/*

 * MICROCODE RELATED DEFINES

 Magic word for checking correct Endianness of microcode data */

 CRC flag in ucode header, flags field. */

/*

 * Maximum size of buffer used to verify the microcode.

 * Must be an even number

/*

 * Power mode macros

 Pin safe mode macro */

============================================================================*/

=== GLOBAL VARIABLEs =======================================================*/

============================================================================*/

/*

/*

* \brief Temporary register definitions.

*        (register definitions that are not yet available in register master)

****************************************************************************/

 Audio block 0x103 is write only. To avoid shadowing in driver accessing   */

 RAM addresses directly. This must be READ ONLY to avoid problems.         */

 Writing to the interface addresses are more than only writing the RAM     */

 locations                                                                 */

****************************************************************************/

/*

* \brief RAM location of MODUS registers

/*

* \brief RAM location of I2S config registers

/*

* \brief RAM location of DCO config registers

/*

* \brief RAM location of Threshold registers

/*

* \brief RAM location of Carrier Threshold registers

/*

* \brief FM Matrix register fix

============================================================================*/

/*

* \brief Defines required for audio

/*

* \brief Needed for calculation of prescale feature in AUD

 kHz */

/*

* \brief Needed for calculation of NICAM prescale feature in AUD

 dB */

============================================================================*/

 Values for I2S Master/Slave pin configurations */

============================================================================*/

=== REGISTER ACCESS MACROS =================================================*/

============================================================================*/

/*

* This macro is used to create byte arrays for block writes.

* Block writes speed up I2C traffic between host and demod.

* The macro takes care of the required byte order in a 16 bits word.

* x -> lowbyte(x), highbyte(x)

/*

* This macro is used to convert byte array to 16 bit register value for block read.

* Block read speed up I2C traffic between host and demod.

* The macro takes care of the required byte order in a 16 bits word.

============================================================================*/

=== MISC DEFINES ===========================================================*/

============================================================================*/

============================================================================*/

=== HI COMMAND RELATED DEFINES =============================================*/

============================================================================*/

/*

* \brief General maximum number of retries for ucode command interfaces

============================================================================*/

=== STANDARD RELATED MACROS ================================================*/

============================================================================*/

/*-----------------------------------------------------------------------------

GLOBAL VARIABLES

/*

 * DRXJ DAP structures

 has_lna : true if LNA (aka PGA) present      */

 has_oob : true if OOB supported              */

 has_ntsc: true if NTSC supported             */

 has_btsc: true if BTSC supported             */

 has_smatx: true if SMA_TX pin is available   */

 has_smarx: true if SMA_RX pin is available   */

 has_gpio : true if GPIO pin is available     */

 has_irqn : true if IRQN pin is available     */

 mfx A1/A2/A... */

 tuner settings */

 tuner mirrors RF signal    */

 standard/channel settings */

 current standard           */

 constellation              */

 frequency in KHz           */

 curr_bandwidth              */

 mirror                     */

 signal quality information: */

 default values taken from the QAM Programming guide */

   fec_bits_desired should not be less than 4000000    */

 fec_bits_desired    */

 fec_vd_plen         */

 qam_vd_prescale     */

 qamVDPeriod       */

 fec_rs_plen annex A */

 fec_rs_prescale     */

 fec_rs_period     */

 reset_pkt_err_acc    */

 pkt_err_acc_start    */

 HI configuration */

 hi_cfg_timing_div    */

 hi_cfg_bridge_delay  */

 hi_cfg_wake_up_key    */

 hi_cfg_ctrl         */

 HICfgTimeout      */

 UIO configuration */

 uio_sma_rx_mode      */

 uio_sma_tx_mode      */

 uioASELMode       */

 uio_irqn_mode       */

 FS setting */

 iqm_fs_rate_ofs      */

 pos_image          */

 RC setting */

 iqm_rc_rate_ofs      */

 AUD information */

   false,                  * flagSetAUDdone    */

   false,                  * detectedRDS       */

   true,                   * flagASDRequest    */

   false,                  * flagHDevClear     */

   false,                  * flagHDevSet       */

   (u16) 0xFFF,          * rdsLastCount      */

 ATV configuration */

 flags cfg changes */

 shadow of ATV_TOP_EQU0__A */

 shadow of ATV_TOP_EQU1__A */

 shadow of ATV_TOP_EQU2__A */

 shadow of ATV_TOP_EQU3__A */

 flag: true=bypass             */

 shadow of ATV_TOP_VID_PEAK__A */

 shadow of ATV_TOP_NOISE_TH__A */

 flag CVBS output enable       */

 flag SIF output enable        */

 current SIF att setting       */

 qam_rf_agc_cfg */

 standard            */

 ctrl_mode            */

 output_level         */

 min_output_level      */

 max_output_level      */

 speed               */

 top                 */

 c.o.c.              */

 qam_if_agc_cfg */

 standard            */

 ctrl_mode            */

 output_level         */

 min_output_level      */

 max_output_level      */

 speed               */

 top    (don't care) */

 c.o.c. (don't care) */

 vsb_rf_agc_cfg */

 standard       */

 ctrl_mode       */

 output_level    */

 min_output_level */

 max_output_level */

 speed          */

 top    (don't care) */

 c.o.c. (don't care) */

 vsb_if_agc_cfg */

 standard       */

 ctrl_mode       */

 output_level    */

 min_output_level */

 max_output_level */

 speed          */

 top    (don't care) */

 c.o.c. (don't care) */

 qam_pga_cfg */

 vsb_pga_cfg */

 qam_pre_saw_cfg */

 standard  */

 reference */

 use_pre_saw */

 vsb_pre_saw_cfg */

 standard  */

 reference */

 use_pre_saw */

 Version information */

 human readable version microcode             */

 human readable version device specific code  */

 struct drx_version for microcode                   */

 struct drx_version for device specific code */

 struct drx_version_list for microcode */

 struct drx_version_list for device specific code */

 smart_ant_inverted */

 Tracking filter setting for OOB  */

 oob_power_on           */

 mpeg_ts_static_bitrate  */

 disable_te_ihandling   */

 bit_reverse_mpeg_outout */

 mpeg_output_clock_rate */

 mpeg_start_width */

 Pre SAW & Agc configuration for ATV */

 standard     */

 reference    */

 use_pre_saw    */

 ATV RF-AGC */

 standard              */

 ctrl_mode              */

 output_level           */

 min_output_level (d.c.) */

 max_output_level (d.c.) */

 speed                 */

 top                   */

 cut-off current       */

 ATV IF-AGC */

 standard              */

 ctrl_mode              */

 output_level           */

 min_output_level (d.c.) */

 max_output_level (d.c.) */

 speed                 */

 top                   */

 c.o.c.         (d.c.) */

 ATV PGA config */

 curr_symbol_rate */

 pdr_safe_mode     */

 pdr_safe_restore_val_gpio  */

 pdr_safe_restore_val_v_sync */

 pdr_safe_restore_val_sma_rx */

 pdr_safe_restore_val_sma_tx */

 oob_pre_saw            */

 oob_lo_pow             */

 aud_data, only first member */

/*

* \var drxj_default_addr_g

* \brief Default I2C address and device identifier.

 i2c address */

 device id */

/*

* \var drxj_default_comm_attr_g

* \brief Default common attributes of a drxj demodulator instance.

 ucode file           */

 ucode verify switch  */

 version record       */

 IF in kHz in case no tuner instance is used  */

 system clock frequency in kHz                */

 oscillator frequency kHz                     */

 oscillator deviation in ppm, signed          */

 If true mirror frequency spectrum            */

 MPEG output configuration */

 If true, enable MPEG output   */

 If true, insert RS byte       */

 If true, parallel out otherwise serial */

 If true, invert DATA signals  */

 If true, invert ERR signal    */

 If true, invert STR signals   */

 If true, invert VAL signals   */

 If true, invert CLK signals   */

	 true,			/* If true, static MPEG clockrate will

				   be used, otherwise clockrate will

	 19392658UL,		/* Maximum bitrate in b/s in case

 MPEG Start width in clock cycles */

	/* Initilisations below can be omitted, they require no user input and

	   are initially 0, NULL or false. The compiler will initialize them to these

 is_opened */

 SCAN */

 no scan params yet               */

 current scan index               */

 next scan frequency              */

 scan ready flag                  */

 max channels to scan             */

 nr of channels scanned           */

 default scan function            */

 default context pointer          */

 millisec to wait for demod lock  */

 desired lock               */

 Power management */

 Tuner */

 nr of I2C port to which tuner is    */

 minimum RF input frequency, in kHz  */

 maximum RF input frequency, in kHz  */

 Rf Agc Polarity                     */

 If Agc Polarity                     */

 tuner slow mode                     */

 current channel (all 0)             */

 channel.frequency */

 current standard */

 previous standard */

 di_cache_standard   */

 use_bootloader */

 capabilities */

 mfx */

/*

* \var drxj_default_demod_g

* \brief Default drxj demodulator instance.

 i2c address & device id */

 demod common attributes */

 demod device specific attributes */

/*

* \brief Default audio data structure for DRK demodulator instance.

*

* This structure is DRXK specific.

*

 audio_is_active */

 audio_standard  */

 i2sdata */

 output_enable   */

 frequency      */

 mode           */

 word_length     */

 polarity       */

 format         */

 volume            */

 mute;          */

 volume         */

 avc_mode        */

 avc_ref_level    */

 avc_max_gain     */

 avc_max_atten    */

 strength_left   */

 strength_right  */

 auto_sound */

  ass_thresholds */

 A2    */

 BTSC  */

 NICAM */

 carrier */

 a */

 thres */

 opt   */

 shift */

 dco   */

 b */

 thres */

 opt   */

 shift */

 dco   */

 mixer */

 source_i2s */

 matrix_i2s */

 matrix_fm  */

 deviation */

 av_sync */

 prescale */

 fm_deviation */

 nicam_gain */

 deemph */

 btsc_detect */

 rds_data_counter */

 rds_data_present */

/*-----------------------------------------------------------------------------

STRUCTURES

 HI command */

============================================================================*/

=== MICROCODE RELATED STRUCTURES ===========================================*/

============================================================================*/

/*

 * struct drxu_code_block_hdr - Structure of the microcode block headers

 *

 * @addr:	Destination address of the data in this block

 * @size:	Size of the block data following this header counted in

 *		16 bits words

 * @CRC:	CRC value of the data block, only valid if CRC flag is

 *		set.

/*-----------------------------------------------------------------------------

FUNCTIONS

 Some prototypes */

============================================================================*/

============================================================================*/

==                          HELPER FUNCTIONS                              ==*/

============================================================================*/

============================================================================*/

============================================================================*/

/*

* \fn u32 frac28(u32 N, u32 D)

* \brief Compute: (1<<28)*N/D

* \param N 32 bits

* \param D 32 bits

* \return (1<<28)*N/D

* This function is used to avoid floating-point calculations as they may

* not be present on the target platform.



* frac28 performs an unsigned 28/28 bits division to 32-bit fixed point

* fraction used for setting the Frequency Shifter registers.

* N and D can hold numbers up to width: 28-bits.

* The 4 bits integer part and the 28 bits fractional part are calculated.



* Usage condition: ((1<<28)*n)/d < ((1<<32)-1) => (n/d) < 15.999



* N: 0...(1<<28)-1 = 268435454

* D: 0...(1<<28)-1

* Q: 0...(1<<32)-1

 32-28 == 4 shifts possible at max */

	Q1 = N / D;		/* integer part, only the 4 least significant bits

 division using radix 16, 7 nibbles in the result */

 rounding */

/*

* \fn u32 log1_times100( u32 x)

* \brief Compute: 100*log10(x)

* \param x 32 bits

* \return 100*log10(x)

*

* 100*log10(x)

* = 100*(log2(x)/log2(10)))

* = (100*(2^15)*log2(x))/((2^15)*log2(10))

* = ((200*(2^15)*log2(x))/((2^15)*log2(10)))/2

* = ((200*(2^15)*(log2(x/y)+log2(y)))/((2^15)*log2(10)))/2

* = ((200*(2^15)*log2(x/y))+(200*(2^15)*log2(y)))/((2^15)*log2(10)))/2

*

* where y = 2^k and 1<= (x/y) < 2

	/*

	   log2lut[n] = (1<<scale) * 200 * log2( 1.0 + ( (1.0/(1<<INDEXWIDTH)) * n ))

	   0 <= n < ((1<<INDEXWIDTH)+1)

 0.000000 */

 290941.300628 */

 573196.476418 */

 847269.179851 */

 1113620.489452 */

 1372673.576986 */

 1624817.752104 */

 1870411.981536 */

 2109787.962654 */

 2343252.817465 */

 2571091.461923 */

 2793568.696416 */

 3010931.055901 */

 3223408.452106 */

 3431215.635215 */

 3634553.498355 */

 3833610.244726 */

 4028562.434393 */

 4219575.925308 */

 4406806.721144 */

 4590401.736809 */

 4770499.491025 */

 4947230.734179 */

 5120719.018555 */

 5291081.217197 */

 5458427.996830 */

 5622864.249668 */

 5784489.488298 */

 5943398.207380 */

 6099680.215452 */

 6253420.939751 */

 6404701.706649 */

 6553600.000000 */

 Scale x (normalize) */

 computing y in log(x/y) = log(x) - log(y) */

	/*

	   Now x has binary point between bit[scale] and bit[scale-1]

 correction for division: log(x) = log(x/y)+log(y) */

 remove integer part */

 get index */

 compute delta (x-a) */

 compute log, multiplication ( d* (.. )) must be within range ! */

 Conver to log10() */

 (log2(10) << scale) */

 rounding */

/*

* \fn u32 frac_times1e6( u16 N, u32 D)

* \brief Compute: (N/D) * 1000000.

* \param N nominator 16-bits.

* \param D denominator 32-bits.

* \return u32

* \retval ((N/D) * 1000000), 32 bits

*

* No check on D=0!

	/*

	   frac = (N * 1000000) / D

	   To let it fit in a 32 bits computation:

	   frac = (N * (1000000 >> 4)) / (D >> 4)

	   This would result in a problem in case D < 16 (div by 0).

	   So we do it more elaborate as shown below.

============================================================================*/

/*

* \brief Values for NICAM prescaler gain. Computed from dB to integer

*        and rounded. For calc used formula: 16*10^(prescaleGain[dB]/20).

*

 Currently, unused as we lack support for analog TV */

============================================================================*/

==                        END HELPER FUNCTIONS                            ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                      DRXJ DAP FUNCTIONS                                ==*/

============================================================================*/

============================================================================*/

/*

   This layer takes care of some device specific register access protocols:

   -conversion to short address format

   -access to audio block

   This layer is placed between the drx_dap_fasi and the rest of the drxj

   specific implementation. This layer can use address map knowledge whereas

   dap_fasi may not use memory map knowledge.



   * For audio currently only 16 bits read and write register access is

     supported. More is not needed. RMW and 32 or 8 bit access on audio

     registers will have undefined behaviour. Flags (RMW, CRC reset, broadcast

     single/multi master) will be ignored.



   TODO: check ignoring single/multimaster is ok for AUD access ?

 millisec */

============================================================================*/

/*

* \fn bool is_handled_by_aud_tr_if( u32 addr )

* \brief Check if this address is handled by the audio token ring interface.

* \param addr

* \return bool

* \retval true  Yes, handled by audio token ring interface

* \retval false No, not handled by audio token ring interface

*

============================================================================*/

 Read only */

 Write only */

 Both write and read */

============================================================================*/

/*****************************

*

* int drxdap_fasi_read_block (

*      struct i2c_device_addr *dev_addr,      -- address of I2C device

*      u32 addr,         -- address of chip register/memory

*      u16            datasize,     -- number of bytes to read

*      u8 *data,         -- data to receive

*      u32 flags)        -- special device flags

*

* Read block data from chip address. Because the chip is word oriented,

* the number of bytes to read must be even.

*

* Make sure that the buffer to receive the data is large enough.

*

* Although this function expects an even number of bytes, it is still byte

* oriented, and the data read back is NOT translated to the endianness of

* the target platform.

*

* Output:

* - 0     if reading was successful

*                  in that case: data read is in *data.

* - -EIO  if anything went wrong

*

 Check parameters ******************************************************* */

 ReadModifyWrite & mode flag bits are not allowed */

 Read block from I2C **************************************************** */

 short format address preferred but long format otherwise */

		/*

		 * In single master mode, split the read and write actions.

		 * No special action is needed for write chunks here.

 In multi master mode, do everything in one RW action */

/*****************************

*

* int drxdap_fasi_read_reg16 (

*     struct i2c_device_addr *dev_addr, -- address of I2C device

*     u32 addr,    -- address of chip register/memory

*     u16 *data,    -- data to receive

*     u32 flags)   -- special device flags

*

* Read one 16-bit register or memory location. The data received back is

* converted back to the target platform's endianness.

*

* Output:

* - 0     if reading was successful

*                  in that case: read data is at *data

* - -EIO  if anything went wrong

*

/*****************************

*

* int drxdap_fasi_read_reg32 (

*     struct i2c_device_addr *dev_addr, -- address of I2C device

*     u32 addr,    -- address of chip register/memory

*     u32 *data,    -- data to receive

*     u32 flags)   -- special device flags

*

* Read one 32-bit register or memory location. The data received back is

* converted back to the target platform's endianness.

*

* Output:

* - 0     if reading was successful

*                  in that case: read data is at *data

* - -EIO  if anything went wrong

*

/*****************************

*

* int drxdap_fasi_write_block (

*      struct i2c_device_addr *dev_addr,    -- address of I2C device

*      u32 addr,       -- address of chip register/memory

*      u16            datasize,   -- number of bytes to read

*      u8 *data,       -- data to receive

*      u32 flags)      -- special device flags

*

* Write block data to chip address. Because the chip is word oriented,

* the number of bytes to write must be even.

*

* Although this function expects an even number of bytes, it is still byte

* oriented, and the data being written is NOT translated from the endianness of

* the target platform.

*

* Output:

* - 0     if writing was successful

* - -EIO  if anything went wrong

*

 Check parameters ******************************************************* */

 Write block to I2C ***************************************************** */

 Buffer device address */

 short format address preferred but long format otherwise */

		/*

		   In single master mode block_size can be 0. In such a case this I2C

		   sequense will be visible: (1) write address {i2c addr,

		   4 bytes chip address} (2) write data {i2c addr, 4 bytes data }

		   (3) write address (4) write data etc...

		   Address must be rewritten because HI is reset after data transport and

		   expects an address.

 write device address */

 at the end, return the first error encountered */

 write (address if can do and) data */

 at the end, return the first error encountered */

/*****************************

*

* int drxdap_fasi_write_reg16 (

*     struct i2c_device_addr *dev_addr, -- address of I2C device

*     u32 addr,    -- address of chip register/memory

*     u16            data,    -- data to send

*     u32 flags)   -- special device flags

*

* Write one 16-bit register or memory location. The data being written is

* converted from the target platform's endianness to little endian.

*

* Output:

* - 0     if writing was successful

* - -EIO  if anything went wrong

*

/*****************************

*

* int drxdap_fasi_read_modify_write_reg16 (

*      struct i2c_device_addr *dev_addr,   -- address of I2C device

*      u32 waddr,     -- address of chip register/memory

*      u32 raddr,     -- chip address to read back from

*      u16            wdata,     -- data to send

*      u16 *rdata)     -- data to receive back

*

* Write 16-bit data, then read back the original contents of that location.

* Requires long addressing format to be allowed.

*

* Before sending data, the data is converted to little endian. The

* data received back is converted back to the target platform's endianness.

*

* WARNING: This function is only guaranteed to work if there is one

* master on the I2C bus.

*

* Output:

* - 0     if reading was successful

*                  in that case: read back data is at *rdata

* - -EIO  if anything went wrong

*

/*****************************

*

* int drxdap_fasi_write_reg32 (

*     struct i2c_device_addr *dev_addr, -- address of I2C device

*     u32 addr,    -- address of chip register/memory

*     u32            data,    -- data to send

*     u32 flags)   -- special device flags

*

* Write one 32-bit register or memory location. The data being written is

* converted from the target platform's endianness to little endian.

*

* Output:

* - 0     if writing was successful

* - -EIO  if anything went wrong

*

============================================================================*/

/*

* \fn int drxj_dap_rm_write_reg16short

* \brief Read modify write 16 bits audio register using short format only.

* \param dev_addr

* \param waddr    Address to write to

* \param raddr    Address to read from (usually SIO_HI_RA_RAM_S0_RMWBUF__A)

* \param wdata    Data to write

* \param rdata    Buffer for data to read

* \return int

* \retval 0 Success

* \retval -EIO Timeout, I2C error, illegal bank

*

* 16 bits register read modify write access using short addressing format only.

* Requires knowledge of the registermap, thus device dependent.

* Using DAP FASI directly to avoid endless recursion of RMWs to audio registers.

*

/* TODO correct define should be #if ( DRXDAPFASI_SHORT_ADDR_ALLOWED==1 )

 Set RMW flag */

 Write new data: triggers RMW */

 Read old data */

 Reset RMW flag */

============================================================================*/

	/* TODO: correct short/long addressing format decision,

	   now long format has higher prio then short because short also

============================================================================*/

/*

* \fn int drxj_dap_read_aud_reg16

* \brief Read 16 bits audio register

* \param dev_addr

* \param addr

* \param data

* \return int

* \retval 0 Success

* \retval -EIO Timeout, I2C error, illegal bank

*

* 16 bits register read access via audio token ring interface.

*

 No read possible for bank 3, return with error */

 Force reset write bit */

 Set up read */

 RMW to aud TR IF until request is granted or timeout */

 if ( DRXDAP_FASI_ADDR2BANK(addr)!=3 ) */

 Wait for read ready status or timeout */

 while ( ... ) */

 Read value */

============================================================================*/

 Check param */

============================================================================*/

/*

* \fn int drxj_dap_write_aud_reg16

* \brief Write 16 bits audio register

* \param dev_addr

* \param addr

* \param data

* \return int

* \retval 0 Success

* \retval -EIO Timeout, I2C error, illegal bank

*

* 16 bits register write access via audio token ring interface.

*

 No write possible for bank 2, return with error */

 Force write bit */

 RMW to aud TR IF until request is granted or timeout */

 if ( DRXDAP_FASI_ADDR2BANK(addr)!=2 ) */

============================================================================*/

 Check param */

============================================================================*/

 Free data ram in SIO HI */

/*

* \fn int drxj_dap_atomic_read_write_block()

* \brief Basic access routine for atomic read or write access

* \param dev_addr  pointer to i2c dev address

* \param addr     destination/source address

* \param datasize size of data buffer in bytes

* \param data     pointer to data buffer

* \return int

* \retval 0 Success

* \retval -EIO Timeout, I2C error, illegal bank

*

 Parameter check */

 Set up HI parameters to read or write n bytes */

 write data to buffer */

 read data from buffer */

============================================================================*/

/*

* \fn int drxj_dap_atomic_read_reg32()

* \brief Atomic read of 32 bits words

============================================================================*/

============================================================================*/

==                        END DRXJ DAP FUNCTIONS                          ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                      HOST INTERFACE FUNCTIONS                          ==*/

============================================================================*/

============================================================================*/

/*

* \fn int hi_cfg_command()

* \brief Configure HI with settings stored in the demod structure.

* \param demod Demodulator.

* \return int.

*

* This routine was created because to much orthogonal settings have

* been put into one HI API function (configure). Especially the I2C bridge

* enable/disable should not need re-configuration of the HI.

*

 Reset power down flag (set one call only) */

/*

* \fn int hi_command()

* \brief Configure HI with settings stored in the demod structure.

* \param dev_addr I2C address.

* \param cmd HI command.

* \param result HI command result.

* \return int.

*

* Sends command to HI

*

 Write parameters */

 No parameters */

 Write command */

 Detect power down to omit reading result */

 Wait until command rdy */

 Read result */

 if ( powerdown_cmd == true ) */

/*

* \fn int init_hi( const struct drx_demod_instance *demod )

* \brief Initialise and configurate HI.

* \param demod pointer to demod data.

* \return int Return status.

* \retval 0 Success.

* \retval -EIO Failure.

*

* Needs to know Psys (System Clock period) and Posc (Osc Clock period)

* Need to store configuration in driver because of the way I2C

* bridging is controlled.

*

 PATCH for bug 5003, HI ucode v3.1.0 */

 Timing div, 250ns/Psys */

 Timing div, = ( delay (nano seconds) * sysclk (kHz) )/ 1000 */

 Clipping */

 Bridge delay, uses oscilator clock */

 Delay = ( delay (nano seconds) * oscclk (kHz) )/ 1000 */

 SDA brdige delay */

 Clipping */

 SCL bridge delay, same as SDA for now */

	/* Wakeup key, setting the read flag (as suggest in the documentation) does

	   not always result into a working solution (barebones worked VI2C failed).

 port/bridge/power down ctrl */

 transit mode time out delay and watch dog divider */

============================================================================*/

==                   END HOST INTERFACE FUNCTIONS                         ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                        AUXILIARY FUNCTIONS                             ==*/

============================================================================*/

============================================================================*/

/*

* \fn int get_device_capabilities()

* \brief Get and store device capabilities.

* \param demod  Pointer to demodulator instance.

* \return int.

* \return 0    Success

* \retval -EIO Failure

*

* Depending on pulldowns on MDx pins the following internals are set:

*  * common_attr->osc_clock_freq

*  * ext_attr->has_lna

*  * ext_attr->has_ntsc

*  * ext_attr->has_btsc

*  * ext_attr->has_oob

*

 ignore (bypass ?) */

 27 MHz */

 20.25 MHz */

 4 MHz */

	/*

	   Determine device capabilities

	   Based on pinning v47

 Unknown device variant */

/*

* \fn int power_up_device()

* \brief Power up device.

* \param demod  Pointer to demodulator instance.

* \return int.

* \return 0    Success

* \retval -EIO Failure, I2C or max retries reached

*

	/*

	 * I2C access may fail in this case: no ack

	 * dummy write must be used to wake uop device, dummy read must be used to

	 * reset HI state machine (avoiding actual writes)

 Need some recovery time .... */

----------------------------------------------------------------------------*/

 MPEG Output Configuration Functions - begin                                */

----------------------------------------------------------------------------*/

/*

* \fn int ctrl_set_cfg_mpeg_output()

* \brief Set MPEG output configuration of the device.

* \param devmod  Pointer to demodulator instance.

* \param cfg_data Pointer to mpeg output configuaration.

* \return int.

*

*  Configure MPEG output parameters.

*

 data mask for the output data byte */

 check arguments */

		/* quick and dirty patch to set MPEG in case current std is not

 2048 bytes fifo ram */

 Low Water Mark for synchronization  */

 High Water Mark for synchronization */

 ext_attr->constellation */

 max_bit_rate = symbol_rate * nr_bits * coef */

 coef = 188/204                          */

 as b/c Annex A/C need following settings */

 switch (standard) */

 Check insertion of the Reed-Solomon parity bytes */

 enable parity symbol forward */

 MVAL disable during parity bytes */

 insert_rs_byte = true -> coef = 188/188 -> 1, RS bits are in MPEG output */

 ext_attr->standard */

 insert_rs_byte == false */

 disable parity symbol forward */

 MVAL enable during parity bytes */

 insert_rs_byte = false -> coef = 188/204, RS bits not in MPEG output */

 ext_attr->standard */

 MPEG data output is parallel -> clear ipr_mode[0] */

 MPEG data output is serial -> set ipr_mode[0] */

 Control slective inversion of output bits */

 Static mode */

 Dynamic mode */

 Write appropriate registers with requested configuration */

 enabling for both parallel and serial now */

  Write magic word to enable pdr reg write */

  Set MPEG TS pads to outputmode */

 MPEG data output is parallel -> set MD1 to MD7 to output mode */

 MPEG data output is serial -> set MD1 to MD7 to tri-state */

  Enable Monitor Bus output over MPEG pads and ctl input */

  Write nomagic word to enable pdr reg write */

  Write magic word to enable pdr reg write */

  Set MPEG TS pads to inputmode */

 Enable Monitor Bus output over MPEG pads and ctl input */

 Write nomagic word to enable pdr reg write */

 save values for restore after re-acquire */

----------------------------------------------------------------------------*/

----------------------------------------------------------------------------*/

 MPEG Output Configuration Functions - end                                  */

----------------------------------------------------------------------------*/

----------------------------------------------------------------------------*/

 miscellaneous configurations - begin                           */

----------------------------------------------------------------------------*/

/*

* \fn int set_mpegtei_handling()

* \brief Activate MPEG TEI handling settings.

* \param devmod  Pointer to demodulator instance.

* \return int.

*

* This routine should be called during a set channel of QAM/VSB

*

 reset to default, allow TEI bit to be changed */

 do not change TEI bit */

----------------------------------------------------------------------------*/

/*

* \fn int bit_reverse_mpeg_output()

* \brief Set MPEG output bit-endian settings.

* \param devmod  Pointer to demodulator instance.

* \return int.

*

* This routine should be called during a set channel of QAM/VSB

*

 reset to default (normal bit order) */

----------------------------------------------------------------------------*/

/*

* \fn int set_mpeg_start_width()

* \brief Set MPEG start width.

* \param devmod  Pointer to demodulator instance.

* \return int.

*

* This routine should be called during a set channel of QAM/VSB

*

----------------------------------------------------------------------------*/

 miscellaneous configurations - end                             */

----------------------------------------------------------------------------*/

----------------------------------------------------------------------------*/

 UIO Configuration Functions - begin                                        */

----------------------------------------------------------------------------*/

/*

* \fn int ctrl_set_uio_cfg()

* \brief Configure modus oprandi UIO.

* \param demod Pointer to demodulator instance.

* \param uio_cfg Pointer to a configuration setting for a certain UIO.

* \return int.

  Write magic word to enable pdr reg write               */

====================================================================*/

 DRX_UIO1: SMA_TX UIO-1 */

 pad configuration register is set 0 - input mode */

 switch ( uio_cfg->mode ) */

====================================================================*/

 DRX_UIO2: SMA_RX UIO-2 */

 pad configuration register is set 0 - input mode */

 switch ( uio_cfg->mode ) */

====================================================================*/

 DRX_UIO3: GPIO UIO-3 */

 pad configuration register is set 0 - input mode */

 switch ( uio_cfg->mode ) */

====================================================================*/

 DRX_UIO4: IRQN UIO-4 */

 pad configuration register is set 0 - input mode */

 switch ( uio_cfg->mode ) */

====================================================================*/

 switch ( uio_cfg->uio ) */

  Write magic word to disable pdr reg write               */

/*

* \fn int ctrl_uio_write()

* \brief Write to a UIO.

* \param demod Pointer to demodulator instance.

* \param uio_data Pointer to data container for a certain UIO.

* \return int.

  Write magic word to enable pdr reg write               */

====================================================================*/

 DRX_UIO1: SMA_TX UIO-1 */

 io_pad_cfg register (8 bit reg.) MSB bit is 1 (default value) */

 io_pad_cfg_mode output mode is drive always */

 io_pad_cfg_drive is set to power 2 (23 mA) */

 write to io pad configuration register - output mode */

 use corresponding bit in io data output registar */

 write zero to 15th bit - 1st UIO */

 write one to 15th bit - 1st UIO */

 write back to io data output register */

======================================================================*/

 DRX_UIO2: SMA_RX UIO-2 */

 io_pad_cfg register (8 bit reg.) MSB bit is 1 (default value) */

 io_pad_cfg_mode output mode is drive always */

 io_pad_cfg_drive is set to power 2 (23 mA) */

 write to io pad configuration register - output mode */

 use corresponding bit in io data output registar */

 write zero to 14th bit - 2nd UIO */

 write one to 14th bit - 2nd UIO */

 write back to io data output register */

====================================================================*/

 DRX_UIO3: ASEL UIO-3 */

 io_pad_cfg register (8 bit reg.) MSB bit is 1 (default value) */

 io_pad_cfg_mode output mode is drive always */

 io_pad_cfg_drive is set to power 2 (23 mA) */

 write to io pad configuration register - output mode */

 use corresponding bit in io data output registar */

 write zero to 2nd bit - 3rd UIO */

 write one to 2nd bit - 3rd UIO */

 write back to io data output register */

=====================================================================*/

 DRX_UIO4: IRQN UIO-4 */

 io_pad_cfg register (8 bit reg.) MSB bit is 1 (default value) */

 io_pad_cfg_mode output mode is drive always */

 io_pad_cfg_drive is set to power 2 (23 mA) */

 write to io pad configuration register - output mode */

 use corresponding bit in io data output registar */

 write zero to 12th bit - 4th UIO */

 write one to 12th bit - 4th UIO */

 write back to io data output register */

=====================================================================*/

 switch ( uio_data->uio ) */

  Write magic word to disable pdr reg write               */

---------------------------------------------------------------------------*/

 UIO Configuration Functions - end                                         */

---------------------------------------------------------------------------*/

----------------------------------------------------------------------------*/

 I2C Bridge Functions - begin                                               */

----------------------------------------------------------------------------*/

/*

* \fn int ctrl_i2c_bridge()

* \brief Open or close the I2C switch to tuner.

* \param demod Pointer to demodulator instance.

* \param bridge_closed Pointer to bool indication if bridge is closed not.

* \return int.



 check arguments */

----------------------------------------------------------------------------*/

 I2C Bridge Functions - end                                                 */

----------------------------------------------------------------------------*/

----------------------------------------------------------------------------*/

 Smart antenna Functions - begin                                            */

----------------------------------------------------------------------------*/

/*

* \fn int smart_ant_init()

* \brief Initialize Smart Antenna.

* \param pointer to struct drx_demod_instance.

* \return int.

*

  Write magic word to enable pdr reg write               */

 init smart antenna */

 config SMA_TX pin to smart antenna mode */

  Write magic word to disable pdr reg write               */

 Check param */

 Wait until SCU command interface is ready to receive command */

 do nothing */

 this number of parameters is not supported */

 Wait until SCU has processed command */

 read results */

 do nothing */

 this number of parameters is not supported */

 Check if an error was reported by SCU */

 check a few fixed error codes */

 here it is assumed that negative means error, and positive no error */

/*

* \fn int DRXJ_DAP_SCUAtomicReadWriteBlock()

* \brief Basic access routine for SCU atomic read or write access

* \param dev_addr  pointer to i2c dev address

* \param addr     destination/source address

* \param datasize size of data buffer in bytes

* \param data     pointer to data buffer

* \return int

* \retval 0 Success

* \retval -EIO Timeout, I2C error, illegal bank

*

 max 30 bytes because the limit of SCU parameter */

 Parameter check */

 read */

 read data from buffer */

============================================================================*/

/*

* \fn int DRXJ_DAP_AtomicReadReg16()

* \brief Atomic read of 16 bits words

============================================================================*/

/*

* \fn int drxj_dap_scu_atomic_write_reg16()

* \brief Atomic read of 16 bits words

 -------------------------------------------------------------------------- */

/*

* \brief Measure result of ADC synchronisation

* \param demod demod instance

* \param count (returned) count

* \return int.

* \retval 0    Success

* \retval -EIO Failure: I2C error

*

 Start measurement */

 Wait at least 3*128*(1/sysclk) <<< 1 millisec */

/*

* \brief Synchronize analog and digital clock domains

* \param demod demod instance

* \return int.

* \retval 0    Success

* \retval -EIO Failure: I2C error or failure to synchronize

*

* An IQM reset will also reset the results of this synchronization.

* After an IQM reset this routine needs to be called again.

*

 Try sampling on a different edge */

 TODO: implement fallback scenarios */

============================================================================*/

==                      END AUXILIARY FUNCTIONS                           ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                8VSB & QAM COMMON DATAPATH FUNCTIONS                    ==*/

============================================================================*/

============================================================================*/

/*

* \fn int init_agc ()

* \brief Initialize AGC for all standards.

* \param demod instance of demodulator.

* \param channel pointer to channel data.

* \return int.

 for new AGC interface */

 Gain fed from inner to outer AGC */

 set to p_agc_settings->top before */

 Set/restore Ki DGAIN factor */

/*

* \fn int set_frequency ()

* \brief Set frequency shift.

* \param demod instance of demodulator.

* \param channel pointer to channel data.

* \param tuner_freq_offset residual frequency from tuner.

* \return int.

	/*

	   Program frequency shifter

	   No need to account for mirroring on RF

		/* After IQM FS sound carrier must appear at 4 Mhz in spect.

		   Sound carrier is already 3Mhz above centre frequency due

 adc mirrors */

 adc doesn't mirror */

 Program frequency shifter with tuner offset compensation */

 frequency_shift += tuner_freq_offset; TODO */

/*

* \fn int get_acc_pkt_err()

* \brief Retrieve signal strength for VSB and QAM.

* \param demod Pointer to demod instance

* \param packet_err Pointer to packet error

* \return int.

* \retval 0 sig_strength contains valid data.

* \retval -EINVAL sig_strength is NULL.

* \retval -EIO Erroneous data, sig_strength contains invalid data.

============================================================================*/

/*

* \fn int set_agc_rf ()

* \brief Configure RF AGC

* \param demod instance of demodulator.

* \param agc_settings AGC configuration structure

* \return int.

 Configure AGC only if standard is currently active */

 Enable RF AGC DAC */

 Enable SCU RF AGC loop */

 Set speed ( using complementary reduction value ) */

 Set TOP, only if IF-AGC is in AUTO mode */

 Cut-Off current */

 Enable RF AGC DAC */

 Disable SCU RF AGC loop */

 Write value to output pin */

 Disable RF AGC DAC */

 Disable SCU RF AGC loop */

 switch ( agcsettings->ctrl_mode ) */

 Store rf agc settings */

/*

* \fn int set_agc_if ()

* \brief Configure If AGC

* \param demod instance of demodulator.

* \param agc_settings AGC configuration structure

* \return int.

 Configure AGC only if standard is currently active */

 Enable IF AGC DAC */

 Enable SCU IF AGC loop */

 Set speed (using complementary reduction value) */

 Restore TOP */

 Enable IF AGC DAC */

 Disable SCU IF AGC loop */

 Write value to output pin */

 Disable If AGC DAC */

 Disable SCU IF AGC loop */

 switch ( agcsettings->ctrl_mode ) */

 always set the top to support configurations without if-loop */

 Store if agc settings */

/*

* \fn int set_iqm_af ()

* \brief Configure IQM AF registers

* \param demod instance of demodulator.

* \param active

* \return int.

 Configure IQM */

============================================================================*/

==              END 8VSB & QAM COMMON DATAPATH FUNCTIONS                  ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                       8VSB DATAPATH FUNCTIONS                          ==*/

============================================================================*/

============================================================================*/

/*

* \fn int power_down_vsb ()

* \brief Powr down QAM related blocks.

* \param demod instance of demodulator.

* \param channel pointer to channel data.

* \return int.

 command     */ 0,

 parameter_len */ 0,

 result_len    */ 0,

 *parameter   */ NULL,

 *result      */ NULL

	/*

	   STOP demodulator

	   reset of FEC and VSB HW

 stop all comm_exec */

/*

* \fn int set_vsb_leak_n_gain ()

* \brief Set ATSC demod.

* \param demod instance of demodulator.

* \return int.

 FFETRAINLKRATIO1  */

 FFETRAINLKRATIO2  */

 FFETRAINLKRATIO3  */

 FFETRAINLKRATIO4  */

 FFETRAINLKRATIO5  */

 FFETRAINLKRATIO6  */

 FFETRAINLKRATIO7  */

 FFETRAINLKRATIO8  */

 FFETRAINLKRATIO9  */

 FFETRAINLKRATIO10  */

 FFETRAINLKRATIO11 */

 FFETRAINLKRATIO12 */

 FFERCA1TRAINLKRATIO1 */

 FFERCA1TRAINLKRATIO2 */

 FFERCA1TRAINLKRATIO3 */

 FFERCA1TRAINLKRATIO4 */

 FFERCA1TRAINLKRATIO5 */

 FFERCA1TRAINLKRATIO6 */

 FFERCA1TRAINLKRATIO7 */

 FFERCA1TRAINLKRATIO8 */

 FFERCA1TRAINLKRATIO9 */

 FFERCA1TRAINLKRATIO10 */

 FFERCA1TRAINLKRATIO11 */

 FFERCA1TRAINLKRATIO12 */

 FFERCA1DATALKRATIO1 */

 FFERCA1DATALKRATIO2 */

 FFERCA1DATALKRATIO3 */

 FFERCA1DATALKRATIO4 */

 FFERCA1DATALKRATIO5 */

 FFERCA1DATALKRATIO6 */

 FFERCA1DATALKRATIO7 */

 FFERCA1DATALKRATIO8 */

 FFERCA1DATALKRATIO9 */

 FFERCA1DATALKRATIO10 */

 FFERCA1DATALKRATIO11 */

 FFERCA1DATALKRATIO12 */

 FFERCA2TRAINLKRATIO1 */

 FFERCA2TRAINLKRATIO2 */

 FFERCA2TRAINLKRATIO3 */

 FFERCA2TRAINLKRATIO4 */

 FFERCA2TRAINLKRATIO5 */

 FFERCA2TRAINLKRATIO6 */

 FFERCA2TRAINLKRATIO7 */

 FFERCA2TRAINLKRATIO8 */

 FFERCA2TRAINLKRATIO9 */

 FFERCA2TRAINLKRATIO10 */

 FFERCA2TRAINLKRATIO11 */

 FFERCA2TRAINLKRATIO12 */

 FFERCA2DATALKRATIO1 */

 FFERCA2DATALKRATIO2 */

 FFERCA2DATALKRATIO3 */

 FFERCA2DATALKRATIO4 */

 FFERCA2DATALKRATIO5 */

 FFERCA2DATALKRATIO6 */

 FFERCA2DATALKRATIO7 */

 FFERCA2DATALKRATIO8 */

 FFERCA2DATALKRATIO9 */

 FFERCA2DATALKRATIO10 */

 FFERCA2DATALKRATIO11 */

 FFERCA2DATALKRATIO12 */

 FFEDDM1TRAINLKRATIO1 */

 FFEDDM1TRAINLKRATIO2 */

 FFEDDM1TRAINLKRATIO3 */

 FFEDDM1TRAINLKRATIO4 */

 FFEDDM1TRAINLKRATIO5 */

 FFEDDM1TRAINLKRATIO6 */

 FFEDDM1TRAINLKRATIO7 */

 FFEDDM1TRAINLKRATIO8 */

 FFEDDM1TRAINLKRATIO9 */

 FFEDDM1TRAINLKRATIO10 */

 FFEDDM1TRAINLKRATIO11 */

 FFEDDM1TRAINLKRATIO12 */

 FFEDDM1DATALKRATIO1 */

 FFEDDM1DATALKRATIO2 */

 FFEDDM1DATALKRATIO3 */

 FFEDDM1DATALKRATIO4 */

 FFEDDM1DATALKRATIO5 */

 FFEDDM1DATALKRATIO6 */

 FFEDDM1DATALKRATIO7 */

 FFEDDM1DATALKRATIO8 */

 FFEDDM1DATALKRATIO9 */

 FFEDDM1DATALKRATIO10 */

 FFEDDM1DATALKRATIO11 */

 FFEDDM1DATALKRATIO12 */

 FFEDDM2TRAINLKRATIO1 */

 FFEDDM2TRAINLKRATIO2 */

 FFEDDM2TRAINLKRATIO3 */

 FFEDDM2TRAINLKRATIO4 */

 FFEDDM2TRAINLKRATIO5 */

 FFEDDM2TRAINLKRATIO6 */

 FFEDDM2TRAINLKRATIO7 */

 FFEDDM2TRAINLKRATIO8 */

 FFEDDM2TRAINLKRATIO9 */

 FFEDDM2TRAINLKRATIO10 */

 FFEDDM2TRAINLKRATIO11 */

 FFEDDM2TRAINLKRATIO12 */

 FFEDDM2DATALKRATIO1 */

 FFEDDM2DATALKRATIO2 */

 FFEDDM2DATALKRATIO3 */

 FFEDDM2DATALKRATIO4 */

 FFEDDM2DATALKRATIO5 */

 FFEDDM2DATALKRATIO6 */

 FFEDDM2DATALKRATIO7 */

 FFEDDM2DATALKRATIO8 */

 FFEDDM2DATALKRATIO9 */

 FFEDDM2DATALKRATIO10 */

 FFEDDM2DATALKRATIO11 */

 FFEDDM2DATALKRATIO12 */

 FIRTRAINGAIN1 */

 FIRTRAINGAIN2 */

 FIRTRAINGAIN3 */

 FIRTRAINGAIN4 */

 FIRTRAINGAIN5 */

 FIRTRAINGAIN6 */

 FIRTRAINGAIN7 */

 FIRTRAINGAIN8 */

 FIRTRAINGAIN9 */

 FIRTRAINGAIN10 */

 FIRTRAINGAIN11 */

 FIRTRAINGAIN12 */

 FIRRCA1GAIN1 */

 FIRRCA1GAIN2 */

 FIRRCA1GAIN3 */

 FIRRCA1GAIN4 */

 FIRRCA1GAIN5 */

 FIRRCA1GAIN6 */

 FIRRCA1GAIN7 */

 FIRRCA1GAIN8 */

 FIRRCA1GAIN9 */

 FIRRCA1GAIN10 */

 FIRRCA1GAIN11 */

 FIRRCA1GAIN12 */

 FIRRCA2GAIN1 */

 FIRRCA2GAIN2 */

 FIRRCA2GAIN3 */

 FIRRCA2GAIN4 */

 FIRRCA2GAIN5 */

 FIRRCA2GAIN6 */

 FIRRCA2GAIN7 */

 FIRRCA2GAIN8 */

 FIRRCA2GAIN9 */

 FIRRCA2GAIN10 */

 FIRRCA2GAIN11 */

 FIRRCA2GAIN12 */

 FIRDDM1GAIN1 */

 FIRDDM1GAIN2 */

 FIRDDM1GAIN3 */

 FIRDDM1GAIN4 */

 FIRDDM1GAIN5 */

 FIRDDM1GAIN6 */

 FIRDDM1GAIN7 */

 FIRDDM1GAIN8 */

 FIRDDM1GAIN9 */

 FIRDDM1GAIN10 */

 FIRDDM1GAIN11 */

 FIRDDM1GAIN12 */

 FIRDDM2GAIN1 */

 FIRDDM2GAIN2 */

 FIRDDM2GAIN3 */

 FIRDDM2GAIN4 */

 FIRDDM2GAIN5 */

 FIRDDM2GAIN6 */

 FIRDDM2GAIN7 */

 FIRDDM2GAIN8 */

 FIRDDM2GAIN9 */

 FIRDDM2GAIN10 */

 FIRDDM2GAIN11 */

 FIRDDM2GAIN12 */

 DFETRAINLKRATIO */

 DFERCA1TRAINLKRATIO */

 DFERCA1DATALKRATIO */

 DFERCA2TRAINLKRATIO */

 DFERCA2DATALKRATIO */

 DFEDDM1TRAINLKRATIO */

 DFEDDM1DATALKRATIO */

 DFEDDM2TRAINLKRATIO */

 DFEDDM2DATALKRATIO */

 DFETRAINGAIN */

 DFERCA1GAIN */

 DFERCA2GAIN */

 DFEDDM1GAIN */

 DFEDDM2GAIN */

/*

* \fn int set_vsb()

* \brief Set 8VSB demod.

* \param demod instance of demodulator.

* \return int.

*

 re0  */

 re1  */

 re2  */

 re3  */

 re4  */

 re5  */

 re6  */

 re7  */

 re8  */

 re9  */

 re10 */

 re11 */

 re12 */

 re13 */

 re14 */

 re15 */

 re16 */

 re17 */

 re18 */

 re19 */

 re20 */

 re21 */

 re22 */

 re23 */

 re24 */

 re25 */

 re26 */

 re27 */

 stop all comm_exec */

 reset demodulator */

 set higher threshold */

 burst detection on   */

 drop thresholds by 1 dB */

 drop thresholds by 2 dB */

 cma on               */

 GPIO               */

 Initialize the FEC Subsystem */

 output data even when not locked */

 set clip */

 no transparent, no A&C framing; parity is set in mpegoutput */

 timeout counter for restarting */

 bypass disabled */

 initialize RS packet error measurement parameters */

 init measurement period of MER/SER */

 B-Input to ADC, PGA+filter in standby */

 turn on IQMAF. It has to be in front of setAgc**() */

		/* TODO fix this, store a struct drxj_cfg_afe_gain structure in struct drxj_data instead

 Mpeg output has to be in front of FEC active */

 TODO: move to set_standard after hardware reset value problem is solved */

 Configure initial MPEG output */

 TBD: what parameters should be set */

 Default mode AGC on, etc */

 start demodulator */

/*

* \fn static short get_vsb_post_rs_pck_err(struct i2c_device_addr *dev_addr, u16 *PckErrs)

* \brief Get the values of packet error in 8VSB mode

* \return Error code

 packet error rate = (error packet number) per second */

 77.3 us is time for per packet */

/*

* \fn static short GetVSBBer(struct i2c_device_addr *dev_addr, u32 *ber)

* \brief Get the values of ber in VSB mode

* \return Error code

/*

* \fn static short get_vs_bpre_viterbi_ber(struct i2c_device_addr *dev_addr, u32 *ber)

* \brief Get the values of ber in VSB mode

* \return Error code

/*

* \fn static int get_vsbmer(struct i2c_device_addr *dev_addr, u16 *mer)

* \brief Get the values of MER

* \return Error code

============================================================================*/

==                     END 8VSB DATAPATH FUNCTIONS                        ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                       QAM DATAPATH FUNCTIONS                           ==*/

============================================================================*/

============================================================================*/

/*

* \fn int power_down_qam ()

* \brief Powr down QAM related blocks.

* \param demod instance of demodulator.

* \param channel pointer to channel data.

* \return int.

 command      */ 0,

 parameter_len */ 0,

 result_len    */ 0,

 *parameter   */ NULL,

 *result      */ NULL

	/*

	   STOP demodulator

	   resets IQM, QAM and FEC HW blocks

 stop all comm_exec */

============================================================================*/

/*

* \fn int set_qam_measurement ()

* \brief Setup of the QAM Measuremnt intervals for signal quality

* \param demod instance of demod.

* \param constellation current constellation.

* \return int.

*

*  NOTE:

*  Take into account that for certain settings the errorcounters can overflow.

*  The implementation does not check this.

*

*  TODO: overriding the ext_attr->fec_bits_desired by constellation dependent

*  constants to get a measurement period of approx. 1 sec. Remove fec_bits_desired

*  field ?

*

 device address for I2C writes */

 Global data container for DRXJ specific data */

 BER accounting period */

 defines RS BER measurement period */

 ReedSolomon Measurement Prescale */

 Value for corresponding I2C register */

 Actual precise amount of bits */

 Value for corresponding I2C register */

 Value for corresponding I2C register */

 Actual precise amount of bits */

 no of trellis symbols: VD SER measur period */

 Viterbi Measurement Prescale */

 Parameters for Reed-Solomon Decoder */

 fecrs_period = (int)ceil(FEC_BITS_DESIRED/(fecrs_prescale*plen)) */

 rs_bit_cnt   = fecrs_period*fecrs_prescale*plen                  */

     result is within 32 bit arithmetic ->                        */

     no need for mult or frac functions                           */

 TODO: use constant instead of calculation and remove the fec_rs_plen in ext_attr */

 for getSigQual */

 temp storage   */

 ceil */

 limit to max 16 bit value (I2C register width) if needed */

 write corresponding registers */

 Parameters for Viterbi Decoder */

 qamvd_period = (int)ceil(FEC_BITS_DESIRED/                      */

                    (qamvd_prescale*plen*(qam_constellation+1))) */

 vd_bit_cnt   = qamvd_period*qamvd_prescale*plen                 */

     result is within 32 bit arithmetic ->                       */

     no need for mult or frac functions                          */

 a(8 bit) * b(8 bit) = 16 bit result => mult32 not needed */

 temp storage */

 a(16 bit) * b(4 bit) = 20 bit result => mult32 not needed */

 a(16 bit) * b(5 bit) = 21 bit result => mult32 not needed */

 limit to max 16 bit value (I2C register width) if needed */

 a(16 bit) * b(16 bit) = 32 bit result => mult32 not needed */

============================================================================*/

/*

* \fn int set_qam16 ()

* \brief QAM16 specific setup

* \param demod instance of demod.

* \return int.

 fun0  */

 fun1  */

 fun2  */

 fun3  */

 fun4  */

 fun5  */

 RAD0  */

 RAD1  */

 RAD2  */

 RAD3  */

 RAD4  */

 RAD5  */

============================================================================*/

/*

* \fn int set_qam32 ()

* \brief QAM32 specific setup

* \param demod instance of demod.

* \return int.

 fun0  */

 fun1  */

 fun2  */

 fun3  */

 fun4  */

 fun5  */

 RAD0  */

 RAD1  */

 RAD2  */

 RAD3  */

 RAD4  */

 RAD5  */

============================================================================*/

/*

* \fn int set_qam64 ()

* \brief QAM64 specific setup

* \param demod instance of demod.

* \return int.

 this is hw reset value. no necessary to re-write */

 fun0  */

 fun1  */

 fun2  */

 fun3  */

 fun4  */

 fun5  */

 RAD0  */

 RAD1  */

 RAD2  */

 RAD3  */

 RAD4  */

 RAD5  */

============================================================================*/

/*

* \fn int set_qam128 ()

* \brief QAM128 specific setup

* \param demod: instance of demod.

* \return int.

 fun0  */

 fun1  */

 fun2  */

 fun3  */

 fun4  */

 fun5  */

 RAD0  */

 RAD1  */

 RAD2  */

 RAD3  */

 RAD4  */

 RAD5  */

============================================================================*/

/*

* \fn int set_qam256 ()

* \brief QAM256 specific setup

* \param demod: instance of demod.

* \return int.

 fun0  */

 fun1  */

 fun2  */

 fun3  */

 fun4  */

 fun5  */

 RAD0  */

 RAD1  */

 RAD2  */

 RAD3  */

 RAD4  */

 RAD5  */

============================================================================*/

/*

* \fn int set_qam ()

* \brief Set QAM demod.

* \param demod:   instance of demod.

* \param channel: pointer to channel data.

* \return int.

 command      */ 0,

 parameter_len */ 0,

 result_len    */ 0,

 parameter    */ NULL,

 result       */ NULL

 re0  */

 re1  */

 re2  */

 re3  */

 re4  */

 re5  */

 re6  */

 re7  */

 re8  */

 re9  */

 re10 */

 re11 */

 re12 */

 re13 */

 re14 */

 re15 */

 re16 */

 re17 */

 re18 */

 re19 */

 re20 */

 re21 */

 re22 */

 re23 */

 re24 */

 re25 */

 re26 */

 re27 */

 re0  */

 re1  */

 re2  */

 re3  */

 re4  */

 re5  */

 re6  */

 re7  */

 re8  */

 re9  */

 re10 */

 re11 */

 re12 */

 re13 */

 re14 */

 re15 */

 re16 */

 re17 */

 re18 */

 re19 */

 re20 */

 re21 */

 re22 */

 re23 */

 re24 */

 re25 */

 re26 */

 re27 */

 re0  */

 re1  */

 re2  */

 re3  */

 re4  */

 re5  */

 re6  */

 re7  */

 re8  */

 re9  */

 re10 */

 re11 */

 re12 */

 re13 */

 re14 */

 re15 */

 re16 */

 re17 */

 re18 */

 re19 */

 re20 */

 re21 */

 re22 */

 re23 */

 re24 */

 re25 */

 re26 */

 re27 */

 re0  */

 re1  */

 re2  */

 re3  */

 re4  */

 re5  */

 re6  */

 re7  */

 re8  */

 re9  */

 re10 */

 re11 */

 re12 */

 re13 */

 re14 */

 re15 */

 re16 */

 re17 */

 re18 */

 re19 */

 re20 */

 re21 */

 re22 */

 re23 */

 re24 */

 re25 */

 re26 */

 re27 */

 annex             */

 constellation     */

 interleave mode   */

 annex             */

 constellation     */

 interleave mode   */

 annex             */

 constellation     */

 interleave mode   */

		/*

		   STEP 1: reset demodulator

		   resets IQM, QAM and FEC HW blocks

		   resets SCU variables

 stop all comm_exec */

		/*

		   STEP 2: configure demodulator

		   -set env

		   -set params (resets IQM,QAM,FEC HW; initializes some SCU variables )

 set symbol rate */

	/* STEP 3: enable the system in a mode where the ADC provides valid signal

 from qam_cmd.py script (qam_driver_b) */

 TODO: remove re-writes of HW reset values */

 scu temporary shut down agc */

! reset default val ! */

! reset default val ! */

! reset default val ! */

! reset default val ! */

! reset default val ! */

! reset default val ! */

 switch */

! reset default val ! */

		/* No more resets of the IQM, current standard correctly set =>

 turn on IQMAF. It has to be in front of setAgc**() */

			/* TODO fix this, store a struct drxj_cfg_afe_gain structure in struct drxj_data instead

 SETP 4: constellation specific setup */

 switch */

 Mpeg output has to be in front of FEC active */

 TODO: move to set_standard after hardware reset value problem is solved */

 Configure initial MPEG output */

 STEP 5: start QAM demodulator (starts FEC, QAM and IQM HW) */

============================================================================*/

 Silence the controlling of lc, equ, and the acquisition state machine */

 freeze the frequency control loop */

 freeze dq/fq updating */

 lc_cp / _ci / _ca */

 flip the spec */

 freeze dq/fq updating */

/*

* \fn int qam64auto ()

* \brief auto do sync pattern switching and mirroring.

* \param demod:   instance of demod.

* \param channel: pointer to channel data.

* \param tuner_freq_offset: tuner frequency offset.

* \param lock_status: pointer to lock status.

* \return int.

 external attributes for storing acquired channel constellation */

 some delay to see if fec_lock possible TODO find the right value */

 see something, waiting longer */

 still demod_lock in 150ms */

 flip sync pattern back */

 flip spectrum */

 reset timer TODO: still need 500ms? */

 no need to wait lock */

 still demod_lock in 150ms */

 no need to wait lock */

 Returning control to application ... */

/*

* \fn int qam256auto ()

* \brief auto do sync pattern switching and mirroring.

* \param demod:   instance of demod.

* \param channel: pointer to channel data.

* \param tuner_freq_offset: tuner frequency offset.

* \param lock_status: pointer to lock status.

* \return int.

 external attributes for storing acquired channel constellation */

 see something, wait longer */

 reset timer TODO: still need 300ms? */

/*

* \fn int set_qam_channel ()

* \brief Set QAM channel according to the requested constellation.

* \param demod:   instance of demod.

* \param channel: pointer to channel data.

* \return int.

 external attributes for storing acquired channel constellation */

 set QAM channel constellation */

 for channel scan */

 try to lock default QAM constellation: QAM256 */

 QAM254 not locked. Try QAM64 constellation */

 force to rate hunting */

 force to rate hunting */

 restore starting value */

============================================================================*/

/*

* \fn static short get_qamrs_err_count(struct i2c_device_addr *dev_addr)

* \brief Get RS error count in QAM mode (used for post RS BER calculation)

* \return Error code

*

* precondition: measurement period & measurement prescale must be set

*

 check arguments */

 all reported errors are received in the  */

 most recently finished measurement period */

   no of pre RS bit errors */

   no of symbol errors      */

   no of packet errors      */

   no of failures to decode */

   no of post RS bit erros  */

 TODO: NOTE */

 These register values are fetched in non-atomic fashion           */

 It is possible that the read values contain unrelated information */

============================================================================*/

/*

 * \fn int get_sig_strength()

 * \brief Retrieve signal strength for VSB and QAM.

 * \param demod Pointer to demod instance

 * \param u16-t Pointer to signal strength data; range 0, .. , 100.

 * \return int.

 * \retval 0 sig_strength contains valid data.

 * \retval -EINVAL sig_strength is NULL.

 * \retval -EIO Erroneous data, sig_strength contains invalid data.

/*

* \fn int ctrl_get_qam_sig_quality()

* \brief Retrieve QAM signal quality from device.

* \param devmod Pointer to demodulator instance.

* \param sig_quality Pointer to signal quality data.

* \return int.

* \retval 0 sig_quality contains valid data.

* \retval -EINVAL sig_quality is NULL.

* \retval -EIO Erroneous data, sig_quality contains invalid data.



*  Pre-condition: Device must be started and in lock.

 pre RedSolomon Bit Error Rate */

 post RedSolomon Bit Error Rate */

 no of packet errors in RS */

 accumulated error between raw and sliced symbols */

 quadrature symbol errors in QAM_VD */

 SNC sync failure measurement period */

 ReedSolomon Measurement Prescale */

 Value for corresponding I2C register */

 calculation constants */

 RedSolomon Bit Count */

 used for MER, depends of QAM constellation */

 intermediate results */

 exponent value used for QAM BER/SER */

 mantisa value used for QAM BER/SER */

 BER count */

 signal quality info */

 QAM MER */

 Pre RedSolomon BER */

 Post RedSolomon BER */

 ViterbiDecoder SER */

 Viterbi Measurement Prescale */

 Viterbi Measurement period */

 ViterbiDecoder Bit Count */

 read the physical registers */

   Get the RS error data */

 get the register value needed for MER */

 get the register value needed for post RS BER */

 get constants needed for signal quality calculation */

 DRXJ_QAM_SL_SIG_POWER_QAMxxx  * 4     */

 ------------------------------ */

 MER Calculation                */

 ------------------------------ */

 MER is good if it is above 27.5 for QAM256 or 21.5 for QAM64 */

 10.0*log10(qam_sl_sig_power * 4.0 / qam_sl_err_power); */

 ----------------------------------------- */

 Pre Viterbi Symbol Error Rate Calculation */

 ----------------------------------------- */

 pre viterbi SER is good if it is below 0.025 */

 get the register value */

   no of quadrature symbol errors */

 Extract the Exponent and the Mantisa  */

 of number of quadrature symbol errors */

 --------------------------------------- */

 pre and post RedSolomon BER Calculation */

 --------------------------------------- */

 pre RS BER is good if it is below 3.5e-4 */

 get the register values */

 Extract the Exponent and the Mantisa of the */

 pre Reed-Solomon bit error count            */

qam_pre_rs_ber = frac_times1e6( ber_cnt, rs_bit_cnt ); */

 post RS BER = 1000000* (11.17 * FEC_OC_SNC_FAIL_COUNT__A) /  */

               (1504.0 * FEC_OC_SNC_FAIL_PERIOD__A)  */

	/*

	   => c = (1000000*100*11.17)/1504 =

	   post RS BER = (( c* FEC_OC_SNC_FAIL_COUNT__A) /

	   (100 * FEC_OC_SNC_FAIL_PERIOD__A)

	   *100 and /100 is for more precision.

	   => (20 bits * 12 bits) /(16 bits * 7 bits)  => safe in 32 bits computation



	   Precision errors still possible.

 fill signal quality data structure */

 #ifndef DRXJ_VSB_ONLY */

============================================================================*/

==                     END QAM DATAPATH FUNCTIONS                         ==*/

============================================================================*/

============================================================================*/

============================================================================*/

==                       ATV DATAPATH FUNCTIONS                           ==*/

============================================================================*/

============================================================================*/

/*

   Implementation notes.



   NTSC/FM AGCs



      Four AGCs are used for NTSC:

      (1) RF (used to attenuate the input signal in case of to much power)

      (2) IF (used to attenuate the input signal in case of to much power)

      (3) Video AGC (used to amplify the output signal in case input to low)

      (4) SIF AGC (used to amplify the output signal in case input to low)



      Video AGC is coupled to RF and IF. SIF AGC is not coupled. It is assumed

      that the coupling between Video AGC and the RF and IF AGCs also works in

      favor of the SIF AGC.



      Three AGCs are used for FM:

      (1) RF (used to attenuate the input signal in case of to much power)

      (2) IF (used to attenuate the input signal in case of to much power)

      (3) SIF AGC (used to amplify the output signal in case input to low)



      The SIF AGC is now coupled to the RF/IF AGCs.

      The SIF AGC is needed for both SIF output and the internal SIF signal to

      the AUD block.



      RF and IF AGCs DACs are part of AFE, Video and SIF AGC DACs are part of

      the ATV block. The AGC control algorithms are all implemented in

      microcode.



   ATV SETTINGS



      (Shadow settings will not be used for now, they will be implemented

       later on because of the schedule)



      Several HW/SCU "settings" can be used for ATV. The standard selection

      will reset most of these settings. To avoid that the end user application

      has to perform these settings each time the ATV or FM standards is

      selected the driver will shadow these settings. This enables the end user

      to perform the settings only once after a drx_open(). The driver must

      write the shadow settings to HW/SCU in case:

	 ( setstandard FM/ATV) ||

	 ( settings have changed && FM/ATV standard is active)

      The shadow settings will be stored in the device specific data container.

      A set of flags will be defined to flag changes in shadow settings.

      A routine will be implemented to write all changed shadow settings to

      HW/SCU.



      The "settings" will consist of: AGC settings, filter settings etc.



      Disadvantage of use of shadow settings:

      Direct changes in HW/SCU registers will not be reflected in the

      shadow settings and these changes will be overwritten during a next

      update. This can happen during evaluation. This will not be a problem

      for normal customer usage.

 -------------------------------------------------------------------------- */

/*

* \fn int power_down_atv ()

* \brief Power down ATV.

* \param demod instance of demodulator

* \param standard either NTSC or FM (sub strandard for ATV )

* \return int.

*

*  Stops and thus resets ATV and IQM block

*  SIF and CVBS ADC are powered down

*  Calls audio power down

 command      */ 0,

 parameter_len */ 0,

 result_len    */ 0,

 *parameter   */ NULL,

 *result      */ NULL

 ATV NTSC */

 Stop ATV SCU (will reset ATV and IQM hardware */

 Disable ATV outputs (ATV reset enables CVBS, undo this) */

============================================================================*/

/*

* \brief Power up AUD.

* \param demod instance of demodulator

* \return int.

*

/*

* \fn int set_orx_nsu_aox()

* \brief Configure OrxNsuAox for OOB

* \param demod instance of demodulator.

* \param active

* \return int.

 Configure NSU_AOX */

/*

* \fn int ctrl_set_oob()

* \brief Set OOB channel to be used.

* \param demod instance of demodulator

* \param oob_param OOB parameters for channel setting.

* \frequency should be in KHz

* \return int.

*

* Accepts  only. Returns error otherwise.

* Demapper value is written after scu_command START

* because START command causes COMM_EXEC transition

* from 0 to 1 which causes all registers to be

* overwritten with initial value

*

 Nyquist filter impulse response */

sqrt raised-cosine filter with alpha=0.3 */

sqrt raised-cosine filter with alpha=0.5 */

full raised-cosine filter with alpha=0.5 (receiver only) */

 Coefficients for the nyquist filter (total: 27 taps) */

 KHz */

 Target Mode 0 */

 Target Mode 1 */

 Target Mode 2 */

 Target Mode 3 */

 TARGET_MODE = 0:     PFI_A = -23/32; PFI_B = -54/32;  PFI_C = 25/32; fg = 0.5 MHz (Att=26dB) */

 TARGET_MODE = 1:     PFI_A = -16/32; PFI_B = -40/32;  PFI_C = 20/32; fg = 1.0 MHz (Att=28dB) */

 TARGET_MODE = 2, 3:  PFI_A = -20/32; PFI_B = -49/32;  PFI_C = 23/32; fg = 0.8 MHz (Att=25dB) */

 TARGET_MODE = 2, 3:  PFI_A = -20/32; PFI_B = -49/32;  PFI_C = 23/32; fg = 0.8 MHz (Att=25dB) */

 Check parameters */

 power off oob module  */

*******/

 Stop  */

*******/

*******/

 Reset */

*******/

*********/

 SET_ENV */

*********/

 set frequency, spectrum inversion and data rate */

 1-data rate;2-frequency */

 signal is transmitted inverted */

 and tuner is not mirroring the signal */

 or */

 signal is transmitted noninverted */

 and tuner is mirroring the signal */

 signal is transmitted inverted */

 and tuner is not mirroring the signal */

 or */

 signal is transmitted noninverted */

 and tuner is mirroring the signal */

 signal is transmitted inverted */

 and tuner is not mirroring the signal */

 or */

 signal is transmitted noninverted */

 and tuner is mirroring the signal */

  Write magic word to enable pdr reg write  */

  Write magic word to disable pdr reg write */

 ddc */

 nsu */

 initialization for target mode */

 Reset bits for timing and freq. recovery */

 AGN_LOCK = {2048>>3, -2048, 8, -8, 0, 1}; */

 DGN_LOCK = {10, -2048, 8, -8, 0, 1<<1}; */

 FRQ_LOCK = {15,-2048, 8, -8, 0, 1<<2}; */

 PHA_LOCK = {5000, -2048, 8, -8, 0, 1<<3}; */

 TIM_LOCK = {300,      -2048, 8, -8, 0, 1<<4}; */

 EQU_LOCK = {20,      -2048, 8, -8, 0, 1<<5}; */

 PRE-Filter coefficients (PFI) */

 NYQUIST-Filter coefficients (NYQ) */

*******/

 Start */

*******/

============================================================================*/

==                     END OOB DATAPATH FUNCTIONS                         ==*/

============================================================================*/

/*=============================================================================

  ===== MC command related functions ==========================================

/*=============================================================================

  ===== ctrl_set_channel() ==========================================================

/*

* \fn int ctrl_set_channel()

* \brief Select a new transmission channel.

* \param demod instance of demod.

* \param channel Pointer to channel data.

* \return int.

*

* In case the tuner module is not used and in case of NTSC/FM the pogrammer

* must tune the tuner to the centre frequency of the NTSC/FM channel.

*

== check arguments ======================================================*/

 check valid standards */

 DRXJ_VSB_ONLY */

 check bandwidth QAM annex B, NTSC and 8VSB */

	/* For QAM annex A and annex C:

	   -check symbolrate and constellation

	   -derive bandwidth from symbolrate (input bandwidth is ignored)

 config SMA_TX pin to SAW switch mode */

	/* For QAM annex B:

	   -check constellation

 SAW SW, user UIO is used for switchable SAW */

 DRXJ_VSB_ONLY */

== Setup demod for specific standard ====================================*/

 flag the packet error counter reset */

/*=============================================================================

  ===== SigQuality() ==========================================================

/*

* \fn int ctrl_sig_quality()

* \brief Retrieve signal quality form device.

* \param devmod Pointer to demodulator instance.

* \param sig_quality Pointer to signal quality data.

* \return int.

* \retval 0 sig_quality contains valid data.

* \retval -EINVAL sig_quality is NULL.

* \retval -EIO Erroneous data, sig_quality contains invalid data.



 PostViterbi is compute in steps of 10^(-6) */

============================================================================*/

/*

* \fn int ctrl_lock_status()

* \brief Retrieve lock status .

* \param dev_addr Pointer to demodulator device address.

* \param lock_stat Pointer to lock status structure.

* \return int.

*

 command      */ 0,

 parameter_len */ 0,

 result_len    */ 0,

 *parameter   */ NULL,

 *result      */ NULL

 check arguments */

 define the SCU command code */

 define the SCU command parameters and execute the command */

 set the lock status */

 0x0000 NOT LOCKED */

 0x8000 DEMOD + FEC LOCKED (system lock) */

 0xC000 NEVER LOCKED */

 (system will never be able to lock to the signal) */

============================================================================*/

/*

* \fn int ctrl_set_standard()

* \brief Set modulation standard to be used.

* \param standard Modulation standard.

* \return int.

*

* Setup stuff for the desired demodulation standard.

* Disable and power down the previous selected demodulation standard

*

 check arguments */

	/*

	   Stop and power down previous standard

 Do nothing */

	/*

	   Initialize channel independent registers

	   Power up new standard

 Don't know what the standard is now ... try again */

============================================================================*/

 Initialize default AFE configuration for QAM */

 IF AGC off, PGA active */

 IF AGC on, PGA not active */

 TODO: remove min_output_level and max_output_level for both QAM and VSB after */

 mc has not used them */

 Initialize default AFE configuration for VSB */

/*

* \fn int ctrl_power_mode()

* \brief Set the power mode of the device to the specified power mode

* \param demod Pointer to demodulator instance.

* \param mode  Pointer to new power mode.

* \return int.

* \retval 0          Success

* \retval -EIO       I2C error or other failure

* \retval -EINVAL Invalid mode argument.

*

*

 Check arguments */

 If already in requested power mode, do nothing */

 Unknow sleep mode */

 Check if device needs to be powered up */

 Restore analog & pin configuration */

 Initialize default AFE configuration for VSB */

 Power down to requested mode */

 Backup some register settings */

 Set pins with possible pull-ups connected to them in input mode */

 Analog power down */

 ADC power down */

 Power down device */

 stop all comm_exec */

		/*

		   Stop and power down previous standard

 Do nothing */

 Initialize HI, wakeup key especially before put IC to sleep */

============================================================================*/

== CTRL Set/Get Config related functions ===================================*/

============================================================================*/

/*

* \fn int ctrl_set_cfg_pre_saw()

* \brief Set Pre-saw reference.

* \param demod demod instance

* \param u16 *

* \return int.

*

* Check arguments

* Dispatch handling to standard specific function.

*

 check arguments */

 Only if standard is currently active */

 Store pre-saw settings */

============================================================================*/

/*

* \fn int ctrl_set_cfg_afe_gain()

* \brief Set AFE Gain.

* \param demod demod instance

* \param u16 *

* \return int.

*

* Check arguments

* Dispatch handling to standard specific function.

*

 check arguments */

 Do nothing */

	/* TODO PGA gain is also written by microcode (at least by QAM and VSB)

 Only if standard is currently active */

 Store AFE Gain settings */

============================================================================*/

/*=============================================================================

/*

* \fn drxj_open()

* \brief Open the demod instance, configure device, configure drxdriver

* \return Status_t Return status.

*

* drxj_open() can be called with a NULL ucode image => no ucode upload.

* This means that drxj_open() must NOT contain SCU commands or, in general,

* rely on SCU or AUD ucode to be present.

*

 Check arguments */

 has to be in front of setIqmAf and setOrxNsuAox */

	/*

	 * Soft reset of sys- and osc-clockdomain

	 *

	 * HACK: On windows, it writes a 0x07 here, instead of just 0x03.

	 * As we didn't load the firmware here yet, we should do the same.

	 * Btw, this is coherent with DRX-K, where we send reset codes

	 * for modulation (OFTM, in DRX-k), SYS and OSC clock domains.

 TODO first make sure that everything keeps working before enabling this */

 PowerDownAnalogBlocks() */

 disable mpegoutput pins */

 Stop AUD Inform SetAudio it will need to do all setting */

 Stop SCU */

 Upload microcode */

		/* Dirty trick to use common ucode upload & verify,

 Run SCU for a little while to initialize microcode version numbers */

 Initialize scan timeout */

	/* Stamp driver version number in SCU data RAM in BCD code

	   Done to enable field application engineers to retrieve drxdriver version

	   via I2C from SCU RAM

 refresh the audio data structure with default */

============================================================================*/

/*

* \fn drxj_close()

* \brief Close the demod instance, power down the device

* \return Status_t Return status.

*

 power up */

/*

 * Microcode related functions

/*

 * drx_u_code_compute_crc	- Compute CRC of block of microcode data.

 * @block_data: Pointer to microcode data.

 * @nr_words:   Size of microcode block (number of 16 bits words).

 *

 * returns The computed CRC residue.

/*

 * drx_check_firmware - checks if the loaded firmware is valid

 *

 * @demod:	demod structure

 * @mc_data:	pointer to the start of the firmware

 * @size:	firmware size

	/*

	 * Scan microcode blocks first for version info

	 * and firmware check

 Clear version block */

 Process block header */

 Aux block. Check type */

/*

 * drx_ctrl_u_code - Handle microcode upload or verify.

 * @dev_addr: Address of device.

 * @mc_info:  Pointer to information about microcode data.

 * @action:  Either UCODE_UPLOAD or UCODE_VERIFY

 *

 * This function returns:

 *	0:

 *		- In case of UCODE_UPLOAD: code is successfully uploaded.

 *               - In case of UCODE_VERIFY: image on device is equal to

 *		  image provided to this control function.

 *	-EIO:

 *		- In case of UCODE_UPLOAD: I2C error.

 *		- In case of UCODE_VERIFY: I2C error or image on device

 *		  is not equal to image provided to this control function.

 *	-EINVAL:

 *		- Invalid arguments.

 *		- Provided image is corrupt

 Check arguments */

 Check data */

 Process microcode blocks */

 Process block header */

		/* Check block header on:

		   - data larger than 64Kb

		   - if CRC enabled check CRC

 Wrong data ! */

 Perform the desired action */

 Upload microcode */

 Verify uploaded microcode */

 caller is expected to check if lna is supported before enabling */

 Configure user-I/O #3: enable read/write */

/*

 * The Linux DVB Driver for Micronas DRX39xx family (drx3933j)

 *

 * Written by Devin Heitmueller <devin.heitmueller@kernellabs.com>

 frequency      */ 0,

 bandwidth      */ DRX_BANDWIDTH_6MHZ,

 mirror         */ DRX_MIRROR_NO,

 constellation  */ DRX_CONSTELLATION_AUTO,

 hierarchy      */ DRX_HIERARCHY_UNKNOWN,

 priority       */ DRX_PRIORITY_UNKNOWN,

 coderate       */ DRX_CODERATE_UNKNOWN,

 guard          */ DRX_GUARD_UNKNOWN,

 fftmode        */ DRX_FFTMODE_UNKNOWN,

 classification */ DRX_CLASSIFICATION_AUTO,

 symbolrate     */ 5057000,

 interleavemode */ DRX_INTERLEAVEMODE_UNKNOWN,

 ldpc           */ DRX_LDPC_UNKNOWN,

 carrier        */ DRX_CARRIER_UNKNOWN,

 frame mode     */ DRX_FRAMEMODE_UNKNOWN

 Bring the demod out of sleep */

 Set tuner to desired frequency and standard */

 Use the tuner's IF */

 Set the standard (will be powered up if necessary */

 set channel parameters */

 program channel */

 Just for giggles, let's shut off the LNA again.... */

 After set_frontend, except for strength, stats aren't available */

 power-down the demodulator */

 We're already in the desired state */

 so drxj_open() does what it needs to do */

 if device is removed don't access it */

 allocate memory for the internal state */

 setup the state */

 setup the demod data */

 create dvb_frontend */

 Initialize stats - needed for DVBv5 stats to work */

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_devio_spi.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * I/O interface via SPI

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_top.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 For SPI access exclusive control */

	/*

	 * level should be between -105dBm and -30dBm.

	 * E.g. they should be between:

	 * -105000/125 = -840 and -30000/125 = -240

 scale value to 0x0000-0xffff */

 Low priority */

 High priority */

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_integ.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * integration layer common functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd_dvbt.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * control functions for DVB-T

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd_dvbt_mon.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * DVB-T monitor functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_io.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * register I/O interface functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_spi_device.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * SPI access functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd_dvbt2_mon.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * DVB-T2 monitor functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd_mon.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * common monitor functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd_dvbt2.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * control functions for DVB-T2

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_common.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * common functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880_tnrdmd.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * common control functions

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

/*

 * dmxdev.c - DVB demultiplexer device

 *

 * Copyright (C) 2000 Ralph Metzler & Marcus Metzler

 *		      for convergence integrated media GmbH

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public License

 * as published by the Free Software Foundation; either version 2.1

 * of the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

	/*

	 * The logic here is a little tricky due to the ifdef.

	 *

	 * The ringbuffer is used for both read and mmap.

	 *

	 * It is not needed, however, on two situations:

	 *	- Write devices (access with O_WRONLY);

	 *	- For duplex device nodes, opened with O_RDWR.

memory barrier*/

 TODO */

 reset and not flush in case the buffer shrinks */

 reset and not flush in case the buffer shrinks */

 stop feed but only mark the specified filter as stopped (state set) */

 start feed associated with the specified filter */

/* restart section feed if it has filters left associated with it,

 delete all PIDs */

 find active filter/feed with same PID */

 if no feed found, try to allocate new one */

 only TS packet filters may have multiple PIDs */

/*

 * dvbdev.c

 *

 * Copyright (C) 2000 Ralph  Metzler <ralph@convergence.de>

 *                  & Marcus Metzler <marcus@convergence.de>

 *                    for convergence integrated media GmbH

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public License

 * as published by the Free Software Foundation; either version 2.1

 * of the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 Due to enum tuner_pad_index */

		/*

		 * We should be creating entities for the MPE/ULE

		 * decapsulation hardware (or software implementation).

		 *

		 * However, the number of for the MPE/ULE decaps may not be

		 * fixed. As we don't have yet dynamic support for PADs at

		 * the Media Controller, let's not create the decap

		 * entities yet.

 Should never happen, as the first switch prevents it */

	/*

	 * Create the "obvious" link, e. g. the ones that represent

	 * a direct association between an interface and an entity.

	 * Other links should be created elsewhere, like:

	 *		DVB FE intf    -> tuner

	 *		DVB demux intf -> dvr

	/*

	 * Prepare to signalize to media_create_pad_links() that multiple

	 * entities of the same type exists and a 1:n or n:1 links need to be

	 * created.

	 * NOTE: if both tuner and demod have multiple instances, it is up

	 * to the caller driver to create such links.

 NOTE: first found tuner source pad presumed correct */

 Create demux links for each ringbuffer/pad */

 Create interface links for FE->tuner, DVR->demux and CA->ca */

		/*

		 * Indirect link - let's not create yet, as we don't know how

		 *		   to handle indirect links, nor if this will

		 *		   actually be needed.

 use the one the driver asked for */

/* if the miracle happens and "generic_usercopy()" is included into

   the kernel, then this can vanish. please don't make the mistake and

   define this as video_usercopy(). this will introduce a dependency

   to the v4l "videodev.o" module, which is unnecessary for some

  Copy arguments into temp kernel buffer  */

		/*

		 * For this command, the pointer is actually an integer

		 * argument.

 some v4l ioctls are marked wrong ... */

 too big to allocate from stack */

 call driver */

  Copy results into user buffer  */

 SPDX-License-Identifier: GPL-2.0

/*

 * dvb-vb2.c - dvb-vb2

 *

 * Copyright (C) 2015 Samsung Electronics

 *

 * Author: jh1009.sung@samsung.com

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation.

	/*

	 * videobuf2-vmalloc allocator is context-less so no need to set

	 * alloc_ctxs array.

/*

 * Videobuf operations

*capture type*/

*only mmap is supported currently*/

	/*

	 * normal case: This func is called twice from demux driver

	 * one with valid src pointer, second time with NULL pointer

 Fill buffer */

 Adjust size to a sane value */

 FIXME: round req->size to a 188 or 204 multiple */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * dvb_ca.c: generic DVB functions for EN50221 CAM interfaces

 *

 * Copyright (C) 2004 Andrew de Quincey

 *

 * Parts of this file were based on sources as follows:

 *

 * Copyright (C) 2003 Ralph Metzler <rjkm@metzlerbros.de>

 *

 * based on code:

 *

 * Copyright (C) 1999-2002 Ralph  Metzler

 *                       & Marcus Metzler for convergence integrated media GmbH

 Host control */

 Size write */

 Size read */

 Reset interface */

 Enable FR interrupt */

 Enable DA interrupt */

 read error */

 write error */

 module free */

 data available */

 Information on a CA slot */

 current state of the CAM */

 mutex used for serializing access to one CI slot */

 Number of CAMCHANGES that have occurred since last processing */

 Type of last CAMCHANGE */

 base address of CAM config */

 value to write into Config Control register */

 if 1, the CAM supports DA IRQs */

 size of the buffer to use when talking to the CAM */

 buffer for incoming packets */

 timer used during various states of the slot */

 Private CA-interface information */

 pointer back to the public data structure */

 the DVB device */

 Flags describing the interface (DVB_CA_FLAG_*) */

 number of slots supported by this CA interface */

 information on each slot */

 wait queues for read() and write() operations */

 PID of the monitoring thread */

 Flag indicating if the CA device is open */

 Flag indicating the thread should wake up now */

 Delay the main thread should use */

	/*

	 * Slot to start looking for data to read from in the next user-space

	 * read operation

 mutex serializing ioctls */

/**

 * findstr - Safely find needle in haystack.

 *

 * @haystack: Buffer to look in.

 * @hlen: Number of bytes in haystack.

 * @needle: Buffer to find.

 * @nlen: Number of bytes in needle.

 * return: Pointer into haystack needle was found at, or NULL if not found.

 ************************************************************************** */

 EN50221 physical interface functions */

/*

 * dvb_ca_en50221_check_camstatus - Check CAM status.

 IRQ mode */

 poll mode */

 move to validate state if reset is completed */

/**

 * dvb_ca_en50221_wait_if_status - Wait for flags to become set on the STATUS

 *	 register on a CAM interface, checking for errors and timeout.

 *

 * @ca: CA instance.

 * @slot: Slot on interface.

 * @waitfor: Flags to wait for.

 * @timeout_hz: Timeout in milliseconds.

 *

 * return: 0 on success, nonzero on error.

 loop until timeout elapsed */

 read the status and check for error */

 if we got the flags, it was successful! */

 check for timeout */

 wait for a bit */

 if we get here, we've timed out */

/**

 * dvb_ca_en50221_link_init - Initialise the link layer connection to a CAM.

 *

 * @ca: CA instance.

 * @slot: Slot id.

 *

 * return: 0 on success, nonzero on failure.

 we'll be determining these during this function */

	/*

	 * set the host link buffer size temporarily. it will be overwritten

	 * with the real negotiated size later.

 read the buffer size from the CAM */

	/*

	 * store it, and choose the minimum of our buffer and the CAM's buffer

	 * size

 write the buffer size to the CAM */

 success */

/**

 * dvb_ca_en50221_read_tuple - Read a tuple from attribute memory.

 *

 * @ca: CA instance.

 * @slot: Slot id.

 * @address: Address to read from. Updated.

 * @tuple_type: Tuple id byte. Updated.

 * @tuple_length: Tuple length. Updated.

 * @tuple: Dest buffer for tuple (must be 256 bytes). Updated.

 *

 * return: 0 on success, nonzero on error.

 grab the next tuple length and type */

 read in the whole tuple */

 success */

/**

 * dvb_ca_en50221_parse_attributes - Parse attribute memory of a CAM module,

 *	extracting Config register, and checking it is a DVB CAM module.

 *

 * @ca: CA instance.

 * @slot: Slot id.

 *

 * return: 0 on success, <0 on failure.

 CISTPL_DEVICE_0A */

 CISTPL_DEVICE_0C */

 CISTPL_VERS_1 */

 CISTPL_MANFID */

 CISTPL_CONFIG */

 extract the configbase */

 check it contains the correct DVB string */

 is it a version we support? */

 process the CFTABLE_ENTRY tuples, and any after those */

 CISTPL_CFTABLE_ENTRY */

 if we've already parsed one, just use it */

 get the config option */

 OK, check it contains the correct strings */

 CISTPL_NO_LINK */

 CISTPL_END */

 Unknown tuple type - just skip this tuple */

 success! */

/**

 * dvb_ca_en50221_set_configoption - Set CAM's configoption correctly.

 *

 * @ca: CA instance.

 * @slot: Slot containing the CAM.

 set the config option */

 check it */

 fine! */

/**

 * dvb_ca_en50221_read_data - This function talks to an EN50221 CAM control

 *	interface. It reads a buffer of data from the CAM. The data can either

 *	be stored in a supplied buffer, or automatically be added to the slot's

 *	rx_buffer.

 *

 * @ca: CA instance.

 * @slot: Slot to read from.

 * @ebuf: If non-NULL, the data will be written to this buffer. If NULL,

 *	  the data will be added into the buffering system as a normal

 *	  fragment.

 * @ecount: Size of ebuf. Ignored if ebuf is NULL.

 *

 * return: Number of bytes read, or < 0 on error

 check if we have space for a link buf in the rx_buffer */

 check if there is data available */

 no data */

 read the amount of data */

 check it will fit */

 fill the buffer */

 read byte and check */

 OK, store it in the buffer */

 check for read error (RE should now be 0) */

	/*

	 * OK, add it to the receive buffer, or copy into external buffer if

	 * supplied

 wake up readers when a last_fragment is received */

/**

 * dvb_ca_en50221_write_data - This function talks to an EN50221 CAM control

 *				interface. It writes a buffer of data to a CAM.

 *

 * @ca: CA instance.

 * @slot: Slot to write to.

 * @buf: The data in this buffer is treated as a complete link-level packet to

 *	 be written.

 * @bytes_write: Size of ebuf.

 *

 * return: Number of bytes written, or < 0 on error.

 sanity check */

	/*

	 * it is possible we are dealing with a single buffer implementation,

	 * thus if there is data available for read or if there is even a read

	 * already in progress, we do nothing but awake the kernel thread to

	 * process the data if necessary.

 OK, set HC bit */

 check if interface is still free */

 it wasn't free => try again later */

	/*

	 * It may need some time for the CAM to settle down, or there might

	 * be a race condition between the CAM, writing HC and our last

	 * check for DA. This happens, if the CAM asserts DA, just after

	 * checking DA before we are setting HC. In this case it might be

	 * a bug in the CAM to keep the FR bit, the lower layer/HW

	 * communication requires a longer timeout or the CAM needs more

	 * time internally. But this happens in reality!

	 * We need to read the status from the HW again and do the same

	 * we did for the previous check for DA

 send the amount of data */

 send the buffer */

 check for write error (WE should now be 0) */

 ************************************************************************** */

 EN50221 higher level functions */

/**

 * dvb_ca_en50221_slot_shutdown - A CAM has been removed => shut it down.

 *

 * @ca: CA instance.

 * @slot: Slot to shut down.

	/*

	 * need to wake up all processes to check if they're now trying to

	 * write to a defunct CAM

 success */

/**

 * dvb_ca_en50221_camchange_irq - A CAMCHANGE IRQ has occurred.

 *

 * @pubca: CA instance.

 * @slot: Slot concerned.

 * @change_type: One of the DVB_CA_CAMCHANGE_* values.

/**

 * dvb_ca_en50221_camready_irq - A CAMREADY IRQ has occurred.

 *

 * @pubca: CA instance.

 * @slot: Slot concerned.

/**

 * dvb_ca_en50221_frda_irq - An FR or DA IRQ has occurred.

 *

 * @pubca: CA instance.

 * @slot: Slot concerned.

 ************************************************************************** */

 EN50221 thread functions */

/**

 * dvb_ca_en50221_thread_wakeup - Wake up the DVB CA thread

 *

 * @ca: CA instance.

/**

 * dvb_ca_en50221_thread_update_delay - Update the delay used by the thread.

 *

 * @ca: CA instance.

	/*

	 * Beware of too high polling frequency, because one polling

	 * call might take several hundred milliseconds until timeout!

 60s */

 5s */

 60s */

 100ms */

 100ms */

 60s */

 100ms */

 100ms */

/**

 * dvb_ca_en50221_poll_cam_gone - Poll if the CAM is gone.

 *

 * @ca: CA instance.

 * @slot: Slot to process.

 * return:: 0 .. no change

 *          1 .. CAM state changed

	/*

	 * we need this extra check for annoying interfaces like the

	 * budget-av

/**

 * dvb_ca_en50221_thread_state_machine - Thread state machine for one CA slot

 *	to perform the data transfer.

 *

 * @ca: CA instance.

 * @slot: Slot to process.

 check the cam status + deal with CAMCHANGEs */

 clear down an old CI slot if necessary */

 if a CAM is NOW present, initialise it */

 we've handled one CAMCHANGE */

 CAM state machine */

 no action needed */

		/*

		 * no other action needed; will automatically change state when

		 * ready

 poll slots for data */

			/*

			 * if a CAMCHANGE occurred at some point, do not do any

			 * more processing of this slot

				/*

				 * we don't want to sleep on the next iteration

				 * so we can handle the cam change

 check if we've hit our limit this time */

				/*

				 * don't sleep; there is likely to be more data

				 * to read

/*

 * Kernel thread which monitors CA slots for CAM changes, and performs data

 * transfers.

 choose the correct initial delay */

 main loop */

 sleep for a bit */

 go through all the slots processing them */

 ************************************************************************** */

 EN50221 IO interface functions */

/**

 * dvb_ca_en50221_io_do_ioctl - Real ioctl implementation.

 *

 * @file: File concerned.

 * @cmd: IOCTL command.

 * @parg: Associated argument.

 *

 * NOTE: CA_SEND_MSG/CA_GET_MSG ioctls have userspace buffers passed to them.

 *

 * return: 0 on success, <0 on error.

/**

 * dvb_ca_en50221_io_ioctl - Wrapper for ioctl implementation.

 *

 * @file: File concerned.

 * @cmd: IOCTL command.

 * @arg: Associated argument.

 *

 * return: 0 on success, <0 on error.

/**

 * dvb_ca_en50221_io_write - Implementation of write() syscall.

 *

 * @file: File structure.

 * @buf: Source buffer.

 * @count: Size of source buffer.

 * @ppos: Position in file (ignored).

 *

 * return: Number of bytes read, or <0 on error.

	/*

	 * Incoming packet has a 2 byte header.

	 * hdr[0] = slot_id, hdr[1] = connection_id

 extract slot & connection id */

 check if the slot is actually running */

 fragment the packets & store in the buffer */

			/*

			 * check the CAM hasn't been removed/reset in the

			 * meantime

/*

 * Condition for waking up in dvb_ca_en50221_io_read_condition

/**

 * dvb_ca_en50221_io_read - Implementation of read() syscall.

 *

 * @file: File structure.

 * @buf: Destination buffer.

 * @count: Size of destination buffer.

 * @ppos: Position in file (ignored).

 *

 * return: Number of bytes read, or <0 on error.

	/*

	 * Outgoing packet has a 2 byte header.

	 * hdr[0] = slot_id, hdr[1] = connection_id

 wait for some data */

 if we're in nonblocking mode, exit immediately */

 wait for some data */

/**

 * dvb_ca_en50221_io_open - Implementation of file open syscall.

 *

 * @inode: Inode concerned.

 * @file: File concerned.

 *

 * return: 0 on success, <0 on failure.

				/*

				 * it is safe to call this here without locks

				 * because ca->open == 0. Data is not read in

				 * this case

/**

 * dvb_ca_en50221_io_release - Implementation of file close syscall.

 *

 * @inode: Inode concerned.

 * @file: File concerned.

 *

 * return: 0 on success, <0 on failure.

 mark the CA device as closed */

/**

 * dvb_ca_en50221_io_poll - Implementation of poll() syscall.

 *

 * @file: File concerned.

 * @wait: poll wait table.

 *

 * return: Standard poll mask.

 if there is something, return now */

 ************************************************************************** */

 Initialisation/shutdown functions */

/**

 * dvb_ca_en50221_init - Initialise a new DVB CA EN50221 interface device.

 *

 * @dvb_adapter: DVB adapter to attach the new CA device to.

 * @pubca: The dvb_ca instance.

 * @flags: Flags describing the CA device (DVB_CA_FLAG_*).

 * @slot_count: Number of slots supported.

 *

 * return: 0 on success, nonzero on failure

 initialise the system data */

 register the DVB device */

 now initialise each slot */

 create a kthread for monitoring this CA device */

/**

 * dvb_ca_en50221_release - Release a DVB CA EN50221 interface device.

 *

 * @pubca: The associated dvb_ca instance.

 shutdown the thread if there was one */

/*

 * dvb_demux.c - DVB kernel demux API

 *

 * Copyright (C) 2000-2001 Ralph  Metzler <ralph@convergence.de>

 *		       & Marcus Metzler <marcus@convergence.de>

 *			 for convergence integrated media GmbH

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public License

 * as published by the Free Software Foundation; either version 2.1

 * of the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

/******************************************************************************

 * static inlined helper functions

 no payload?

 adaptation field?

 corrupted data?

/******************************************************************************

 * Software filter functions

 PUSI ?

		/*

		 * Section padding is done with 0xff bytes entirely.

		 * Due to speed reasons, we won't check all of them

		 * but just first and last.

/*

 * Losless Section Demux 1.4.1 by Emard

 * Valsecchi Patrick:

 *  - middle of section A  (no PUSI)

 *  - end of section A and start of section B

 *    (with PUSI pointing to the start of the second section)

 *

 *  In this case, without feed->pusi_seen you'll receive a garbage section

 *  consisting of the end of section A. Basically because tsfeedp

 *  is incemented and the use=0 condition is not raised

 *  when the second packet arrives.

 *

 * Fix:

 * when demux is started, let feed->pusi_seen = false to

 * prevent initial feeding of garbage from the end of

 * previous section. When you for the first time see PUSI=1

 * then set feed->pusi_seen = true

	/*

	 * Dump all the sections we can find in the data (Emard)

 internal error should never happen */

 to be sure always set secbuf */

 dump [secbuf .. secbuf+seclen) */

 secbufp and secbuf moving together is */

 redundant but saves pointer arithmetic */

 count == 0 if no payload or out of range */

 payload start */

 adaption field present, check for discontinuity_indicator */

		/*

		 * those bytes under some circumstances will again be reported

		 * in the following dvb_dmx_swfilter_section_new

		/*

		 * Discontinuity detected. Reset pusi_seen to

		 * stop feeding of suspicious data until next PUSI=1 arrives

		 *

		 * FIXME: does it make sense if the MPEG-TS is the one

		 *	reporting discontinuity?

 PUSI=1 (is set), section boundary is here */

 before start of new section, set pusi_seen */

 PUSI=0 (is not set), no section boundary */

 Used only on full-featured devices */

 show speed every SPEED_PKTS_INTERVAL packets */

 convert to 1024 basis */

		/* data in this packet can't be trusted - drop it unless

 if TEI bit is set, pid may be wrong- skip pkt counter */

 check pkt counter */

 end check */

		/* copy each packet only once to the dvr device, even

 This garbage is part of a valid packet? */

 Filter all pktsize= 188 or 204 sized packets and skip garbage. */

 tsbuf[0] is now 0x47. */

 double check */

/******************************************************************************

 * dmx_section_feed API calls

		/* release dvbdmx->mutex as far as it is

/******************************************************************************

 * dvb_demux kernel data API calls

FIXME: release any unneeded resources if users==0

/*

 * dvb-math provides some complex fixed-point math

 * operations shared between the dvb related stuff

 *

 * Copyright (C) 2006 Christoph Pfister (christophpfister@gmail.com)

 *

 * This library is free software; you can redistribute it and/or modify

 * it under the terms of the GNU Lesser General Public License as

 * published by the Free Software Foundation; either version 2.1 of

 * the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

 * GNU Lesser General Public License for more details.

	/**

	 *	returns: log2(value) * 2^24

	 *	wrong result if value = 0 (log2(0) is undefined)

 first detect the msb (count begins at 0) */

	/**

	 *	now we use a logtable after the following method:

	 *

	 *	log2(2^x * y) * 2^24 = x * 2^24 + log2(y) * 2^24

	 *	where x = msb and therefore 1 <= y < 2

	 *	first y is determined by shifting the value left

	 *	so that msb is bit 31

	 *		0x00231f56 -> 0x8C7D5800

	 *	the result is y * 2^31 -> "significand"

	 *	then the highest 9 bits are used for a table lookup

	 *	the highest bit is discarded because it's always set

	 *	the highest nine bits in our example are 100011000

	 *	so we would use the entry 0x18

	/**

	 *	last step we do is interpolation because of the

	 *	limitations of the log table the error is that part of

	 *	the significand which isn't used for lookup then we

	 *	compute the ratio between the error and the next table entry

	 *	and interpolate it between the log table entry used and the

	 *	next one the biggest error possible is 0x7fffff

	 *	(in our example it's 0x7D5800)

	 *	needed value for next table entry is 0x800000

	 *	so the interpolation is

	 *	(error / 0x800000) * (logtable_next - logtable_current)

	 *	in the implementation the division is moved to the end for

	 *	better accuracy there is also an overflow correction if

	 *	logtable_next is 256

 now we return the result */

	/**

	 *	returns: log10(value) * 2^24

	 *	wrong result if value = 0 (log10(0) is undefined)

	/**

	 *	we use the following method:

	 *	log10(x) = log2(x) * log10(2)

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * dvb_net.c

 *

 * Copyright (C) 2001 Convergence integrated media GmbH

 *                    Ralph Metzler <ralph@convergence.de>

 * Copyright (C) 2002 Ralph Metzler <rjkm@metzlerbros.de>

 *

 * ULE Decapsulation code:

 * Copyright (C) 2003, 2004 gcs - Global Communication & Services GmbH.

 *                      and Department of Scientific Computing

 *                          Paris Lodron University of Salzburg.

 *                          Hilmar Linder <hlinder@cosy.sbg.ac.at>

 *                      and Wolfram Stering <wstering@cosy.sbg.ac.at>

 *

 * ULE Decaps according to RFC 4326.

/*

 * ULE ChangeLog:

 * Feb 2004: hl/ws v1: Implementing draft-fair-ipdvb-ule-01.txt

 *

 * Dec 2004: hl/ws v2: Implementing draft-ietf-ipdvb-ule-03.txt:

 *                       ULE Extension header handling.

 *                     Bugreports by Moritz Vieth and Hanno Tersteegen,

 *                       Fraunhofer Institute for Open Communication Systems

 *                       Competence Center for Advanced Satellite Communications.

 *                     Bugfixes and robustness improvements.

 *                     Filtering on dest MAC addresses, if present (D-Bit = 0)

 *                     DVB_ULE_DEBUG compile-time option.

 * Apr 2006: cp v3:    Bugfixes and compliency with RFC 4326 (ULE) by

 *                       Christian Praehauser <cpraehaus@cosy.sbg.ac.at>,

 *                       Paris Lodron University of Salzburg.

/*

 * FIXME / TODO (dvb_net.c):

 *

 * Unloading does not work for 2.6.9 kernels: a refcount doesn't go to zero.

 *

/*

 * The code inside DVB_ULE_DEBUG keeps a history of the

 * last 100 TS cells processed.

 Either FEED_TYPE_ or FEED_TYPE_ULE */

 Set to 1, if synchronization on PUSI required. */

 TS continuity counter after sync on PUSI. */

 ULE SNDU decodes into this buffer. */

 Pointer into skb to next ULE extension header. */

 ULE SNDU length in bytes, w/o D-Bit. */

 ULE SNDU type field, complete. */

 ULE SNDU type field, if split across 2 TS cells. */

	unsigned char ule_dbit;			/* Whether the DestMAC address present

 Whether the ULE_BRIDGED extension header was found. */

 Nr. of bytes still required for current ULE SNDU. */

 Current ts cell counter. */

/*

 *	Determine the packet's protocol ID. The rule here is that we

 *	assume 802.3 if the type field is short enough to be a length.

 *	This is normal practice and works for any 'now in use' protocol.

 *

 *  stolen from eth.c out of the linux kernel, hacked for dvb-device

 *  by Michael Holzt <kju@debian.org>

	/*

	 *	This is a magic hack to spot IPX packets. Older Novell breaks

	 *	the protocol design and runs IPX over 802.3 without an 802.2 LLC

	 *	layer. We look for FFFF which isn't a used 802.2 SSAP/DSAP. This

	 *	won't work for fault tolerant netware but does for the rest.

	/*

	 *	Real 802.2 LLC

 ULE Extension Header handlers. */

 A frame Type < ETH_P_802_3_MIN for a bridged frame, introduces a LLC Length field. */

	/* Note:

	 * From RFC4326:

	 *  "A bridged SNDU is a Mandatory Extension Header of Type 1.

	 *   It must be the final (or only) extension header specified in the header chain of a SNDU."

	 * The 'ule_bridged' flag will cause the extension header processing loop to terminate.

/*

 * Handle ULE extension headers.

 *  Function is called after a successful CRC32 verification of an ULE SNDU to complete its decoding.

 *  Returns: >= 0: nr. of bytes consumed by next extension header

 *	     -1:   Mandatory extension header that is not recognized or TEST SNDU; discard.

 Table of mandatory extension header handlers.  The header type is the index. */

 Table of optional extension header handlers.  The header type is the index. */

 Discriminate mandatory and optional extension headers. */

 Mandatory extension header */

 This assures the extension handling loop will terminate. */

 else: extension handler failed or SNDU should be discarded

 SNDU has to be discarded. */

 Optional extension header.  Calculate the length. */

 Process the optional extension header according to its type. */

		/*

		 * note: the length of the next header type is included in the

		 * length of THIS optional extension header

 Stop extension header processing and discard SNDU. */

 Prepare for a new ULE SNDU: reset the decoder state. */

/*

 * Decode ULE SNDUs according to draft-ietf-ipdvb-ule-03.txt from a sequence of

 * TS cells of a single PID.

 We are about to process a new TS cell. */

	/*

	 * Check TS h->error conditions: sync_byte, transport_error_indicator,

	 * scrambling_control .

 Drop partly decoded SNDU, reset state, resync on PUSI. */

 Prepare for next SNDU. */

 Continue with next TS cell. */

 Find beginning of first ULE SNDU in current TS cell. */

 Synchronize continuity counter. */

 There is a pointer field here. */

 Skip to destination of pointer field. */

 Check continuity counter. */

 TS discontinuity handling: */

 Drop partly decoded SNDU, reset state, resync on PUSI. */

 Prepare for next SNDU. */

 reset_ule(h->priv);  moved to below.

 skip to next PUSI. */

	/*

	 * If we still have an incomplete payload, but PUSI is

	 * set; some TS cells are missing.

	 * This is only possible here, if we missed exactly 16 TS

	 * cells (continuity counter wrap).

				/*

				 * Pointer field is invalid.

				 * Drop this TS cell and any started ULE SNDU.

				/*

				 * Drop partly decoded SNDU, reset state,

				 * resync on PUSI.

			/*

			 * Skip pointer field (we're processing a

			 * packed payload).

			/*

			 * Current SNDU lacks more data than there

			 * could be available in the current TS cell.

 Prepare for next SNDU. */

			/*

			 * Resync: go to where pointer field points to:

			 * start of next ULE SNDU.

/*

 * Start a new payload with skb.

 * Find ULE header.  It is only guaranteed that the

 * length field (2 bytes) is contained in the current

 * TS.

 * Check h.ts_remain has to be >= 2 here.

 Got at least two bytes, thus extrace the SNDU length. */

 D-Bit is set: no dest mac present. */

 consume the 2 bytes SNDU length. */

	/*

	 * State of current TS:

	 *   h->ts_remain (remaining bytes in the current TS cell)

	 *   0	ule_type is not available now, we need the next TS cell

	 *   1	the first byte of the ule_type is present

	 * >=2	full ULE header present, maybe some payload data as well.

 first byte of ule_type is set. */

 complete ULE header is present in current TS. */

 Extract ULE type field. */

 points to payload start. */

 Complete type is present in new TS. */

 points to payload start. */

	/*

	 * Allocate the skb (decoder target buffer) with the correct size,

	 * as follows:

	 *

	 * prepare for the largest case: bridged SNDU with MAC address

	 * (dbit = 0).

 This includes the CRC32 _and_ dest mac, if !dbit. */

	/*

	 * Leave space for Ethernet or bridged SNDU header

	 * (eth hdr plus one MAC addr).

	/*

	 * The destination MAC address is the next data in the skb.  It comes

	 * before any extension headers.

	 *

	 * Check if the payload of this SNDU should be passed up the stack.

 multicast or broadcast */

 multicast */

 no broadcast; */

			/*

			 * else:

			 * all multicast mode: accept all multicast packets

 else: broadcast */

 CRC32 verified OK. */

 CRC32 was OK, so remove it from skb. */

 dest_addr buffer is only valid if h->priv->ule_dbit == 0 */

 Handle ULE Extension Headers. */

 There is an extension header.  Handle it accordingly. */

			/*

			 * Mandatory extension header unknown or TEST SNDU.

			 * Drop it.

 pr_warn("Dropping SNDU, extension headers.\n" );

	/*

	 * Construct/assure correct ethernet header.

	 * Note: in bridged mode (h->priv->ule_bridged != 0)

	 * we already have the (original) ethernet

	 * header at the start of the payload (after

	 * optional dest. address and any extension

	 * headers).

 else:  skb is in correct state; nothing to do. */

 Stuff into kernel's protocol stack. */

	/*

	 * If D-bit is set (i.e. destination MAC address not present),

	 * receive the packet anyhow.

	/*

	 * For all TS cells in current buffer.

	 * Appearently, we are called for every single TS cell.

 no incr. */) {

 We are about to process a new TS cell. */

 Synchronize on PUSI, if required. */

 Check if new payload needs to be started. */

 Copy data into our current skb. */

 Check for complete payload. */

 Check CRC32, we've got it in our skb already. */

				/* Set D-bit for CRC32 verification,

 Prepare for next SNDU. */

 More data in current TS (look at the bytes following the CRC32)? */

 Next ULE SNDU starts right there. */

 pr_warn("More data in current TS: [%#x %#x %#x %#x]\n",

	*(h.from_where + 0), *(h.from_where + 1),

	*(h.from_where + 2), *(h.from_where + 3));

 pr_warn("h.ts @ %p, stopped @ %p:\n", h.ts, h.from_where + 0);

 hexdump(h.ts, 188);

 for all available TS cells */

	/* pr_info("TS callback: %u bytes, %u TS cells @ %p.\n",

 note: pkt_len includes a 32bit checksum */

/* it seems some ISPs manage to screw up here, so we have to

 drop scrambled or broken packets */

 drop scrambled */

 handle LLC/SNAP, see rfc-1042 */

 FIXME: assemble datagram from multiple sections */

	/* we have 14 byte ethernet header (ip header follows);

	 * 12 byte MPE header; 4 byte checksum; + 2 byte alignment, 8 byte LLC/SNAP

pr_notice("%s: Memory squeeze, dropping packet.\n", dev->name);

 longword align L3 header */

 copy L3 payload */

 create ethernet header: */

		/* protocol numbers are from rfc-1700 or

		 * http://www.iana.org/assignments/ethernet-numbers

 version field from IP header */

 IPv6 */

 IPv4 */

	/*

	 * we rely on the DVB API definition where exactly one complete

	 * section is delivered in buffer1

 we have payloads encapsulated in TS */

 Set netdevice pointer for ts decaps callback. */

 pid */

 type */

 pes type */

 timeout */

 compatibility fix to keep dvb0_0 format */

 binary compatibility cruft */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * dvb_frontend.c: DVB frontend tuning interface/thread

 *

 * Copyright (C) 1999-2001 Ralph  Metzler

 *			   Marcus Metzler

 *			   Holger Waechtler

 *				      for convergence integrated media GmbH

 *

 * Copyright (C) 2004 Andrew de Quincey (tuning thread cleanup)

 Enables DVBv3 compatibility bits at the headers */

/*

 * FESTATE_IDLE. No tuning parameters have been supplied and the loop is idling.

 * FESTATE_RETUNE. Parameters have been supplied, but we have not yet performed the first tune.

 * FESTATE_TUNING_FAST. Tuning parameters have been supplied and fast zigzag scan is in progress.

 * FESTATE_TUNING_SLOW. Tuning parameters have been supplied. Fast zigzag failed, so we're trying again, but slower.

 * FESTATE_TUNED. The frontend has successfully locked on.

 * FESTATE_ZIGZAG_FAST. The lock has been lost, and a fast zigzag has been initiated to try and regain it.

 * FESTATE_ZIGZAG_SLOW. The lock has been lost. Fast zigzag has been failed, so we're trying again, but slower.

 * FESTATE_DISEQC. A DISEQC command has just been issued.

 * FESTATE_WAITFORLOCK. When we're waiting for a lock.

 * FESTATE_SEARCHING_FAST. When we're searching for a signal using a fast zigzag scan.

 * FESTATE_SEARCHING_SLOW. When we're searching for a signal using a slow zigzag scan.

 * FESTATE_LOSTLOCK. When the lock has been lost, and we're searching it again.

 thread/frontend values */

 swzigzag values */

 call detach before dropping the reference count */

	/*

	 * Check if the frontend was registered, as otherwise

	 * kref was not initialized yet.

/*

 * Due to DVBv3 API calls, a delivery system should be mapped into one of

 * the 4 DVBv3 delivery systems (FE_QPSK, FE_QAM, FE_OFDM or FE_ATSC),

 * otherwise, a DVBv3 call will fail.

		/*

		 * Doesn't know how to emulate those types and/or

		 * there's no frontend driver from this type yet

		 * with some emulation code, so, we're not sure yet how

		 * to handle them, or they're not compatible with a DVBv3 call.

/**

 * dvb_frontend_swzigzag_autotune - Performs automatic twiddling of frontend

 *	parameters.

 *

 * @fe: The frontend concerned.

 * @check_wrapped: Checks if an iteration has completed.

 *		   DO NOT SET ON THE FIRST ATTEMPT.

 *

 * return: Number of complete iterations that have been performed.

 are we using autoinversion? */

 setup parameters correctly */

 calculate the lnb_drift */

 wrap the auto_step if we've exceeded the maximum drift */

 perform inversion and +/- zigzag */

 try with the current inversion and current drift setting */

 it'll be incremented to 0 in a moment */

	/* if this attempt would hit where we started, indicate a complete

 set the frontend itself */

 if we've got no parameters, just keep idling */

 in SCAN mode, we just set the frontend when asked and leave it alone */

 get the frontend status */

 if we're not tuned, and we have a lock, move to the TUNED state */

 if we're tuned, then we have determined the correct inversion */

 if we are tuned already, check we're still locked */

 we're tuned, and the lock is still good... */

 if we _WERE_ tuned, but now don't have a lock */

	/* don't actually do anything if we're in the LOSTLOCK state,

	/* don't do anything if we're in the DISEQC state, since this

	 * might be someone with a motorized dish controlled by DISEQC.

	/* if we're in the RETUNE state, set everything up for a brand

	 * new scan, keeping the current inversion setting, as the next

 fast zigzag. */

 perform a tune */

			/* OK, if we've run out of trials at the fast speed.

		/* if we've just re-tuned, enter the ZIGZAG_FAST state.

		 * This ensures we cannot return from an

		 * FE_SET_FRONTEND ioctl before the first frontend tune

 slow zigzag */

		/* Note: don't bother checking for wrapping; we stay in this

 is locked when we enter the thread... */

 got signal or quitting */

 do an iteration of the tuning loop */

				/* Case where we are going to search for a carrier

				 * User asked us to retune again for some reason, possibly

				 * requesting a search with a new set of parameters

						/* We did do a search as was requested, the flags are

						 * now unset as well and has the flags wrt to search.

 Track the carrier if the search was successful */

 update event list */

 paranoia check in case a signal arrived */

/*

 * Sleep for the amount of time given by add_usec parameter

 *

 * This needs to be as precise as possible, as it affects the detection of

 * the dish tone command at the satellite subsystem. The precision is improved

 * by using a scheduled msleep followed by udelay for the remainder.

 If the standard is for satellite, convert frequencies to kHz */

 range check: frequency */

 range check: symbol rate */

 AUTO */

 All layers (A,B,C) */

 default sequence */

 implied for DVB-S in legacy API */

 implied for DVB-S */

 Set */

 Get */

 Statistics API */

/* Synchronise the legacy tuning parameters into the cache, so that demodulator

 * drivers can use a single set_frontend tuning function, regardless of whether

 * it's being used for the legacy or new API, reducing code and complexity.

/* Ensure the cached values are set correctly in the frontend

 * legacy tuning structures, for the advanced tuning API.

/**

 * dtv_get_frontend - calls a callback for retrieving DTV parameters

 * @fe:		struct dvb_frontend pointer

 * @c:		struct dtv_frontend_properties pointer (DVBv5 cache)

 * @p_out:	struct dvb_frontend_parameters pointer (DVBv3 FE struct)

 *

 * This routine calls either the DVBv3 or DVBv5 get_frontend call.

 * If c is not null, it will update the DVBv5 cache struct pointed by it.

 * If p_out is not null, it will update the DVBv3 params pointed by it.

 As everything is in cache, get_frontend fops are always supported */

 ISDB-T Support here */

 Multistream support */

 Physical layer scrambling support */

 ATSC-MH */

 Fill quality measures */

/**

 * emulate_delivery_system - emulate a DVBv5 delivery system with a DVBv3 type

 * @fe:			struct frontend;

 * @delsys:			DVBv5 type that will be used for emulation

 *

 * Provides emulation for delivery systems that are compatible with the old

 * DVBv3 call. Among its usages, it provices support for ISDB-T, and allows

 * using a DVB-S2 only frontend just like it were a DVB-S, if the frontend

 * parameters are compatible with DVB-S spec.

	/*

	 * If the call is for ISDB-T, put it into full-seg, auto mode, TV

/**

 * dvbv5_set_delivery_system - Sets the delivery system for a DVBv5 API call

 * @fe:			frontend struct

 * @desired_system:	delivery system requested by the user

 *

 * A DVBv5 call know what's the desired system it wants. So, set it.

 *

 * There are, however, a few known issues with early DVBv5 applications that

 * are also handled by this logic:

 *

 * 1) Some early apps use SYS_UNDEFINED as the desired delivery system.

 *    This is an API violation, but, as we don't want to break userspace,

 *    convert it to the first supported delivery system.

 * 2) Some apps might be using a DVBv5 call in a wrong way, passing, for

 *    example, SYS_DVBT instead of SYS_ISDBT. This is because early usage of

 *    ISDB-T provided backward compat with DVB-T.

	/*

	 * It was reported that some old DVBv5 applications were

	 * filling delivery_system with SYS_UNDEFINED. If this happens,

	 * assume that the application wants to use the first supported

	 * delivery system.

	/*

	 * This is a DVBv5 call. So, it likely knows the supported

	 * delivery systems. So, check if the desired delivery system is

	 * supported

	/*

	 * The requested delivery system isn't supported. Maybe userspace

	 * is requesting a DVBv3 compatible delivery system.

	 *

	 * The emulation only works if the desired system is one of the

	 * delivery systems supported by DVBv3 API

	/*

	* Get the last non-DVBv3 delivery system that has the same type

	* of the desired system

 There's nothing compatible with the desired delivery system */

/**

 * dvbv3_set_delivery_system - Sets the delivery system for a DVBv3 API call

 * @fe:	frontend struct

 *

 * A DVBv3 call doesn't know what's the desired system it wants. It also

 * doesn't allow to switch between different types. Due to that, userspace

 * should use DVBv5 instead.

 * However, in order to avoid breaking userspace API, limited backward

 * compatibility support is provided.

 *

 * There are some delivery systems that are incompatible with DVBv3 calls.

 *

 * This routine should work fine for frontends that support just one delivery

 * system.

 *

 * For frontends that support multiple frontends:

 * 1) It defaults to use the first supported delivery system. There's an

 *    userspace application that allows changing it at runtime;

 *

 * 2) If the current delivery system is not compatible with DVBv3, it gets

 *    the first one that it is compatible.

 *

 * NOTE: in order for this to work with applications like Kaffeine that

 *	uses a DVBv5 call for DVB-S2 and a DVBv3 call to go back to

 *	DVB-S, drivers that support both DVB-S and DVB-S2 should have the

 *	SYS_DVBS entry before the SYS_DVBS2, otherwise it won't switch back

 *	to DVB-S.

 If not set yet, defaults to the first supported delivery system */

	/*

	 * Trivial case: just use the current one, if it already a DVBv3

	 * delivery system

	/*

	 * Seek for the first delivery system that it is compatible with a

	 * DVBv3 standard

 get frontend-specific tuning settings */

 default values */

			/*

			 * FIXME: This sounds wrong! if freqency_stepsize is

			 * defined by the frontend, why not use it???

 no zigzag */

/**

 * dtv_property_process_set -  Sets a single DTV property

 * @fe:		Pointer to &struct dvb_frontend

 * @file:	Pointer to &struct file

 * @cmd:	Digital TV command

 * @data:	An unsigned 32-bits number

 *

 * This routine assigns the property

 * value to the corresponding member of

 * &struct dtv_frontend_properties

 *

 * Returns:

 * Zero on success, negative errno on failure.

* Dump DTV command name and value*/

		/*

		 * Reset a cache of data specific to the frontend here. This does

		 * not effect hardware.

		/*

		 * Use the cached Digital TV properties to tune the

		 * frontend

 ISDB-T Support here */

 Multistream support */

 Physical layer scrambling support */

 ATSC-MH */

	/*

	 * If the frontend is opened in read-only mode, only the ioctls

	 * that don't interfere with the tune logic should be accepted.

	 * That allows an external application to monitor the DVB QoS and

	 * statistics parameters.

	 *

	 * That matches all _IOR() ioctls, except for two special cases:

	 *   - FE_GET_EVENT is part of the tuning logic on a DVB application;

	 *   - FE_DISEQC_RECV_SLAVE_REPLY is part of DiSEqC 2.0

	 *     setup

	 * So, those two ioctls should also return -EPERM, as otherwise

	 * reading from them would interfere with a DVB tune application

		/*

		 * Put an arbitrary limit on the number of messages that can

		 * be sent at once

		/*

		 * Put an arbitrary limit on the number of messages that can

		 * be sent at once

		/*

		 * Let's use our own copy of property cache, in order to

		 * avoid mangling with DTV zigzag logic, as drivers might

		 * return crap, if they don't check if the data is available

		 * before updating the properties cache.

	/*

	 * Initialize output parameters to match the values given by

	 * the user. FE_SET_FRONTEND triggers an initial frontend event

	 * with status = 0, which copies output parameters to userspace.

	/*

	 * Be sure that the bandwidth will be filled for all

	 * non-satellite systems, as tuners need to know what

	 * low pass/Nyquist half filter should be applied, in

	 * order to avoid inter-channel noise.

	 *

	 * ISDB-T and DVB-T/T2 already sets bandwidth.

	 * ATSC and DVB-C don't set, so, the core should fill it.

	 *

	 * On DVB-C Annex A and C, the bandwidth is a function of

	 * the roll-off and symbol rate. Annex B defines different

	 * roll-off factors depending on the modulation. Fortunately,

	 * Annex B is only used with 6MHz, so there's no need to

	 * calculate it.

	 *

	 * While not officially supported, a side effect of handling it at

	 * the cache level is that a program could retrieve the bandwidth

	 * via DTV_BANDWIDTH_HZ, which may be useful for test programs.

 force auto frequency inversion if requested */

	/*

	 * without hierarchical coding code_rate_LP is irrelevant,

	 * so we tolerate the otherwise invalid FEC_NONE setting

 Request the search algorithm to search */

	/*

	 * Put an arbitrary limit on the number of messages that can

	 * be sent at once

	/*

	 * Let's use our own copy of property cache, in order to

	 * avoid mangling with DTV zigzag logic, as drivers might

	 * return crap, if they don't check if the data is available

	 * before updating the properties cache.

	/*

	 * Let's use our own copy of property cache, in order to

	 * avoid mangling with DTV zigzag logic, as drivers might

	 * return crap, if they don't check if the data is available

	 * before updating the properties cache.

		/*

		 * Put an arbitrary limit on the number of messages that can

		 * be sent at once

		/*

		 * Associate the 4 delivery systems supported by DVBv3

		 * API with their DVBv5 counterpart. For the other standards,

		 * use the closest type, assuming that it would hopefully

		 * work with a DVBv3 application.

		 * It should be noticed that, on multi-frontend devices with

		 * different types (terrestrial and cable, for example),

		 * a pure DVBv3 application won't be able to use all delivery

		 * systems. Yet, changing the DVBv5 cache to the other delivery

		 * system should be enough for making it work.

 Set CAN_INVERSION_AUTO bit on in other than oneshot mode */

		/* if retune was requested but hasn't occurred yet, prevent

 DEPRECATED dish control ioctls */

			/*

			 * NOTE: This is a fallback condition.  Some frontends

			 * (stv0299 for instance) take longer than 8msec to

			 * respond to a set_voltage command.  Those switches

			 * need custom routines to switch properly.  For all

			 * other frontends, the following should work ok.

			 * Dish network legacy switches (as used by Dish500)

			 * are controlled by sending 9-bit command words

			 * spaced 8msec apart.

			 * the actual command word is switch/port dependent

			 * so it is up to the userspace application to send

			 * the right command.

			 * The command must always start with a '0' after

			 * initialization, so parg is 8 bits and does not

			 * include the initialization or start bit

			/* before sending a command, initialize by sending

			 * a 32ms 18V to the switch

 set voltage to (last ? 13V : 18V) */

 DEPRECATED statistics ioctls */

 DEPRECATED DVBv3 ioctls */

 switch */

		/* If we took control of the bus, we need to force

		   reinitialization.  This is because many ts_bus_ctrl()

		   functions strobe the RESET pin on the demod, and if the

		   frontend thread already exists then the dvb_init() routine

		   won't get called (which is what usually does initial

 normal tune mode when opened R/W */

  empty event queue */

	/*

	 * After initialization, there need to be two references: one

	 * for dvb_unregister_frontend(), and another one for

	 * dvb_frontend_detach().

	/*

	 * Initialize the cache to the proper values according with the

	 * first supported delivery system (ops->delsys[0])

 fe is invalid now */

/*

 *

 * dvb_ringbuffer.c: ring buffer implementation for the dvb driver

 *

 * Copyright (C) 2003 Oliver Endriss

 * Copyright (C) 2004 Andrew de Quincey

 *

 * based on code originally found in av7110.c & dvb_ci.c:

 * Copyright (C) 1999-2003 Ralph  Metzler

 *                       & Marcus Metzler for convergence integrated media GmbH

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public License

 * as published by the Free Software Foundation; either version 2.1

 * of the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU Lesser General Public License for more details.

	/* smp_load_acquire() to load write pointer on reader side

	 * this pairs with smp_store_release() in dvb_ringbuffer_write(),

	 * dvb_ringbuffer_write_user(), or dvb_ringbuffer_reset()

	 *

	 * for memory barriers also see Documentation/core-api/circular-buffers.rst

	/* READ_ONCE() to load read pointer on writer side

	 * this pairs with smp_store_release() in dvb_ringbuffer_read(),

	 * dvb_ringbuffer_read_user(), dvb_ringbuffer_flush(),

	 * or dvb_ringbuffer_reset()

	/* smp_load_acquire() to load write pointer on reader side

	 * this pairs with smp_store_release() in dvb_ringbuffer_write(),

	 * dvb_ringbuffer_write_user(), or dvb_ringbuffer_reset()

	/* dvb_ringbuffer_flush() counts as read operation

	 * smp_load_acquire() to load write pointer

	 * smp_store_release() to update read pointer, this ensures that the

	 * correct pointer is visible for subsequent dvb_ringbuffer_free()

	 * calls on other cpu cores

	/* dvb_ringbuffer_reset() counts as read and write operation

	 * smp_store_release() to update read pointer

 smp_store_release() to update write pointer */

		/* smp_store_release() for read pointer update to ensure

		 * that buf is not overwritten until read is complete,

		 * this pairs with READ_ONCE() in dvb_ringbuffer_free()

 smp_store_release() to update read pointer, see above */

		/* smp_store_release() for read pointer update to ensure

		 * that buf is not overwritten until read is complete,

		 * this pairs with READ_ONCE() in dvb_ringbuffer_free()

 smp_store_release() to update read pointer, see above */

		/* smp_store_release() for write pointer update to ensure that

		 * written data is visible on other cpu cores before the pointer

		 * update, this pairs with smp_load_acquire() in

		 * dvb_ringbuffer_empty() or dvb_ringbuffer_avail()

 smp_store_release() for write pointer update, see above */

		/* smp_store_release() for write pointer update to ensure that

		 * written data is visible on other cpu cores before the pointer

		 * update, this pairs with smp_load_acquire() in

		 * dvb_ringbuffer_empty() or dvb_ringbuffer_avail()

 smp_store_release() for write pointer update, see above */

 clean up disposed packets

 first packet is not disposed, so we stop cleaning now

 no packets available

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Driver for the VIA Chrome integrated camera controller.

 *

 * Copyright 2009,2010 Jonathan Corbet <corbet@lwn.net>

 *

 * This work was supported by the One Laptop Per Child project

/*

 * The structure describing our camera.

	/*

	 * GPIO info for power/reset management

	/*

	 * I/O memory stuff.

 Where the registers live */

 Frame buffer memory */

 Reserved memory offset (FB) */

	/*

	 * Capture buffers and related.	 The controller supports

	 * up to three, so that's what we have here.  These buffers

	 * live in frame buffer memory, so we don't call them "DMA".

 offsets into fb mem */

 Kernel-space addresses */

 How many are we using? */

	/*

	 * Video format information.  sensor_format is kept in a form

	 * that we can use to pass to the sensor.  We always run the

	 * sensor in VGA resolution, though, and let the controller

	 * downscale things if need be.	 So we keep the "real*

	 * dimensions separately.

 buffer for one video frame */

 common v4l buffer stuff -- must be first */

/*

 * Yes, this is a hack, but there's only going to be one of these

 * on any system we know of.

/*

 * Flag values, manipulated with bitops

 A frame is incoming */

 Must configure hardware */

/*

 * Nasty ugly v4l2 boilerplate.

/*

 * Debugging and related.

/*

 * Format handling.  This is ripped almost directly from Hans's changes

 * to cafe_ccic.c.  It's a little unfortunate; until this change, we

 * didn't need to know anything about the format except its byte depth;

 * now this information must be managed at this level too.

 Bytes per pixel */

	/* RGB444 and Bayer should be doable, but have never been

	   tested with this driver. RGB565 seems to work at the default

	   resolution, but results in color corruption when being scaled by

 Not found? Then return the first format. */

--------------------------------------------------------------------------*/

/*

 * Sensor power/reset management.  This piece is OLPC-specific for

 * sure; other configurations will have things connected differently.

/*

 * Power up the sensor and perform the reset dance.

 Probably excessive */

 --------------------------------------------------------------------------*/

 Sensor ops */

/*

 * Manage the ov7670 "flip" bit, which needs special help.

/*

 * Configure the sensor.  It's up to the caller to ensure

 * that the camera is in the correct operating state.

	/*

	 * OV7670 does weird things if flip is set *before* format...

 --------------------------------------------------------------------------*/

/*

 * Some simple register accessors; they assume that the lock is held.

 *

 * Should we want to support the second capture engine, we could

 * hide the register difference by adding 0x1000 to registers in the

 * 0x300-350 range.

 --------------------------------------------------------------------------*/

 Interrupt management and handling */

	/*

	 * All we do here is to clear the interrupts and tell

	 * the handler thread to wake up.

/*

 * Find the next buffer which has somebody waiting on it.

/*

 * The threaded IRQ handler.

	/*

	 * If there is no place to put the data frame, don't bother

	 * with anything else.

	/*

	 * Figure out which buffer we just completed.

	/*

	 * Copy over the data and let any waiters know.

/*

 * These functions must mess around with the general interrupt

 * control register, which is relevant to much more than just the

 * camera.  Nothing else uses interrupts, though, as of this writing.

 * Should that situation change, we'll have to improve support at

 * the via-core level.

 --------------------------------------------------------------------------*/

 Controller operations */

/*

 * Set up our capture buffers in framebuffer memory.

	/*

	 * See how many buffers we can work with.

	/*

	 * Set them up.

/*

 * Set the scaling register for downscaling the image.

 *

 * This register works like this...  Vertical scaling is enabled

 * by bit 26; if that bit is set, downscaling is controlled by the

 * value in bits 16:25.	 Those bits are divided by 1024 to get

 * the scaling factor; setting just bit 25 thus cuts the height

 * in half.

 *

 * Horizontal scaling works about the same, but it's enabled by

 * bit 11, with bits 0:10 giving the numerator of a fraction

 * (over 2048) for the scaling value.

 *

 * This function is naive in that, if the user departs from

 * the 3x4 VGA scaling factor, the image will distort.	We

 * could work around that if it really seemed important.

/*

 * Configure image-related information into the capture engine.

	/*

	 * Disable clock before messing with stuff - from the via

	 * sample driver.

	/*

	 * Set up the controller for VGA resolution, modulo magic

	 * offsets from the via sample driver.

	/*

	 * Image size info.

	/*

	 * Set up the capture interface control register,

	 * everything but the "go" bit.

	 *

	 * The FIFO threshold is a bit of a magic number; 8 is what

	 * VIA's sample code uses.

 FIFO threshold */

 OLPC-specific? */

 OLPC-specific? */

 Capture both fields */

	/*

	 * YUV formats need different byte swapping than RGB.

/*

 * Make it start grabbing data.

 Force post */

 Force post */

 --------------------------------------------------------------------------*/

 vb2 callback ops */

	/*

	 * Configure things if need be.

	/*

	 * If the CPU goes into C3, the DMA transfer gets corrupted and

	 * users start filing unsightly bug reports.  Put in a "latency"

	 * requirement which will keep the CPU out of the deeper sleep

	 * states.

 --------------------------------------------------------------------------*/

 File operations */

	/*

	 * Note the new user.  If this is the first one, we'll also

	 * need to power up the sensor.

	/*

	 * Last one out needs to turn out the lights.

----------------------------------------------------------------------------*/

/*

 * The long list of v4l2 ioctl ops

/*

 * Only one input.

/*

 * Video format stuff.	Here is our default format until

 * user space messes with things.

/*

 * Figure out proper image dimensions, but always force the

 * sensor to VGA.

/*

 * The real work of figuring out a workable format.

	/*

	 * Camera must be idle or we can't mess with the

	 * video setup.

	/*

	 * Let the sensor code look over and tweak the

	 * requested formatting.

	/*

	 * OK, let's commit to the new format.

 G/S_PARM */

----------------------------------------------------------------------------*/

/*

 * Power management.

 So resume restarts */

	/*

	 * Get back to a reasonable operating state.

	/*

	 * Make sure the sensor's power state is correct

	/*

	 * If it was operating, try to restart it.

 CONFIG_PM */

/*

 * Setup stuff.

 Check this */

/*

 * The OLPC folks put the serial port on the same pin as

 * the camera.	They also get grumpy if we break the

 * serial port and keep them from using it.  So we have

 * to check the serial enable bit and not step on it.

 Not enabled */

 The XO-1.5 (only known user) clocks the camera at 90MHz. */

	/*

	 * Note that there are actually two capture channels on

	 * the device.	We only deal with one for now.	That

	 * is encoded here; nothing else assumes it's dealing with

	 * a unique capture device.

	/*

	 * Ensure that frame buffer memory has been set aside for

	 * this purpose.  As an arbitrary limit, refuse to work

	 * with less than two frames of VGA 16-bit data.

	 *

	 * If we ever support the second port, we'll need to set

	 * aside more memory.

	/*

	 * Basic structure initialization.

	/*

	 * Tell V4L that we exist.

	/*

	 * Convince the system that we can do DMA.

	/*

	 * Fire up the capture port.  The write to 0x78 looks purely

	 * OLPCish; any system will need to tweak 0x1e.

	/*

	 * Get the sensor powered up.

	/*

	 * See if we can't find it on the bus.	The VIA_PORT_31 assumption

	 * is OLPC-specific.  0x42 assumption is ov7670-specific.

	/*

	 * Get the IRQ.

	/*

	 * Tell V4l2 that we exist.

	/*

	 * Hook into PM events

 Power the sensor down until somebody opens the device */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2021 Renesas Electronics Corp.

 *

 * Driver for Renesas R-Car ISP Channel Selector

 *

 * The ISP hardware is capable of more than just channel selection, features

 * such as demosaicing, white balance control and color space conversion are

 * also possible. These more advanced features are not supported by the driver

 * due to lack of documentation.

 Protects mf and stream_count. */

 Select CSI-2 input source. */

 Configure Channel Selector. */

 Setup processing method. */

 Start ISP. */

 Stop ISP. */

/* -----------------------------------------------------------------------------

 * Async handling and registration of subdevices and links

/* -----------------------------------------------------------------------------

 * Platform Device Driver

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.

 *

 *  Freescale VIU video driver

 *

 *  Authors: Hongjun Chen <hong-jun.chen@freescale.com>

 *	     Porting to 2.6.35 by DENX Software Engineering,

 *	     Anatolij Gustschin <agust@denx.de>

 0.5 seconds */

 Video memory limit, in Mb */

 I2C address of video decoder chip is 0x4A */

/*

 * Basic structures

 v4l2 format id */

 buffer for one video frame */

 common v4l buffer stuff -- must be first */

 various device info */

 Hardware register area */

 Interrupt vector */

 video overlay */

 crop */

 clock pointer */

 decoder */

 must remain the first field of this struct */

 video capture */

 spinlock for the videobuf queue */

 video overlay */

 video capture */

/*

 * Macro definitions of VIU registers

 STATUS_CONFIG register */

 Error code mask */

 No error */

 DMA in vertical active */

 DMA in vertical blanking */

 Line too long */

 Too many lines in field */

 Line too short */

 Not enough lines in field */

 FIFO overflow */

 FIFO underflow */

 One bit ECC error */

 Two/more bits ECC error */

 Enable field interrupt */

 Enable vsync interrupt */

 Enable hsync interrupt */

 Enable vstart interrupt */

 Enable DMA end interrupt */

 Enable error interrupt */

 Enable ECC interrupt */

 field interrupt status */

 vsync interrupt status */

 hsync interrupt status */

 vstart interrupt status */

 DMA end interrupt status */

 error interrupt status */

 Enable DMA transfer */

 Field number */

 Dithering is on */

 Round is on */

	MODE_32BIT		= 1UL << 31,	/* Data in RGBa888,

						 * 0 in RGB565

 Enable DMA operation */

 Clear pending interrupts */

 timed out, issue soft reset */

 clear DMA_END and other pending irqs */

 cancel all outstanding capture requests */

/*

 * Videobuf operations

 setup the DMA base address */

 interlace is on by default, set horizontal DMA increment */

 setup picture_count register */

 reset dma increment if needed */

/*

 * IOCTL vidioc handling

 setup window */

 setup color depth and dma increment */

 setup the base address of the overlay buffer */

 start dma */

 check args */

 ok, accept it */

 only one input in this driver */

 launch another DMA operation for an active/queued buffer */

 setup buffer address for next dma operation */

 activate next dma buffer */

 Clear interrupt error bit and error flags */

 clear all pending irqs */

 Capture mode */

/*

 * File operations for the device

 allocate and initialize per filehandle data */

 V4L2 ioctl handler */

 request mem region */

 remap registers */

 Prepare our private structure */

 init video dma queues */

	/* This control handler will inherit the control(s) from the

 Allocate memory for video device */

 initialize locks */

 enable VIU clock */

 reset VIU module */

 install interrupt handler */

/*

 * Initialization and module stuff

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * V4L2 deinterlacing support.

 *

 * Copyright (c) 2012 Vista Silicon S.L.

 * Javier Martin <javier.martin@vista-silicon.com>

 Flags that indicate a format can be used for capture/output */

 Types the format can be used for */

 Per-queue, driver-specific private data */

 Source and destination queue data */

 Abort requested by m2m */

/*

 * mem2mem callbacks

 Common parameters for al transfers */

	/*

	 * 4 possible field conversions are possible at the moment:

	 *  V4L2_FIELD_SEQ_TB --> V4L2_FIELD_INTERLACED_TB:

	 *	two separate fields in the same input buffer are interlaced

	 *	in the output buffer using weaving. Top field comes first.

	 *  V4L2_FIELD_SEQ_TB --> V4L2_FIELD_NONE:

	 *	top field from the input buffer is copied to the output buffer

	 *	using line doubling. Bottom field from the input buffer is discarded.

	 * V4L2_FIELD_SEQ_BT --> V4L2_FIELD_INTERLACED_BT:

	 *	two separate fields in the same input buffer are interlaced

	 *	in the output buffer using weaving. Bottom field comes first.

	 * V4L2_FIELD_SEQ_BT --> V4L2_FIELD_NONE:

	 *	bottom field from the input buffer is copied to the output buffer

	 *	using line doubling. Top field from the input buffer is discarded.

/*

 * video ioctls

 index-th format of type type found ? */

			/* Correct type but haven't reached our index yet,

 Format found */

 Format not found */

 Check that src and dst queues have the same pix format */

 Check that input and output deinterlacing types are compatible */

/*

 * Queue operations

/*

 * File operations

 SPDX-License-Identifier: GPL-2.0+

/*

 * i.MX Pixel Pipeline (PXP) mem-to-mem scaler/CSC/rotator driver

 *

 * Copyright (c) 2018 Pengutronix, Philipp Zabel

 *

 * based on vim2m

 *

 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.

 * Pawel Osciak, <pawel@osciak.com>

 * Marek Szyprowski, <m.szyprowski@samsung.com>

 8x8 pixel blocks */

 Flags that indicate a format can be used for capture/output */

 Flags that indicate processing mode */

 Types the format can be used for */

 Both capture and output format */

 Capture-only format */

 Output-only format */

 Per-queue, driver-specific private data */

 Abort requested by m2m */

 Processing mode */

 Source and destination queue data */

 Missing V4L2 pixel formats for ARGB1555 and ARGB4444 */

		/*

		 * CSC1 YUV/YCbCr to RGB conversion is implemented as follows:

		 *

		 * |R|   |C0 0  C1|   |Y  + Yoffset |

		 * |G| = |C0 C3 C2| * |Cb + UVoffset|

		 * |B|   |C0 C4 0 |   |Cr + UVoffset|

		 *

		 * Results are clamped to 0..255.

		 *

		 * BT.601 limited range:

		 *

		 * |R|   |1.1644  0.0000  1.5960|   |Y  - 16 |

		 * |G| = |1.1644 -0.3917 -0.8129| * |Cb - 128|

		 * |B|   |1.1644  2.0172  0.0000|   |Cr - 128|

  1.1641 (-0.03 %) */

  1.5938 (-0.23 %) */

  2.0156 (-0.16 %) */

 -0.8125 (+0.04 %) */

 -0.3906 (+0.11 %) */

		/*

		 * BT.601 full range:

		 *

		 * |R|   |1.0000  0.0000  1.4020|   |Y  + 0  |

		 * |G| = |1.0000 -0.3441 -0.7141| * |Cb - 128|

		 * |B|   |1.0000  1.7720  0.0000|   |Cr - 128|

  1.0000 (+0.00 %) */

  1.3984 (-0.36 %) */

  1.7695 (-0.25 %) */

 -0.7109 (+0.32 %) */

 -0.3438 (+0.04 %) */

		/*

		 * Rec.709 limited range:

		 *

		 * |R|   |1.1644  0.0000  1.7927|   |Y  - 16 |

		 * |G| = |1.1644 -0.2132 -0.5329| * |Cb - 128|

		 * |B|   |1.1644  2.1124  0.0000|   |Cr - 128|

  1.1641 (-0.03 %) */

  1.7891 (-0.37 %) */

  2.1094 (-0.30 %) */

 -0.5312 (+0.16 %) */

 -0.2109 (+0.23 %) */

		/*

		 * Rec.709 full range:

		 *

		 * |R|   |1.0000  0.0000  1.5748|   |Y  + 0  |

		 * |G| = |1.0000 -0.1873 -0.4681| * |Cb - 128|

		 * |B|   |1.0000  1.8556  0.0000|   |Cr - 128|

  1.0000 (+0.00 %) */

  1.5742 (-0.06 %) */

  1.8555 (-0.01 %) */

 -0.4648 (+0.33 %) */

 -0.1836 (+0.37 %) */

		/*

		 * BT.2020 limited range:

		 *

		 * |R|   |1.1644  0.0000  1.6787|   |Y  - 16 |

		 * |G| = |1.1644 -0.1874 -0.6505| * |Cb - 128|

		 * |B|   |1.1644  2.1418  0.0000|   |Cr - 128|

  1.1641 (-0.03 %) */

  1.6758 (-0.29 %) */

  2.1406 (-0.11 %) */

 -0.6484 (+0.20 %) */

 -0.1836 (+0.38 %) */

		/*

		 * BT.2020 full range:

		 *

		 * |R|   |1.0000  0.0000  1.4746|   |Y  + 0  |

		 * |G| = |1.0000 -0.1646 -0.5714| * |Cb - 128|

		 * |B|   |1.0000  1.8814  0.0000|   |Cr - 128|

  1.0000 (+0.00 %) */

  1.4727 (-0.19 %) */

  1.8789 (-0.25 %) */

 -0.5703 (+0.11 %) */

 -0.1641 (+0.05 %) */

		/*

		 * SMPTE 240m limited range:

		 *

		 * |R|   |1.1644  0.0000  1.7937|   |Y  - 16 |

		 * |G| = |1.1644 -0.2565 -0.5427| * |Cb - 128|

		 * |B|   |1.1644  2.0798  0.0000|   |Cr - 128|

  1.1641 (-0.03 %) */

  1.7930 (-0.07 %) */

  2.0781 (-0.17 %) */

 -0.5391 (+0.36 %) */

 -0.2539 (+0.26 %) */

		/*

		 * SMPTE 240m full range:

		 *

		 * |R|   |1.0000  0.0000  1.5756|   |Y  + 0  |

		 * |G| = |1.0000 -0.2253 -0.4767| * |Cb - 128|

		 * |B|   |1.0000  1.8270  0.0000|   |Cr - 128|

  1.0000 (+0.00 %) */

  1.5742 (-0.14 %) */

  1.8242 (-0.28 %) */

 -0.4766 (+0.01 %) */

 -0.2227 (+0.26 %) */

		/*

		 * CSC2 RGB to YUV/YCbCr conversion is implemented as follows:

		 *

		 * |Y |   |A1 A2 A3|   |R|   |D1|

		 * |Cb| = |B1 B2 B3| * |G| + |D2|

		 * |Cr|   |C1 C2 C3|   |B|   |D3|

		 *

		 * Results are clamped to 0..255.

		 *

		 * BT.601 limited range:

		 *

		 * |Y |   | 0.2568  0.5041  0.0979|   |R|   |16 |

		 * |Cb| = |-0.1482 -0.2910  0.4392| * |G| + |128|

		 * |Cr|   | 0.4392  0.4392 -0.3678|   |B|   |128|

  0.5039 (-0.02 %) */

  0.2539 (-0.29 %) */

 -0.1445 (+0.37 %) */

  0.0977 (-0.02 %) */

  0.4375 (-0.17 %) */

 -0.2891 (+0.20 %) */

 -0.3672 (+0.06 %) */

  0.4375 (-0.17 %) */

 -0.0703 (+0.11 %) */

		/*

		 * BT.601 full range:

		 *

		 * |Y |   | 0.2990  0.5870  0.1140|   |R|   |0  |

		 * |Cb| = |-0.1687 -0.3313  0.5000| * |G| + |128|

		 * |Cr|   | 0.5000  0.5000 -0.4187|   |B|   |128|

  0.5859 (-0.11 %) */

  0.2969 (-0.21 %) */

 -0.1680 (+0.07 %) */

  0.1133 (-0.07 %) */

  0.5000 (+0.00 %) */

 -0.3281 (+0.32 %) */

 -0.4180 (+0.07 %) */

  0.5000 (+0.00 %) */

 -0.0781 (+0.32 %) */

		/*

		 * Rec.709 limited range:

		 *

		 * |Y |   | 0.1826  0.6142  0.0620|   |R|   |16 |

		 * |Cb| = |-0.1007 -0.3385  0.4392| * |G| + |128|

		 * |Cr|   | 0.4392  0.4392 -0.3990|   |B|   |128|

  0.6133 (-0.09 %) */

  0.1797 (-0.29 %) */

 -0.0977 (+0.30 %) */

  0.0586 (-0.34 %) */

  0.4375 (-0.17 %) */

 -0.3359 (+0.26 %) */

 -0.3984 (+0.05 %) */

  0.4375 (-0.17 %) */

 -0.0391 (+0.12 %) */

		/*

		 * Rec.709 full range:

		 *

		 * |Y |   | 0.2126  0.7152  0.0722|   |R|   |0  |

		 * |Cb| = |-0.1146 -0.3854  0.5000| * |G| + |128|

		 * |Cr|   | 0.5000  0.5000 -0.4542|   |B|   |128|

  0.7148 (-0.04 %) */

  0.2109 (-0.17 %) */

 -0.1133 (+0.13 %) */

  0.0703 (-0.19 %) */

  0.5000 (+0.00 %) */

 -0.3828 (+0.26 %) */

 -0.4531 (+0.11 %) */

  0.5000 (+0.00 %) */

 -0.0430 (+0.28 %) */

		/*

		 * BT.2020 limited range:

		 *

		 * |Y |   | 0.2256  0.5823  0.0509|   |R|   |16 |

		 * |Cb| = |-0.1226 -0.3166  0.4392| * |G| + |128|

		 * |Cr|   | 0.4392  0.4392 -0.4039|   |B|   |128|

  0.5820 (-0.03 %) */

  0.2227 (-0.30 %) */

 -0.1211 (+0.15 %) */

  0.0508 (-0.01 %) */

  0.4375 (-0.17 %) */

 -0.3164 (+0.02 %) */

 -0.4023 (+0.16 %) */

  0.4375 (-0.17 %) */

 -0.0352 (+0.02 %) */

		/*

		 * BT.2020 full range:

		 *

		 * |Y |   | 0.2627  0.6780  0.0593|   |R|   |0  |

		 * |Cb| = |-0.1396 -0.3604  0.5000| * |G| + |128|

		 * |Cr|   | 0.5000  0.5000 -0.4598|   |B|   |128|

  0.6758 (-0.22 %) */

  0.2617 (-0.10 %) */

 -0.1367 (+0.29 %) */

  0.0586 (-0.07 %) */

  0.5000 (+0.00 %) */

 -0.3594 (+0.10 %) */

 -0.4570 (+0.28 %) */

  0.5000 (+0.00 %) */

 -0.0391 (+0.11 %) */

		/*

		 * SMPTE 240m limited range:

		 *

		 * |Y |   | 0.1821  0.6020  0.0747|   |R|   |16 |

		 * |Cb| = |-0.1019 -0.3373  0.4392| * |G| + |128|

		 * |Cr|   | 0.4392  0.4392 -0.3909|   |B|   |128|

  0.6016 (-0.05 %) */

  0.1797 (-0.24 %) */

 -0.1016 (+0.03 %) */

  0.0742 (-0.05 %) */

  0.4375 (-0.17 %) */

 -0.3359 (+0.14 %) */

 -0.3906 (+0.03 %) */

  0.4375 (-0.17 %) */

 -0.0469 (+0.14 %) */

		/*

		 * SMPTE 240m full range:

		 *

		 * |Y |   | 0.2120  0.7010  0.0870|   |R|   |0  |

		 * |Cb| = |-0.1160 -0.3840  0.5000| * |G| + |128|

		 * |Cr|   | 0.5000  0.5000 -0.4450|   |B|   |128|

  0.6992 (-0.18 %) */

  0.2109 (-0.11 %) */

 -0.1133 (+0.27 %) */

  0.0859 (-0.11 %) */

  0.5000 (+0.00 %) */

 -0.3828 (+0.12 %) */

 -0.4414 (+0.36 %) */

  0.5000 (+0.00 %) */

 -0.0547 (+0.03 %) */

 Rotation disabled, 8x8 block size */

 Always write alpha value as V4L2_CID_ALPHA_COMPONENT */

 PS covers whole output */

 no AS */

 In grayscale mode, ps_vbuf contents are reused as CbCr */

			/*

			 * This avoids sampling past the right edge for

			 * horizontally chroma subsampled formats.

 skip STAT */

 disable processed surface color keying */

 disable alpha surface color keying */

 setup CSC */

 bypass LUT */

 ungate, enable PS/AS/OUT and PXP operation */

/*

 * mem2mem callbacks

 Will cancel the transaction in the next interrupt handler */

/*

 * interrupt handler

 we expect x = 0, y = height, irq0 = 1 */

/*

 * video ioctls

 index-th format of type type found ? */

			/*

			 * Correct type but haven't reached our index yet,

			 * just increment per-type index

 Format found */

 Format not found */

		/*

		 * There is no support for conversion between different YCbCr

		 * encodings or between RGB limited and full range.

/*

 * Queue operations

/*

 * File operations

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Support eMMa-PrP through mem2mem framework.

 *

 * eMMa-PrP is a piece of HW that allows fetching buffers

 * from one memory location and do several operations on

 * them such as scaling or format conversion giving, as a result

 * a new processed buffer in another memory location.

 *

 * Based on mem2mem_testdev.c by Pawel Osciak.

 *

 * Copyright (c) 2011 Vista Silicon S.L.

 * Javier Martin <javier.martin@vista-silicon.com>

 multiple of 2 */

 multiple of 8 */

 multiple of 4 */

 multiple of 2 */

 Flags that indicate a format can be used for capture/output */

 In bytes, per queue */

 EMMA PrP */

 IRQ Enable and status register */

 Types the format can be used for */

 Per-queue, driver-specific private data */

 Abort requested by m2m */

/*

 * mem2mem callbacks

 Input frame parameters */

 Output frame parameters */

 IRQ configuration */

 Enable transfer */

 Check irq flags and clear irq */

 buffer ready */

/*

 * video ioctls

 index-th format of type type found ? */

			/* Correct type but haven't reached our index yet,

 Format found */

 Format not found */

 YUYV */

	/* V4L2 specification suggests the driver corrects the format struct

 YUYV */

/*

 * Queue operations

/*

 * File operations

 SPDX-License-Identifier: GPL-2.0

/*

 * V4L2 Driver for Renesas Capture Engine Unit (CEU) interface

 * Copyright (C) 2017-2018 Jacopo Mondi <jacopo+renesas@jmondi.org>

 *

 * Based on soc-camera driver "soc_camera/sh_mobile_ceu_camera.c"

 * Copyright (C) 2008 Magnus Damm

 *

 * Based on V4L2 Driver for PXA camera host - "pxa_camera.c",

 * Copyright (C) 2006, Sascha Hauer, Pengutronix

 * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>

 CEU registers offsets and masks. */

 Capture start register			*/

 Capture control register		*/

 Capture interface control register	*/

 Capture interface offset register	*/

 Capture interface width register	*/

 Capture interface input format register */

 CEU register control register		*/

 CEU register forcible control register	*/

 Capture filter control register		*/

 Capture filter size clip register	*/

 Capture destination width register	*/

 Capture data address Y register		*/

 Capture data address C register		*/

 Firewall operation control register	*/

 Capture data output control register	*/

 Capture event interrupt enable register	*/

 Capture event flag clear register	*/

 Capture status register			*/

 Capture software reset register		*/

 Data synchronous fetch mode. */

 Input components ordering: CEU_CAMCR.DTARY field. */

 TODO: input components ordering for 16 bits input. */

 Bus transfer MTU. */

 Bus width configuration. */

 No downsampling to planar YUV420 in image fetch mode. */

 Swap all input data in 8-bit, 16-bits and 32-bits units (Figure 46.45). */

 Capture reset and enable bits. */

 CEU operating flag bit. */

 Platform specific IRQ source flags. */

 Prohibited register access interrupt bit. */

 One-frame capture end interrupt. */

 VBP error. */

/*

 * ceu_bus_fmt - describe a 8-bits yuyv format the sensor can produce

 *

 * @mbus_code: bus format code

 * @fmt_order: CEU_CAMCR.DTARY ordering of input components (Y, Cb, Cr)

 * @fmt_order_swap: swapped CEU_CAMCR.DTARY ordering of input components

 *		    (Y, Cr, Cb)

 * @swapped: does Cr appear before Cb?

 * @bps: number of bits sent over bus for each sample

 * @bpp: number of bits per pixels unit

/*

 * ceu_buffer - Link vb2 buffer to the list of available buffers.

/*

 * ceu_subdev - Wraps v4l2 sub-device and provides async subdevice.

 per-subdevice mbus configuration options */

/*

 * ceu_device - CEU device instance

 subdevices descriptors */

 the subdevice currently in use */

 platform specific mask with all IRQ sources flagged */

 currently configured field and pixel format */

 async subdev notification helpers */

 vb2 queue, capture buffer list and active buffer pointer */

 mlock - lock access to interface reset and vb2 queue */

 lock - lock access to capture buffer queue and active buffer */

 base - CEU memory base address */

 --- CEU memory output formats --- */

/*

 * ceu_fmt - describe a memory output format supported by CEU interface.

 *

 * @fourcc: memory layout fourcc format code

 * @bpp: number of bits for each pixel stored in memory

/*

 * ceu_format_list - List of supported memory output formats

 *

 * If sensor provides any YUYV bus format, all the following planar memory

 * formats are available thanks to CEU re-ordering and sub-sampling

 * capabilities.

 --- CEU HW operations --- */

/*

 * ceu_soft_reset() - Software reset the CEU interface.

 * @ceu_device: CEU device.

 *

 * Returns 0 for success, -EIO for error.

 If we get here, CEU has not reset properly. */

 --- CEU Capture Operations --- */

/*

 * ceu_hw_config() - Configure CEU interface registers.

 Start configuring CEU registers */

 Set the frame capture period for both image capture and data sync. */

	/*

	 * Swap input data endianness by default.

	 * In data fetch mode bytes are received in chunks of 8 bytes.

	 * D0, D1, D2, D3, D4, D5, D6, D7 (D0 received first)

	 * The data is however by default written to memory in reverse order:

	 * D7, D6, D5, D4, D3, D2, D1, D0 (D7 written to lowest byte)

	 *

	 * Use CEU_CDOCR[2:0] to swap data ordering.

	/*

	 * Configure CAMCR and CDOCR:

	 * match input components ordering with memory output format and

	 * handle downsampling to YUV420.

	 *

	 * If the memory output planar format is 'swapped' (Cr before Cb) and

	 * input format is not, use the swapped version of CAMCR.DTARY.

	 *

	 * If the memory output planar format is not 'swapped' (Cb before Cr)

	 * and input format is, use the swapped version of CAMCR.DTARY.

	 *

	 * CEU by default downsample to planar YUV420 (CDCOR[4] = 0).

	 * If output is planar YUV422 set CDOCR[4] = 1

	 *

	 * No downsample for data fetch sync mode.

 Data fetch sync mode */

 Non-swapped planar image capture mode. */

 Swapped planar image capture mode. */

 TODO: handle 16 bit bus width with DTIF bit in CAMCR */

	/*

	 * TODO: make CAMOR offsets configurable.

	 * CAMOR wants to know the number of blanks between a VS/HS signal

	 * and valid data. This value should actually come from the sensor...

 TODO: 16 bit bus width require re-calculation of cdwdr and cfzsr */

/*

 * ceu_capture() - Trigger start of a capture sequence.

 *

 * Program the CEU DMA registers with addresses where to transfer image data.

 Ignore CbCr plane for non multi-planar image formats. */

	/*

	 * Trigger new capture start: once for each frame, as we work in

	 * one-frame capture mode.

 Clean interrupt status. */

 Unexpected interrupt. */

 Stale interrupt from a released buffer, ignore it. */

	/*

	 * When a VBP interrupt occurs, no capture end interrupt will occur

	 * and the image of that frame is not captured correctly.

 Prepare to return the 'previous' buffer. */

 Prepare a new 'active' buffer and trigger a new capture. */

 Return the 'previous' buffer. */

 Return the 'previous' buffer and all queued ones. */

 --- CEU Videobuf2 operations --- */

/*

 * ceu_calc_plane_sizes() - Fill per-plane 'struct v4l2_plane_pix_format'

 *			    information according to the currently configured

 *			    pixel format.

 * @ceu_device: CEU device.

 * @ceu_fmt: Active image format.

 * @pix: Pixel format information (store line width and image sizes)

/*

 * ceu_vb2_setup() - is called to check whether the driver can accept the

 *		     requested number of buffers and to fill in plane sizes

 *		     for the current frame format, if required.

 num_planes is set: just check plane sizes. */

 num_planes not set: called from REQBUFS, just set plane sizes. */

 Program the CEU interface according to the CEU image format. */

 Grab the first available buffer and trigger the first capture. */

 Clean and program interrupts for first capture. */

 Clean and disable interrupt sources. */

 Release all queued buffers. */

 --- CEU image formats handling --- */

/*

 * __ceu_try_fmt() - test format on CEU and sensor

 * @ceudev: The CEU device.

 * @v4l2_fmt: format to test.

 * @sd_mbus_code: the media bus code accepted by the subdevice; output param.

 *

 * Returns 0 for success, < 0 for errors.

	/*

	 * Set format on sensor sub device: bus format used to produce memory

	 * format is selected depending on YUV component ordering or

	 * at initialization time.

 CFSZR requires height and width to be 4-pixel aligned. */

	/*

	 * Try with the mbus_code matching YUYV components ordering first,

	 * if that one fails, fallback to default selected at initialization

	 * time.

 fallback */

 Apply size returned by sensor as the CEU can't scale. */

 Calculate per-plane sizes based on image format. */

 Report to caller the configured mbus format. */

/*

 * ceu_try_fmt() - Wrapper for __ceu_try_fmt; discard configured mbus_fmt

/*

 * ceu_set_fmt() - Apply the supplied format to both sensor and CEU

	/*

	 * Set format on sensor sub device: bus format used to produce memory

	 * format is selected at initialization time.

/*

 * ceu_set_default_fmt() - Apply default NV16 memory output format with VGA

 *			   sizes.

/*

 * ceu_init_mbus_fmt() - Query sensor for supported formats and initialize

 *			 CEU media bus format used to produce memory formats.

 *

 * Find out if sensor can produce a permutation of 8-bits YUYV bus format.

 * From a single 8-bits YUYV bus format the CEU can produce several memory

 * output formats:

 * - NV[12|21|16|61] through image fetch mode;

 * - YUYV422 if sensor provides YUYV422

 *

 * TODO: Other YUYV422 permutations through data fetch sync mode and DTARY

 * TODO: Binary data (eg. JPEG) and raw formats through data fetch sync mode

 Find out if sensor can produce any permutation of 8-bits YUYV422. */

			/*

			 * Only support 8-bits YUYV bus formats at the moment;

			 *

			 * TODO: add support for binary formats (data sync

			 * fetch mode).

	/*

	 * Save the first encountered YUYV format as "mbus_fmt" and use it

	 * to output all planar YUV422 and YUV420 (NV*) formats to memory as

	 * well as for data synch fetch mode (YUYV - YVYU etc. ).

 Annotate the selected bus format components ordering. */

 --- Runtime PM Handlers --- */

/*

 * ceu_runtime_resume() - soft-reset the interface and turn sensor power on.

/*

 * ceu_runtime_suspend() - disable capture and interrupts and soft-reset.

 *			   Turn sensor power off.

 --- File Operations --- */

 Causes soft-reset and sensor power on on first open */

 Causes soft-reset and sensor power down on last close */

 --- Video Device IOCTLs --- */

	/*

	 * Make sure we can generate output image formats and apply

	 * default one.

 Now that we're sure we can use the sensor, power off the old one. */

 Just check if user supplied pixel format is supported. */

 Just check if user supplied pixel format is supported. */

/*

 * ceu_vdev_release() - release CEU video device memory when last reference

 *			to this driver is closed

 Initialize vb2 queue. */

	/*

	 * Make sure at least one sensor is primary and use it to initialize

	 * ceu formats.

 Register the video device. */

/*

 * ceu_init_async_subdevs() - Initialize CEU subdevices and async_subdevs in

 *                           ceu device. Both DT and platform data parsing use

 *                           this routine.

 *

 * Returns 0 for success, -ENOMEM for failure.

 Reserve memory for 'n_sd' ceu_subdev descriptors. */

/*

 * ceu_parse_platform_data() - Initialize async_subdevices using platform

 *			       device provided data.

 Setup the ceu subdevice and the async subdevice. */

/*

 * ceu_parse_dt() - Initialize async_subdevs parsing device tree graph.

 Setup the ceu subdevice and the async subdevice. */

/*

 * struct ceu_data - Platform specific CEU data

 * @irq_mask: CETCR mask with all interrupt sources enabled. The mask differs

 *	      between SH4 and RZ platforms.

 Assume SH4 if booting with platform data. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * rcar-fcp.c  --  R-Car Frame Compression Processor Driver

 *

 * Copyright (C) 2016 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Public API

/**

 * rcar_fcp_get - Find and acquire a reference to an FCP instance

 * @np: Device node of the FCP instance

 *

 * Search the list of registered FCP instances for the instance corresponding to

 * the given device node.

 *

 * Return a pointer to the FCP instance, or an ERR_PTR if the instance can't be

 * found.

/**

 * rcar_fcp_put - Release a reference to an FCP instance

 * @fcp: The FCP instance

 *

 * Release the FCP instance acquired by a call to rcar_fcp_get().

/**

 * rcar_fcp_enable - Enable an FCP

 * @fcp: The FCP instance

 *

 * Before any memory access through an FCP is performed by a module, the FCP

 * must be enabled by a call to this function. The enable calls are reference

 * counted, each successful call must be followed by one rcar_fcp_disable()

 * call when no more memory transfer can occur through the FCP.

 *

 * Return 0 on success or a negative error code if an error occurs. The enable

 * reference count isn't increased when this function returns an error.

/**

 * rcar_fcp_disable - Disable an FCP

 * @fcp: The FCP instance

 *

 * This function is the counterpart of rcar_fcp_enable(). As enable calls are

 * reference counted a disable call may not disable the FCP synchronously.

/* -----------------------------------------------------------------------------

 * Platform Driver

 SPDX-License-Identifier: GPL-2.0+

/*

 * R-Car Gen3 Digital Radio Interface (DRIF) driver

 *

 * Copyright (C) 2017 Renesas Electronics Corporation

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

/*

 * The R-Car DRIF is a receive only MSIOF like controller with an

 * external master device driving the SCK. It receives data into a FIFO,

 * then this driver uses the SYS-DMAC engine to move the data from

 * the device to memory.

 *

 * Each DRIF channel DRIFx (as per datasheet) contains two internal

 * channels DRIFx0 & DRIFx1 within itself with each having its own resources

 * like module clk, register set, irq and dma. These internal channels share

 * common CLK & SYNC from master. The two data pins D0 & D1 shall be

 * considered to represent the two internal channels. This internal split

 * is not visible to the master device.

 *

 * Depending on the master device, a DRIF channel can use

 *  (1) both internal channels (D0 & D1) to receive data in parallel (or)

 *  (2) one internal channel (D0 or D1) to receive data

 *

 * The primary design goal of this controller is to act as a Digital Radio

 * Interface that receives digital samples from a tuner device. Hence the

 * driver exposes the device as a V4L2 SDR device. In order to qualify as

 * a V4L2 SDR device, it should possess a tuner interface as mandated by the

 * framework. This driver expects a tuner driver (sub-device) to bind

 * asynchronously with this device and the combined drivers shall expose

 * a V4L2 compliant SDR device. The DRIF driver is independent of the

 * tuner vendor.

 *

 * The DRIF h/w can support I2S mode and Frame start synchronization pulse mode.

 * This driver is tested for I2S mode only because of the availability of

 * suitable master devices. Hence, not all configurable options of DRIF h/w

 * like lsb/msb first, syncdl, dtdl etc. are exposed via DT and I2S defaults

 * are used. These can be exposed later if needed after testing.

 DRIF register offsets */

 Receive FIFO overflow */

 Receive FIFO underflow */

 Receive frame sync error */

 Frame reception end */

 Receive data xfer req */

 Receive FIFO full */

 SIRMDR1 */

 Hidden Transmit register that controls CLK & SYNC */

 Constants */

 Internal buffer status flags */

 DMA completed */

 Overflow detected */

 Debug */

 Stream formats */

 Format descriptions for capture */

 Buffer for a received frame from one or both internal channels */

 Common v4l buffer stuff -- must be first */

 OF graph endpoint's V4L2 async data */

 Async matched subdev */

 DMA buffer */

 CPU-side address */

 Buffer status flags */

 Internal channel */

 Group device */

 Channel's pdev */

 Base register address */

 I/O resource offset */

 Reserved DMA channel */

 Module clock */

 H/W bufs */

 Handle for all bufs */

 Channel number */

 Channel acting as SDR device */

 DRIF V4L2 SDR */

 Platform device */

 V4L2 SDR device */

 V4L2 device */

 Videobuf2 queue and queued buffers list */

 Protects queued_bufs */

 To serialize DMA cb of channels */

 To serialize ioctls */

 To serialize streaming ioctls */

 SDR control handler */

 For subdev (tuner) */

 Endpoint V4L2 async data */

 Current V4L2 SDR format ptr */

 Device tree SYNC properties */

 Internals */

 DRIFx0,1 */

 Enabled channels per DT */

 Used channels for an SDR FMT */

 Num of DT enabled channels */

 Num of used channels */

 Each DMA buffer size */

 Buffers produced by sdr dev */

 Register access functions */

 Release DMA channels */

 Allocate DMA channels */

 Configure slave */

 Release queued vb2 buffers */

 Set MDR defaults */

 Set defaults for enabled internal channels */

 Refer MSIOF section in manual for this register setting */

 Setup MDR1 value */

 Set DRIF receive format */

 Sanity check */

 Setup group, bitlen & wdcnt */

 Two groups */

 Release DMA buffers */

 First entry contains the dma buf ptr */

 Request DMA buffers */

 Allocate DMA buffers */

 Split the chunk and populate bufctxt */

 Setup vb_queue minimum buffer requirements */

 Need at least 16 buffers */

 Enqueue buffer */

 Get a frame buf from list */

		/*

		 * App is late in enqueing buffers. Samples lost & there will

		 * be a gap in sequence number when app recovers

 Helpers to set/clear buf pair status */

 Channel DMA complete */

 Check for DRIF errors */

 Writing the same clears it */

 Overflow: some samples are lost */

 DMA callback for each stage */

 DMA can be terminated while the callback was waiting on lock */

 Check if both DMA buffers are done */

 Clear buf done status */

 Clear the flag in status */

 Clear the flag in status */

 Buffer produced for consumption */

 Get fbuf */

 Set error state on overflow */

 Setup cyclic DMA with given buffers */

 Submit descriptor */

 Enable reception */

	/*

	 * When both internal channels are enabled, they can be synchronized

	 * only by the master

 Enable receive */

 Check receive enabled */

 Disable reception */

 Disable receive */

 Check receive disabled */

 Stop channel */

 Disable DMA receive interrupt */

 Terminate all DMA transfers */

 Stop receive operation */

 Disable Rx */

 Start channel */

 Reset receive */

 Queue buffers for DMA */

 Clear status register flags */

 Enable DMA receive interrupt */

 Start receive operation */

 Start streaming */

 Set default MDRx settings */

 Set new format */

 Alloc DMA channel */

 Request buffers */

 Start Rx */

 Stop streaming */

 Stop hardware streaming */

 Return all queued buffers to vb2 */

 Release buf */

 Release DMA channel resources */

 Vb2 ops */

 Matching fmt based on required channels is set as default */

 Set the 1st format as default on no match */

	/*

	 * If a format demands one channel only out of two

	 * enabled channels, pick the 0th channel.

 Tuner subdev ioctls */

 Init video_device structure */

 Register V4L2 SDR device */

 Sub-device bound callback */

 Sub-device unbind callback */

 Free ctrl handler if initialized */

 Sub-device registered notification callback */

	/*

	 * The subdev tested at this point uses 4 controls. Using 10 as a worst

	 * case scenario hint. When less controls are needed there will be some

	 * unused memory and when more controls are needed the framework uses

	 * hash to manage controls within this number.

 Read endpoint properties */

 Set the I2S defaults for SIRMDR1*/

 Parse sync polarity from endpoint */

 default */

 Parse sub-devs (tuner) to find a matching device */

 Get the endpoint properties */

 Check if the given device is the primary bond */

 Check if both devices of the bond are enabled */

 Check if the bonded device is probed */

 Update sdr data in the bonded device */

 Update sdr with bonded device data */

 Defer */

 V4L2 SDR device probe */

 Validate any supported format for enabled channels */

 Set defaults */

 Init videobuf2 queue structure */

 Init videobuf2 queue */

 Register the v4l2_device */

	/*

	 * Parse subdevs after v4l2_device_register because if the subdev

	 * is already probed, bound and complete will be called immediately

 Register notifier */

 V4L2 SDR device remove */

 DRIF channel probe */

 Reserve memory for enabled channel */

 Module clock */

 Register map */

 Check if both channels of the bond are enabled */

 Check if current channel acting as primary-bond */

 Primary bond is channel 0 always */

 Reserve memory for SDR structure */

 Establish links between SDR and channel(s) */

 Check if bonded device is ready */

 DRIF channel remove */

 Channel 0 will be the SDR instance */

 SDR instance */

 FIXME: Implement suspend/resume support */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * video stream multiplexer controlled via mux control

 *

 * Copyright (C) 2013 Pengutronix, Sascha Hauer <kernel@pengutronix.de>

 * Copyright (C) 2016-2017 Pengutronix, Philipp Zabel <kernel@pengutronix.de>

	/*

	 * The mux state is determined by the enabled sink pad link.

	 * Enabling or disabling the source pad link has no effect.

 Propagate the active format to the source */

 No size limitations except V4L2 compliance requirements */

 All formats except LVDS and vendor specific formats are acceptable */

 Source pad mirrors active sink pad, no limitations on sink pads */

 Propagate the format from an active sink to source */

 Skip dangling endpoints for backwards compatibility */

 OK if asd already exists */

	/*

	 * The largest numbered port is the output port. It determines

	 * total number of pads.

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * V4L2 Driver for PXA camera host

 *

 * Copyright (C) 2006, Sascha Hauer, Pengutronix

 * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>

 * Copyright (C) 2016, Robert Jarzmik <robert.jarzmik@free.fr>

 Camera Interface */

 DMA request enable */

 Parity enable */

 Capture enable for slave mode */

 Camera interface enable */

 Camera interface disable */

 Sensor interface mode mask */

 Time-out mask */

 Receive-data-available mask */

 FIFO-empty mask */

 End-of-line mask */

 Parity-error mask */

 Quick-disable mask */

 Disable-done mask */

 Start-of-frame mask */

 End-of-frame mask */

 FIFO-overrun mask */

 Transparency bit */

 RGBT conversion mask */

 Pixels per line mask */

 RGB conversion mask */

 RGB format */

 YCbCr format */

 RGB bis per pixel mask */

 Raw bis per pixel mask */

 Color space mask */

 Data width mask */

#define CICR2_BLW	(0xff << 24)	/* Beginning-of-line pixel clock

#define CICR2_ELW	(0xff << 16)	/* End-of-line pixel clock

 Horizontal sync pulse width mask */

#define CICR2_BFPW	(0x3f << 3)	/* Beginning-of-frame pixel clock

#define CICR2_FSW	(0x7 << 0)	/* Frame stabilization

#define CICR3_BFW	(0xff << 24)	/* Beginning-of-frame line clock

#define CICR3_EFW	(0xff << 16)	/* End-of-frame line clock

 Vertical sync pulse width mask */

#define CICR3_BFPW	(0x3f << 3)	/* Beginning-of-frame pixel clock

 Lines per frame mask */

 MCLK Data Capture Delay mask */

 Pixel clock enable */

 Pixel clock polarity */

 Horizontal sync polarity */

 Vertical sync polarity */

 MCLK enable */

 Frame rate mask */

 Clock divisor mask */

 FIFO time-out */

 Channel 2 receive data available */

 Channel 1 receive data available */

 Channel 0 receive data available */

 Channel 2 FIFO empty */

 Channel 1 FIFO empty */

 Channel 0 FIFO empty */

 End of line */

 Parity error */

 Camera interface quick disable */

 Camera interface disable done */

 Start of frame */

 End of frame */

 FIFO overrun for Channel 2 */

 FIFO overrun for Channel 1 */

 FIFO overrun for Channel 0 */

 FIFO 2 level mask */

 FIFO 1 level mask */

 FIFO 0 level mask */

 Threshold Level for Channel 0 FIFO */

 Reset input FIFOs */

 FIFO enable for channel 2 */

 FIFO enable for channel 1 */

 FIFO enable for channel 0 */

 Data bus width */

 Pixels per line */

 color space */

 bpp for rgb */

 rgbt conv */

 Beginning-of-line pixel clock wait count */

 End-of-line pixel clock wait count */

 Horizontal sync pulse width */

 Beginning-of-frame pixel clock wait count */

 Frame stabilization wait count */

 Beginning-of-frame line clock wait count  */

 End-of-frame line clock wait count */

 Vertical sync pulse width */

 Lines per frame */

/*

 * Format handling

/**

 * enum pxa_mbus_packing - data packing types on the media-bus

 * @PXA_MBUS_PACKING_NONE:	no packing, bit-for-bit transfer to RAM, one

 *				sample represents one pixel

 * @PXA_MBUS_PACKING_2X8_PADHI:	16 bits transferred in 2 8-bit samples, in the

 *				possibly incomplete byte high bits are padding

 * @PXA_MBUS_PACKING_EXTEND16:	sample width (e.g., 10 bits) has to be extended

 *				to 16 bits

/**

 * enum pxa_mbus_order - sample order on the media bus

 * @PXA_MBUS_ORDER_LE:		least significant sample first

 * @PXA_MBUS_ORDER_BE:		most significant sample first

/**

 * enum pxa_mbus_layout - planes layout in memory

 * @PXA_MBUS_LAYOUT_PACKED:		color components packed

 * @PXA_MBUS_LAYOUT_PLANAR_2Y_U_V:	YUV components stored in 3 planes (4:2:2)

 * @PXA_MBUS_LAYOUT_PLANAR_2Y_C:	YUV components stored in a luma and a

 *					chroma plane (C plane is half the size

 *					of Y plane)

 * @PXA_MBUS_LAYOUT_PLANAR_Y_C:		YUV components stored in a luma and a

 *					chroma plane (C plane is the same size

 *					as Y plane)

/**

 * struct pxa_mbus_pixelfmt - Data format on the media bus

 * @name:		Name of the format

 * @fourcc:		Fourcc code, that will be obtained if the data is

 *			stored in memory in the following way:

 * @packing:		Type of sample-packing, that has to be used

 * @order:		Sample order when storing in memory

 * @layout:		Planes layout in memory

 * @bits_per_sample:	How many bits the bridge has to sample

/**

 * struct pxa_mbus_lookup - Lookup FOURCC IDs by mediabus codes for pass-through

 * @code:	mediabus pixel-code

 * @fmt:	pixel format description

/**

 * struct pxa_camera_format_xlate - match between host and sensor formats

 * @code: code of a sensor provided format

 * @host_fmt: host format after host translation from code

 *

 * Host and sensor translation structure. Used in table of host and sensor

 * formats matchings in pxa_camera_device. A host can override the generic list

 * generation by implementing get_formats(), and use it for format checks and

 * format setup.

/*

 * Structures

 buffer for one video frame */

 common v4l buffer stuff -- must be first */

 our descriptor lists for Y, U and V channels */

	/*

	 * PXA27x is only supposed to handle one camera on its Quick Capture

	 * interface. If anyone ever builds hardware to enable more than

	 * one camera, they will have to modify this driver too

 max 10 bits */

/*

 * Format translation functions

	/*

	 * First pass - only count formats this host-sensor

	 * configuration can provide

 Second pass - actually fill data formats */

/*

 *  Videobuf operations

/**

 * pxa_init_dma_channel - init dma descriptors

 * @pcdev: pxa camera device

 * @buf: pxa camera buffer

 * @channel: dma channel (0 => 'Y', 1 => 'U', 2 => 'V')

 * @sg: dma scatter list

 * @sglen: dma scatter list length

 *

 * Prepares the pxa dma descriptors to transfer one camera channel.

 *

 * Returns 0 if success or -ENOMEM if no memory is available

/**

 * pxa_dma_start_channels - start DMA channel for active buffer

 * @pcdev: pxa camera device

 *

 * Initialize DMA channels to the beginning of the active video buffer, and

 * start these channels.

/**

 * pxa_camera_start_capture - start video capturing

 * @pcdev: camera device

 *

 * Launch capturing. DMA channels should not be active yet. They should get

 * activated at the end of frame interrupt, to capture only whole frames, and

 * never begin the capture of a partial frame.

 Enable End-Of-Frame Interrupt */

 _init is used to debug races, see comment in pxa_camera_reqbufs() */

/**

 * pxa_camera_check_link_miss - check missed DMA linking

 * @pcdev: camera device

 * @last_submitted: an opaque DMA cookie for last submitted

 * @last_issued: an opaque DMA cookie for last issued

 *

 * The DMA chaining is done with DMA running. This means a tiny temporal window

 * remains, where a buffer is queued on the chain, while the chain is already

 * stopped. This means the tailed buffer would never be transferred by DMA.

 * This function restarts the capture for this corner case, where :

 *  - DADR() == DADDR_STOP

 *  - a videobuffer is queued on the pcdev->capture list

 *

 * Please check the "DMA hot chaining timeslice issue" in

 *   Documentation/driver-api/media/drivers/pxa_camera.rst

 *

 * Context: should only be called within the dma irq handler

	/*

	 * pcdev->active should not be NULL in DMA irq handler.

	 *

	 * But there is one corner case : if capture was stopped due to an

	 * overrun of channel 1, and at that same channel 2 was completed.

	 *

	 * When handling the overrun in DMA irq for channel 1, we'll stop the

	 * capture and restart it (and thus set pcdev->active to NULL). But the

	 * DMA irq handler will already be pending for channel 2. So on entering

	 * the DMA irq handler for channel 2 there will be no active buffer, yet

	 * that is normal.

	/*

	 * It's normal if the last frame creates an overrun, as there

	 * are no more DMA descriptors to fetch from QCI fifos

 mclk <= ciclk / 4 (27.4.2) */

 We verify mclk != 0, so if anyone breaks it, here comes their Oops */

 If we're not supplying MCLK, leave it at 0 */

 We want a timeout > 1 pixel time, not ">=" */

 disable all interrupts */

 Initialise the timeout under the assumption pclk = mclk */

 "Safe default" - 13MHz */

 Reset the FIFOs */

	/*

	 * Datawidth is now guaranteed to be equal to one of the three values.

	 * We fix bit-per-pixel equal to data-width...

		/*

		 * Actually it can only be 8 now,

		 * default is just to silence compiler warnings

		/*

		 * Normally, pxa bus wants as input UYVY format. We allow all

		 * reorderings of the YUV422 format, as no processing is done,

		 * and the YUV stream is just passed through without any

		 * transformation. Note that UYVY is the only format that

		 * should be used if pxa framebuffer Overlay2 is used.

 CIF interrupts are not used, only DMA */

/*

 * Videobuf2 section

/*

 * Please check the DMA prepared buffer structure in :

 *   Documentation/driver-api/media/drivers/pxa_camera.rst

 * Please check also in pxa_camera_check_link_miss() to understand why DMA chain

 * modification while DMA chain is running will work anyway.

	/*

	 * This can be useful if you want to see if we actually fill

	 * the buffer with something

	/*

	 * I think, in buf_prepare you only have to protect global data,

	 * the actual buffer is yours

	/*

	 * Called from VIDIOC_REQBUFS or in compatibility mode For YUV422P

	 * format, even if there are 3 planes Y, U and V, we reply there is only

	 * one plane, containing Y, U and V data, one after the other.

/*

 * Video ioctls section

 Make choices, based on platform preferences */

	/*

	 * If the requested media bus configuration has not been fully applied

	 * make sure it is supported by the platform.

	 *

	 * PXA does not support V4L2_MBUS_DATA_ACTIVE_LOW and the bus mastering

	 * roles should match.

 This will be corrected as we get more formats */

 No more formats */

 Generic pass-through */

 limit to pxa hardware capabilities */

	/*

	 * Limit to pxa hardware capabilities.  YUV422P planar format requires

	 * images size to be a multiple of 16 bytes.  If not, zeros will be

	 * inserted between Y and U planes, and U and V planes, which violates

	 * the YUV422P standard.

 Only progressive video supported so far */

 TODO: support interlaced at least in pass-through mode */

 disable capture, disable interrupts */

 Stop DMA engine */

/*

 * Driver probe, remove, suspend and resume operations

 Restart frame capture if active buffer exists */

		/*

		 * Platform hasn't set available data widths. This is bad.

		 * Warn and use a default.

	/*

	 * Request the regions.

 request dma */

 request irq */

 SPDX-License-Identifier: GPL-2.0-or-later

 Copyright 2020 IBM Corp.

 Copyright (c) 2019-2020 Intel Corporation

 1024 * 768 */

 1920 * 1200, 32bpp */

 512 * 12 * 4 */

 v4l2 and videobuf2 lock */

 buffer list lock */

 640 x 480 x 24Hz */

 1920 x 1200 x 60Hz */

 AST HW requires this header spacing */

 just update jpeg dct table per 420/444

 AST HW requires this header spacing */

 Enable mode detect interrupts */

 Trigger mode detect */

 Disable interrupts */

 Turn off the relevant clocks */

 Turn on the relevant clocks */

	/*

	 * Hardware sometimes asserts interrupts that we haven't actually

	 * enabled; ignore them if so.

	/*

	 * Resolution changed or signal was lost; reset the engine and

	 * re-initialize

			/*

			 * Signal acquired while NOT doing resolution

			 * detection; reset the engine and re-initialize

/*

 * Get the minimum HW-supported compression buffer size for the frame size.

 * Assume worst-case JPEG compression size is 1/8 raw size. This should be

 * plenty even for maximum quality; any worse and the engine will simply return

 * incomplete JPEGs.

 4bpp / 8 */

 Disable mode detect in order to re-trigger */

	/*

	 * Enable mode-detect watchdog, resolution-change watchdog and

	 * automatic compression after frame capture.

 Set capture/compression frame sizes */

		/*

		 * This is a workaround to fix a silicon bug on A1 and A2

		 * revisions. Since it doesn't break capturing operation of

		 * other revisions, use it for all revisions without checking

		 * the revision ID. It picked 1728 which is a very next

		 * 64-pixels aligned value to 1680 to minimize memory bandwidth

		 * and to get better access speed from video engine.

 Don't use direct mode below 1024 x 768 (irqs don't fire) */

 Unlock VE registers */

 Disable interrupts */

 Clear the offset */

 Set control registers */

 Don't downscale */

 Set mode detection defaults */

 Resolution set to 640x480 if no signal found */

 Set timings since the device is being opened for the first time */

	/*

	 * This blocks only if the driver is currently in the process of

	 * detecting a new resolution; in the event of no signal or timeout

	 * this function is woken up.

 Exit early in case no clients remain */

 No resolution change so just restart streaming */

		/*

		 * Need to force stop any DMA and try and get HW into a good

		 * state for future calls to start streaming again.

 CONFIG_DEBUG_FS */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Renesas R-Car Fine Display Processor

 *

 * Video format converter and frame deinterlacer device.

 *

 * Author: Kieran Bingham, <kieran@bingham.xyz>

 * Copyright (c) 2016 Renesas Electronics Corporation.

 *

 * This code is developed and inspired from the vim2m, rcar_jpu,

 * m2m-deinterlace, and vsp1 drivers.

 Minimum and maximum frame width/height */

 Flags that indicate a format can be used for capture/output */

 Number of Job's to have available on the processing queue */

/*

 * FDP1 registers and bits

 FDP1 start register - Imm */

 Sync generator register - Imm */

 Register set end register - Imm */

 Channel activation register - Vupdt */

 Operation Mode Register - Vupdt */

 Software reset register */

 Control status register (V-update-status) */

 Interrupt enable register */

 Interrupt status register */

 Interrupt control register */

 Common IRQ Bit settings */

 RPF */

 RPF0 Source Component Y Address register */

 RPF1 Current Picture Registers */

 RPF2 next picture register */

 WPF */

 WPF Destination picture */

 WPF/RPF Common */

 IPC */

 DLI registers */

 Sensor registers */

 Line memory pixel number register */

 Internal Data (HW Version) */

 LUTs */

/**

 * struct fdp1_fmt - The FDP1 internal format data

 * @fourcc: the fourcc code, to match the V4L2 API

 * @bpp: bits per pixel per plane

 * @num_planes: number of planes

 * @hsub: horizontal subsampling factor

 * @vsub: vertical subsampling factor

 * @fmt: 7-bit format code for the fdp1 hardware

 * @swap_yc: the Y and C components are swapped (Y comes before C)

 * @swap_uv: the U and V components are swapped (V comes before U)

 * @swap: swap register control

 * @types: types of queue this format is applicable to

 RGB formats are only supported by the Write Pixel Formatter */

 YUV Formats are supported by Read and Write Pixel Formatters */

 Last RGB code */

/*

 * FDP1 Lookup tables range from 0...255 only

 *

 * Each table must be less than 256 entries, and all tables

 * are padded out to 256 entries by duplicating the last value.

 Per-queue, driver-specific private data */

 Must be zero when !deinterlacing */

/*

 * FDP1 operates on potentially 3 fields, which are tracked

 * from the VB buffers using this context structure.

 * Will always be a field or a full frame, never two fields.

 Should be NONE:TOP:BOTTOM only */

 Flag to indicate this is the last field in the vb */

 Buffer queue lists */

 A job can only be on one list at a time */

 Job Queues */

 Processed buffers in this transaction */

 Transaction length (i.e. how many buffers per transaction) */

 Abort requested by m2m */

 Deinterlace processing mode */

	/*

	 * Adaptive 2D/3D mode uses a shared mask

	 * This is allocated at streamon, if the ADAPT2D3D mode

	 * is requested

	/* Capture pipeline, can specify an alpha value

	 * for supported formats. 0-255 only

 Source and destination queue data */

 HW Source */

 HW Destination */

	/*

	 * Field Queues

	 * Interlaced fields are used on 3 occasions, and tracked in this list.

	 *

	 * V4L2 Buffers are tracked inside the fdp1_buffer

	 * and released when the last 'field' completes

	/*

	 * For de-interlacing we need to track our previous buffer

	 * while preparing our job lists.

/*

 * list_remove_job: Take the first item off the specified job list

 *

 * Returns: pointer to a job, or NULL if the list is empty.

/*

 * list_add_job: Add a job to the specified job list

 *

 * Returns: void - always succeeds

 Ensure that all residue from previous jobs is gone */

/*

 * Buffer lists handling

 job->previous may be on the first field */

/*

 * Return the next field in the queue - or NULL,

 * without removing the item from the list

 IPC registers are to be programmed with constant values */

/*

 * fdp1_write_lut: Write a padded LUT to the hw

 *

 * FDP1 uses constant data for de-interlacing processing,

 * with large tables. These hardware tables are all 256 bytes

 * long, however they often contain repeated data at the end.

 *

 * The last byte of the table is written to all remaining entries.

 Tables larger than the hw are clipped */

 Tables are padded with the last entry */

 Picture size is common to Source and Destination frames */

 Strides */

 Format control */

 Set for Bottom field */

 Deint mode is non-zero when deinterlacing */

 Previous Field Channel (CH0) */

 Current Field Channel (CH1) */

 Next Field  Channel (CH2) */

 Output Format Code */

 Enable Colour Space conversion */

 Set WRTM */

 Set an alpha value into the Pad Value */

 Determine picture rounding and clipping */

 Rounding Off */

 WPF Swap needs both ISWAP and OSWAP setting */

 Always set */

 Always on */

 De-interlacing Mode */

 Except for first and last frame, enable all channels */

 No extra channels enabled */

 Previous */

 Next */

/*

 * fdp1_device_process() - Run the hardware

 *

 * Configure and start the hardware to generate a single frame

 * of output given our input parameters.

 Get a job to process */

		/*

		 * VINT can call us to see if we can queue another job.

		 * If we have no work to do, we simply return.

 First Frame only? ... */

 Set the mode, and configuration */

 DLI Static Configuration */

 Sensor Configuration */

 Setup the source picture */

 Setup the destination picture */

 Line Memory Pixel Number Register for linear access */

 Enable Interrupts */

 Finally, the Immediate Registers */

 This job is now in the HW queue */

 Start the command */

 Registers will update to HW at next VINT */

 Enable VINT Generator */

/*

 * mem2mem callbacks

/*

 * job_ready() - check whether an instance is ready to be scheduled to run

 One output buffer is required for each field */

 Will cancel the transaction in the next interrupt handler */

 Immediate abort sequence */

/*

 * fdp1_prepare_job: Prepare and queue a new job for a single action of work

 *

 * Prepare the next field, (or frame in progressive) and an output

 * buffer for the hardware to perform a single operation.

 Buffer check should prevent this ever happening */

	/* Source buffers have been prepared on our buffer_queue

	 * Prepare our Output buffer

 Active buffer becomes the next job's previous buffer */

 Must be called after 'active' is dequeued */

 Transfer timestamps and flags from src->dst */

	/* Ideally, the frame-end function will just 'check' to see

	 * if there are more jobs instead

 Finally, Put this job on the processing queue */

/* fdp1_m2m_device_run() - prepares and starts the device for an M2M task

 *

 * A single input buffer is taken and serialised into our fdp1_buffer

 * queue. The queue is then processed to create as many jobs as possible

 * from our available input.

 Get our incoming buffer of either one or two fields, or one frame */

 Queue as many jobs as our data provides for */

 Kick the job processing action */

/*

 * device_frame_end:

 *

 * Handles the M2M level after a buffer completion event.

	/*

	 * fdp1_field_complete will call buf_done only when the last vb2_buffer

	 * reference is complete

 Move this job back to the free job list */

		/*

		 * For pipelined performance support, this would

		 * be called from a VINT handler

/*

 * video ioctls

 Format not found */

 Format found */

 Compute and clamp the stride and image size. */

 From VSP : TODO: Confirm alignment limits for FDP1 */

 The two chroma planes must have the same stride. */

 Validate the pixel format to ensure the output queue supports it. */

	/*

	 * Progressive video and all interlaced field orders are acceptable.

	 * Default to V4L2_FIELD_INTERLACED.

	/*

	 * The deinterlacer doesn't care about the colorspace, accept all values

	 * and default to V4L2_COLORSPACE_SMPTE170M. The YUV to RGB conversion

	 * at the output of the deinterlacer supports a subset of encodings and

	 * quantization methods and will only be available when the colorspace

	 * allows it.

	/*

	 * Align the width and height for YUV 4:2:2 and 4:2:0 formats and clamp

	 * them to the supported frame size range. The height boundary are

	 * related to the full frame, divide them by two when the format passes

	 * fields in separate buffers.

	/*

	 * Validate the pixel format. We can only accept RGB output formats if

	 * the input encoding and quantization are compatible with the format

	 * conversions supported by the hardware. The supported combinations are

	 *

	 * V4L2_YCBCR_ENC_601 + V4L2_QUANTIZATION_LIM_RANGE

	 * V4L2_YCBCR_ENC_601 + V4L2_QUANTIZATION_FULL_RANGE

	 * V4L2_YCBCR_ENC_709 + V4L2_QUANTIZATION_LIM_RANGE

	/*

	 * The colorspace on the capture queue is copied from the output queue

	 * as the hardware can't change the colorspace. It can convert YCbCr to

	 * RGB though, in which case the encoding and quantization are set to

	 * default values as anything else wouldn't make sense.

	/*

	 * The frame width is identical to the output queue, and the height is

	 * either doubled or identical depending on whether the output queue

	 * field order contains one or two fields per frame.

 Adjust strides for interleaved buffers */

 Propagate the format from the output node to the capture node. */

		/*

		 * Copy the format, clear the per-plane bytes per line and image

		 * size, override the field and double the height if needed.

/*

 * Queue operations

		/*

		 * Interlaced means bottom-top for 60Hz TV standards (NTSC) and

		 * top-bottom for 50Hz. As TV standards are not applicable to

		 * the mem-to-mem API, use the height as a heuristic.

 Buffer is completed */

 Adjust buffer addresses for second field */

 Validate the buffer field. */

 Validate the planes sizes. */

 We have known size formats all around */

		/*

		 * Force our deint_mode when we are progressive,

		 * ignoring any setting on the device from the user,

		 * Otherwise, lock in the requested de-interlace mode.

 bytes per pixel */

 Empty Output queues */

 Empty our internal queues */

 Free any queued buffers */

 Free smsk_data */

 Empty Capture queues (Jobs) */

 Free any held buffer in the ctx */

/*

 * File operations

 Initialise Queues */

 Initialise controls */

 Configure default parameters. */

 Perform any power management required */

 Clear interrupts */

 Spurious interrupt */

 Work completed, release the frame */

 Initialise the jobs on the free list */

 Memory-mapped registers */

 Interrupt service routine registration */

 FCP */

 Determine our clock rate */

 V4L2 device registration */

 M2M registration */

 Video registration */

 Power up the cells to read HW */

 Allow the hw to sleep until an open call puts it to use */

 Program in the static LUTs */

 SPDX-License-Identifier: GPL-2.0

/*

 * Author: Mikhail Ulyanov

 * Copyright (C) 2014-2015 Cogent Embedded, Inc.  <source@cogentembedded.com>

 * Copyright (C) 2014-2015 Renesas Electronics Corporation

 *

 * This is based on the drivers/media/platform/s5p-jpeg driver by

 * Andrzej Pietrasiewicz and Jacek Anaszewski.

 * Some portions of code inspired by VSP1 driver by Laurent Pinchart.

 *

 * TODO in order of priority:

 *      1) Rotation

 *      2) Cropping

 *      3) V4L2_CID_JPEG_ACTIVE_MARKER

/*

 * Align JPEG header end to cache line to make sure we will not have any issues

 * with cache; additionally to requirement (33.3.27 R01UH0501EJ0100 Rev.1.00)

 16 bit precision format */

 SOI + SOF + EOI */

 JPEG markers */

 ms */

 ms */

 Flags that indicate a format can be used for capture/output */

/*

 * JPEG registers and bits

 JPEG code mode register */

 JPEG code command register */

 JPEG code quantization table number register */

 JPEG code Huffman table number register */

 JPEG code vertical size upper register */

 JPEG code vertical size lower register */

 JPEG code horizontal size upper register */

 JPEG code horizontal size lower register */

 JPEG code h/v size register contains only 1 byte*/

 JPEG code data count upper register */

 JPEG code data count middle register */

 JPEG code data count lower register */

 JPEG interrupt enable register */

 INT5 + INT6 + INT7 */

 JPEG interrupt status register */

 JPEG code decode error register */

 JPEG code decode error register mask*/

 JPEG interface encoding */

 to JPU */

 encode source Y address register 1 */

 encode source C address register 1 */

 encode source Y address register 2 */

 encode source C address register 2 */

 encode source memory width register */

 encode source vertical size register */

 encode source horizontal size register */

 encode destination address register 1 */

 encode destination address register 2 */

 JPEG decoding control register */

 from JPU */

 decode source address register 1 */

 decode destination  memory width register */

 decode destination  vert. size register */

 decode destination  horiz. size register */

 decode destination  Y address register 1 */

 decode destination  C address register 1 */

 quantization tables regs */

 Huffman table DC regs */

 Huffman table AC regs */

/**

 * struct jpu - JPEG IP abstraction

 * @mutex: the mutex protecting this structure

 * @lock: spinlock protecting the device contexts

 * @v4l2_dev: v4l2 device for mem2mem mode

 * @vfd_encoder: video device node for encoder mem2mem mode

 * @vfd_decoder: video device node for decoder mem2mem mode

 * @m2m_dev: v4l2 mem2mem device data

 * @curr: pointer to current context

 * @regs: JPEG IP registers mapping

 * @irq: JPEG IP irq

 * @clk: JPEG IP clock

 * @dev: JPEG IP struct device

 * @ref_count: reference counter

/**

 * struct jpu_buffer - driver's specific video buffer

 * @buf: m2m buffer

 * @compr_quality: destination image quality in compression mode

 * @subsampling: source image subsampling in decompression mode

/**

 * struct jpu_fmt - driver's internal format data

 * @fourcc: the fourcc code, 0 if not applicable

 * @colorspace: the colorspace specifier

 * @bpp: number of bits per pixel per plane

 * @h_align: horizontal alignment order (align to 2^h_align)

 * @v_align: vertical alignment order (align to 2^v_align)

 * @subsampling: (horizontal:4 | vertical:4) subsampling factor

 * @num_planes: number of planes

 * @types: types of queue this format is applicable to

/**

 * struct jpu_q_data - parameters of one queue

 * @fmtinfo: driver-specific format of this queue

 * @format: multiplanar format of this queue

 * @sequence: sequence number

/**

 * struct jpu_ctx - the device context data

 * @jpu: JPEG IP device for this context

 * @encoder: compression (encode) operation or decompression (decode)

 * @compr_quality: destination image quality in compression (encode) mode

 * @out_q: source (output) queue information

 * @cap_q: destination (capture) queue information

 * @fh: file handler

 * @ctrl_handler: controls handler

 /**

 * jpeg_buffer - description of memory containing input JPEG data

 * @end: end position in the buffer

 * @curr: current position in the buffer

/*

 * Start of image; Quantization tables

 * SOF0 (17 bytes payload) is Baseline DCT - Sample precision, height, width,

 * Number of image components, (Ci:8 - Hi:4 - Vi:4 - Tq:8) * 3 - Y,Cb,Cr;

 * Huffman tables; Padding with 0xff (33.3.27 R01UH0501EJ0100 Rev.1.00)

/*

 * ============================================================================

 * video ioctl operations

 * ============================================================================

	/*

	 * basic size check and EOI - we don't want to let JPU cross

	 * buffer bounds in any case. Hope it's stopping by EOI.

 skip preceding filler bytes */

 SOF0: baseline JPEG */

 segment length and bpp */

 YCbCr only */

 ignore userspaces's sizeimage for encoding */

/*

 * V4L2 controls

 maybe we can return -EPIPE here? */

/*

 * ============================================================================

 * Queue operations

 * ============================================================================

 decoder capture queue */

 check if JPEG data basic parsing was successful */

		/*

		 * keep subsampling in buffer to check it

		 * for compatibility in device_run

/*

 * ============================================================================

 * Device file operations

 * ============================================================================

 ...issue software reset */

/*

 * ============================================================================

 * mem2mem callbacks

 * ============================================================================

 remove current buffers and finish job */

 ...and give it a chance on next run */

 ...wait until module reset completes; we have mutex locked here */

 only no marker mode works for encoding */

 Y and C components source addresses */

 memory width */

 ...set up decoder operation */

 ...enable interrupts on transfer completion and d-g error */

 ...set source/destination addresses of encoded data */

 ...start encoder/decoder operation */

/*

 * ============================================================================

 * IRQ handler

 * ============================================================================

 ...spurious interrupt */

 ...clear interrupts */

 ...instance is not running */

 ...reset JPU after completion */

/*

 * ============================================================================

 * Driver basic infrastructure

 * ============================================================================

 H2 */

 M2-W */

 V2H */

 M2-N */

 memory-mapped registers */

 interrupt service routine registration */

 clocks */

 v4l2 device */

 mem2mem device */

 fill in quantization and Huffman tables for encoder */

 SPDX-License-Identifier: GPL-2.0

/*

 * SuperH Video Output Unit (VOU) driver

 *

 * Copyright (C) 2010, Guennadi Liakhovetski <g.liakhovetski@gmx.de>

 Mirror addresses are not available for all registers */

 State information */

 Register access routines for sides A, B and mirror addresses */

 Further pixel formats can be added */

 Locking: caller holds fop_lock mutex */

 User buffer too small */

 Locking: caller holds fop_lock mutex and vq->irqlock spinlock */

 Start from side A: we use mirror addresses, so, set B */

 Second buffer - initialise register side B */

 Register side switching with frame VSYNC */

 Enable End-of-Frame (VSYNC) interrupts */

 Two buffers on the queue - activate the hardware */

 disable output */

 ...but the current frame will complete */

 Video IOCTLs */

 Enumerate formats, that the device can accept from the user */

 height_max = 262; */

 height_max = 312; */

	/*

	 * Cropping scheme: max useful image is 720x480, and the total video

	 * area is 858x525 (NTSC) or 864x625 (PAL). AK8813 / 8814 starts

	 * sampling data beginning with fixed 276th (NTSC) / 288th (PAL) clock,

	 * of which the first 33 / 25 clocks HSYNC must be held active. This

	 * has to be configured in CR[HW]. 1 pixel equals 2 clock periods.

	 * This gives CR[HW] = 16 / 12, VPR[HVP] = 138 / 144, which gives

	 * exactly 858 - 138 = 864 - 144 = 720! We call the out-of-display area,

	 * beyond DSR, specified on the left and top by the VPR register "black

	 * pixels" and out-of-image area (DPR) "background pixels." We fix VPR

	 * at 138 / 144 : 20, because that's the HSYNC timing, that our first

	 * client requires, and that's exactly what leaves us 720 pixels for the

	 * image; we leave VPR[VVP] at default 20 for now, because the client

	 * doesn't seem to have any special requirements for it. Otherwise we

	 * could also set it to max - 240 = 22 / 72. Thus VPR depends only on

	 * the selected standard, and DPR and DSR are selected according to

	 * cropping. Q: how does the client detect the first valid line? Does

	 * HSYNC stay inactive during invalid (black) lines?

 VOUISR height - half of a frame height in frame mode */

	/*

	 * if necessary, we could set VOUHIR to

	 * max(black_left + dsr_h, width_max) here

 To produce a colour bar for testing set bit 23 of VOUVCR */

/*

 * Find input geometry, that we can use to produce output, closest to the

 * requested rectangle, using VOU scaling

 The compiler cannot know, that best and idx will indeed be set */

 Image width must be a multiple of 4 */

 Select scales to come as close as possible to the output image */

 scales increase */

 This loop can be replaced with one division */

 scales increase */

/*

 * Find output geometry, that we can produce, using VOU scaling, closest to

 * the requested rectangle

 Select scales to come as close as possible to the output image */

 scales increase */

 This loop can be replaced with one division */

 scales increase */

 Revisit: is this the correct code? */

 Must be implemented, so, don't check for -ENOIOCTLCMD */

 Sanity checks */

 We tried to preserve output rectangle, but it could have changed */

 Shall we continue, if the subdev doesn't support .s_std_output()? */

 Assume a dull encoder, do all the work ourselves. */

 Revisit: is this the correct code? */

 Configure the encoder one-to-one, position at 0, ignore errors */

	/*

	 * We first issue a S_SELECTION, so that the subsequent S_FMT delivers the

	 * final encoder configuration.

 Must be implemented, so, don't check for -ENOIOCTLCMD */

 Sanity checks */

	/*

	 * No down-scaling. According to the API, current call has precedence:

	 * https://linuxtv.org/downloads/v4l-dvb-apis/uapi/v4l/crop.html#cropping-structures

 We tried to preserve output rectangle, but it could have changed */

 Just ack: buf_release will disable further interrupts */

 side = vou_status & 0x10000; */

 Clear only set interrupts */

 Keep cycling while no next buffer is available */

 Keep cycling while no next buffer is available */

 Disable all IRQs */

 Reset VOU interfaces - registers unaffected */

 Manual register side switching at first */

 Default - fixed HSYNC length, can be made configurable is required */

 File operations */

 First open */

 Last close */

 sh_vou display ioctl operations */

 PAL only supported in 8-bit non-bt656 mode */

 Fill in defaults */

 Initialize the vb2 queue */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * TI Camera Access Layer (CAL) - CAMERARX

 *

 * Copyright (c) 2015-2020 Texas Instruments Inc.

 *

 * Authors:

 *	Benoit Parrot <bparrot@ti.com>

 *	Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/* ------------------------------------------------------------------

 *	I/O Register Accessors

 * ------------------------------------------------------------------

/* ------------------------------------------------------------------

 *	CAMERARX Management

 * ------------------------------------------------------------------

		/*

		 * Every lane are one nibble apart starting with the

		 * clock followed by the data lanes so shift masks by 4.

 Always enable all lanes at the phy control level */

 F_CSI_MODE is not present on every architecture */

/*

 * TCLK values are OK at their reset values

 DPHY timing configuration */

 THS_TERM: Programmed value = floor(20 ns/DDRClk period) */

 THS_SETTLE: Programmed value = floor(105 ns/DDRClk period) + 4 */

 Enable CIO & VC error IRQs. */

 Disable CIO error irqs */

	/*

	 * CSI-2 PHY Link Initialization Sequence, according to the DRA74xP /

	 * DRA75xP / DRA76xP / DRA77xP TRM. The DRA71x / DRA72x and the AM65x /

	 * DRA80xM TRMs have a a slightly simplified sequence.

	/*

	 * 1. Configure all CSI-2 low level protocol registers to be ready to

	 *    receive signals/data from the CSI-2 PHY.

	 *

	 *    i.-v. Configure the lanes position and polarity.

	/*

	 *    vi.-vii. Configure D-PHY mode, enable the required lanes and

	 *             enable the CAMERARX clock.

	/*

	 * 2. CSI PHY and link initialization sequence.

	 *

	 *    a. Deassert the CSI-2 PHY reset. Do not wait for reset completion

	 *       at this point, as it requires the external source to send the

	 *       CSI-2 HS clock.

 Dummy read to allow SCP reset to complete. */

 Program the PHY timing parameters. */

	/*

	 *    b. Assert the FORCERXMODE signal.

	 *

	 * The stop-state-counter is based on fclk cycles, and we always use

	 * the x16 and x4 settings, so stop-state-timeout =

	 * fclk-cycle * 16 * 4 * counter.

	 *

	 * Stop-state-timeout must be more than 100us as per CSI-2 spec, so we

	 * calculate a timeout that's 100us (rounding up).

 Assert the FORCERXMODE signal. */

	/*

	 * c. Connect pull-down on CSI-2 PHY link (using pad control).

	 *

	 * This is not required on DRA71x, DRA72x, AM65x and DRA80xM. Not

	 * implemented.

	/*

	 * d. Power up the CSI-2 PHY.

	 * e. Check whether the state status reaches the ON state.

	/*

	 * Start the source to enable the CSI-2 HS clock. We can now wait for

	 * CSI-2 PHY reset to complete.

 f. Wait for STOPSTATE=1 for all enabled lane modules. */

	/*

	 * g. Disable pull-down on CSI-2 PHY link (using pad control).

	 *

	 * This is not required on DRA71x, DRA72x, AM65x and DRA80xM. Not

	 * implemented.

 Finally, enable the PHY Protocol Interface (PPI). */

 Assert Complex IO Reset */

 Disable the phy */

/*

 *   Errata i913: CSI2 LDO Needs to be disabled when module is powered on

 *

 *   Enabling CSI2 LDO shorts it to core supply. It is crucial the 2 CSI2

 *   LDOs on the device are disabled if CSI-2 module is powered on

 *   (0x4845 B304 | 0x4845 B384 [28:27] = 0x1) or in ULPS (0x4845 B304

 *   | 0x4845 B384 [28:27] = 0x2) mode. Common concerns include: high

 *   current draw on the module supply in active mode.

 *

 *   Errata does not apply when CSI-2 module is powered off

 *   (0x4845 B304 | 0x4845 B384 [28:27] = 0x0).

 *

 * SW Workaround:

 *	Set the following register bits to disable the LDO,

 *	which is essentially CSI2 REG10 bit 6:

 *

 *		Core 0:  0x4845 B828 = 0x0000 0040

 *		Core 1:  0x4845 B928 = 0x0000 0040

		/*

		 * Here we update the reg offset with the

		 * value found in DT

	/*

	 * Find the endpoint node for the port corresponding to the PHY

	 * instance, and parse its CSI-2-related properties.

		/*

		 * The endpoint is not mandatory, not all PHY instances need to

		 * be connected in DT.

 Retrieve the connected device and store it for later use. */

/* ------------------------------------------------------------------

 *	V4L2 Subdev Operations

 * ------------------------------------------------------------------

 No transcoding, source and sink codes must match. */

 No transcoding, source and sink formats must match. */

 No transcoding, source and sink formats must match. */

	/*

	 * Default to the first format if the requested media bus code isn't

	 * supported.

 Clamp the size, update the code. The colorspace is accepted as-is. */

 Store the format and propagate it to the source pad. */

/* ------------------------------------------------------------------

 *	Create and Destroy

 * ------------------------------------------------------------------

 Initialize the V4L2 subdev and media entity. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * TI VPE mem2mem driver, based on the virtual v4l2-mem2mem example driver

 *

 * Copyright (c) 2013 Texas Instruments Inc.

 * David Griego, <dagriego@biglakesoftware.com>

 * Dale Farnsworth, <dale@farnsworth.org>

 * Archit Taneja, <archit@ti.com>

 *

 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.

 * Pawel Osciak, <pawel@osciak.com>

 * Marek Szyprowski, <m.szyprowski@samsung.com>

 *

 * Based on the virtual v4l2-mem2mem example device

 minimum and maximum frame sizes */

 required alignments */

 multiple of 1 */

 multiple of 2 */

 flags that indicate a format can be used for capture/output */

 used as plane indices */

 per m2m context info */

 need 3 src fields to de-interlace */

 default one buffer per batch job */

/*

 * each VPE context can need up to 3 config descriptors, 7 input descriptors,

 * 3 output descriptors, and 10 control descriptors

/*

 * Default upsampler coefficients

 Coefficients for progressive input */

 Coefficients for Top Field Interlaced input */

 Coefficients for Bottom Field Interlaced input */

/*

 * the following registers are for configuring some of the parameters of the

 * motion and edge detection blocks inside DEI, these generally remain the same,

 * these could be passed later via userspace if some one needs to tweak these.

 VPE_DEI_REG2 */

 VPE_DEI_REG3 */

 VPE_DEI_REG4 */

 VPE_DEI_REG5 */

 VPE_DEI_REG6 */

 VPE_DEI_REG7 */

/*

 * default expert DEI register values, unlikely to be modified.

/*

 * The port_data structure contains per-port data.

 VPDMA channel */

 input frame f, f-1, f-2 index */

 plane index for co-panar formats */

/*

 * Define indices into the port_data tables

 driver info for each of the supported video formats */

 standard format identifier */

 CAPTURE and/or OUTPUT */

 set for unpacked Luma and Chroma */

 vpdma format info for each plane */

/*

 * per-queue, driver-specific private data.

 * there is one source queue and one destination queue for each m2m context.

 current v4l2 format info */

 crop/compose rectangle */

 format info */

 vpe_q_data flag bits */

 find our format description corresponding to the passed v4l2_format */

/*

 * there is one vpe_dev structure in the driver, it is shared by

 * all instances.

 count of driver instances */

 shadow mmrs in device */

 vpdma data handle */

 scaler data handle */

 csc data handle */

/*

 * There is one vpe_ctx structure for each m2m context.

 current field */

 current frame/field seq */

 abort after next irq */

 input buffers per batch */

 bufs done in this batch */

 src & dst queue data */

 dma addrs of motion vector in/out bufs */

 virtual addrs of motion vector bufs */

 current motion vector buffer size */

 shadow reg addr/data block */

 h coeff buffer */

 v coeff buffer */

 DMA descriptor list */

 using de-interlacer */

 have new shadow reg values */

/*

 * M2M devices get 2 queues.

 * Return the queue given the type.

 register field read/write helpers */

/*

 * DMA address/data block for the shadow registers

/*

 * Set the headers for all of the address/data block structures.

/*

 * Allocate or re-allocate the motion vector DMA buffers

 * There are two buffers, one for input and one for output.

 * However, the roles are reversed after each field is processed.

 * In other words, after each field is processed, the previous

 * output (dst) MV buffer becomes the new input (src) MV buffer.

/*

 * While de-interlacing, we keep the two most recent input buffers

 * around.  This function frees those two buffers when we have

 * finished processing the current stream.

/*

 * Enable or disable the VPE clocks

/*

 * Load the correct of upsampler coefficients into the shadow MMRs

 interlaced */

/*

 * Set the upsampler config mode and the VPDMA line mode in the shadow MMRs.

	/*

	 * Cfg Mode 0: YUV420 source, enable upsampler, DEI is de-interlacing.

	 * Cfg Mode 1: YUV422 source, disable upsampler, DEI is de-interlacing.

 double lines to line buffer */

 regs for now */

 frame start for input luma */

 frame start for input chroma */

 frame start for MV in client */

/*

 * Set the shadow registers that are modified when the source

 * format changes.

/*

 * Set the shadow registers that are modified when the destination

 * format changes.

	/*

	 * the source of CHR_DS and CSC is always the scaler, irrespective of

	 * whether it's used or not

/*

 * Set the de-interlacer shadow register values

	/*

	 * according to TRM, we should set DEI in progressive bypass mode when

	 * the input content is progressive, however, DEI is bypassed correctly

	 * for both progressive and interlace content in interlace bypass mode.

	 * It has been recommended not to use progressive bypass mode.

 EDI_ENABLE_3D */

 EDI_CHROMA_3D  */

/*

 * Set the shadow registers whose values are modified when either the

 * source or destination format is changed.

		/*

		 * we make sure that the source image has a 16 byte aligned

		 * stride, we need to do the same for the motion vector buffer

		 * by aligning it's stride to the next 16 byte boundary. this

		 * extra space will not be used by the de-interlacer, but will

		 * ensure that vpdma operates correctly

/*

 * mem2mem callbacks

/*

 * job_ready() - check whether an instance is ready to be scheduled to run

	/*

	 * This check is needed as this might be called directly from driver

	 * When called by m2m framework, this will always satisfy, but when

	 * called from vpe_irq, this might fail. (src stream with zero buffers)

 Will cancel the transaction in the next interrupt handler */

 to incorporate interleaved formats */

		/*

		 * If we are using a single plane buffer and

		 * we need to set a separate vpdma chroma channel.

 Compute required offset */

 Use address as is, no offset */

 Apply the offset */

 to incorporate interleaved formats */

		/*

		 * If we are using a single plane buffer and

		 * we need to set a separate vpdma chroma channel.

 Compute required offset */

 Use address as is, no offset */

 Apply the offset */

		/*

		 * field used in VPDMA desc  = 0 (top) / 1 (bottom)

		 * Use top or bottom field from same vb alternately

		 * For each de-interlacing operation, f,f-1,f-2 should be one

		 * of TBT or BTB

 Select initial value based on format */

 Toggle for each vb_index and each operation */

/*

 * Enable the expected IRQ sources

/* device_run() - prepares and starts the device

 *

 * This function is only called when both the source and destination

 * buffers are in place.

		/* When using SEQ_XX type buffers, each buffer has two fields

		 * each buffer has two fields (top & bottom)

		 * Removing one buffer is actually getting two fields

		 * Alternate between two operations:-

		 * Even : consume one field but DO NOT REMOVE from queue

		 * Odd : consume other field and REMOVE from queue

		/*

		 * we have output the first 2 frames through line average, we

		 * now switch to EDI de-interlacer

 EDI (Y + UV) */

 config descriptors */

 output data descriptors */

 input data descriptors */

 sync on channel control descriptors for input ports */

 sync on channel control descriptors for output ports */

	/*

	 * Setup next operation only when list complete IRQ occurs

	 * otherwise, skip the following code

 the previous dst mv buffer becomes the next src mv buffer */

		/*

		 * Allow source buffer to be dequeued only if it won't be used

		 * in the next iteration. All vbs are initialized to first

		 * buffer and we are shifting buffers every iteration, for the

		 * first two iterations, no buffer will be dequeued.

		 * This ensures that driver will keep (n-2)th (n-1)th and (n)th

		 * field when deinterlacing is enabled

	/*

	 * Since the vb2_buf_done has already been called fir therse

	 * buffer we can now NULL them out so that we won't try

	 * to clean out stray pointer later on.

/*

 * video ioctls

 get colorimetry from the source queue */

	/*

	 * the line stride should 16 byte aligned for VPDMA to work, based on

	 * the bytes per pixel, figure out how much the width should be aligned

	 * to make sure line stride is 16 byte aligned

		/*

		 * if bpp is 3(as in some RGB formats), the pixel width doesn't

		 * really help in ensuring line stride is 16 byte aligned

		/*

		 * for the remainder bpp(4, 2 and 1), the pixel width alignment

		 * can ensure a line stride alignment of 16 bytes. For example,

		 * if bpp is 2, then the line stride can be 16 byte aligned if

		 * the width is 8 byte aligned

		/*

		 * HACK: using order_base_2() here causes lots of asm output

		 * errors with smatch, on i386:

		 * ./arch/x86/include/asm/bitops.h:457:22:

		 *		 warning: asm output is not an lvalue

		 * Perhaps some gcc optimization is doing the wrong thing

		 * there.

		 * Let's get rid of them by doing the calculus on two steps

	/*

	 * For the actual image parameters, we need to consider the field

	 * height of the image for SEQ_XX buffers.

 HD */

 SD */

 i == VIP_CHROMA */

 the crop height is halved for the case of SEQ_XX buffers */

		/*

		 * COMPOSE target is only valid for capture buffer type, return

		 * error for output buffer type

		/*

		 * CROP target is only valid for output buffer type, return

		 * error for capture buffer type

	/*

	 * bound and default crop/compose targets are invalid targets to

	 * try/set

	/*

	 * For SEQ_XX buffers, crop height should be less than the height of

	 * the field height, not the buffer height

 adjust left/top if cropping rectangle is out of bounds */

		/*

		 * for CROP/COMPOSE target type, return c_rect params from the

		 * respective buffer type

		/*

		 * for DEFAULT/BOUNDS target type, return width and height from

		 * S_FMT of the respective buffer type

/*

 * defines number of buffers/frames a context can process with VPE before

 * switching to a different context. default value is 1 buffer per context

/*

 * Queue operations

	/*

	 * Cleanup the in-transit vb2 buffers that have been

	 * removed from their respective queue already but for

	 * which procecessing has not been completed yet.

 Check any of the size exceed maximum scaling sizes */

/*

 * File operations

	/*

	 * for now, just report the creation of the first instance, we can later

	 * optimize the driver to enable or disable clocks when the first

	 * instance is created or the last instance released

	/*

	 * for now, just report the release of the last instance, we can later

	 * optimize the driver to enable or disable clocks when the first

	 * instance is created or the last instance released

	/*

	 * HACK: we get resource info from device tree in the form of a list of

	 * VPE sub blocks, the driver currently uses only the base of vpe_top

	 * for register access, the driver should be changed later to access

	 * registers based on the sub block base addresses

 Perform clk enable followed by reset */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * TI Camera Access Layer (CAL) - Video Device

 *

 * Copyright (c) 2015-2020 Texas Instruments Inc.

 *

 * Authors:

 *	Benoit Parrot <bparrot@ti.com>

 *	Laurent Pinchart <laurent.pinchart@ideasonboard.com>

  Print Four-character-code (FOURCC) */

/* ------------------------------------------------------------------

 *	V4L2 Common IOCTLs

 * ------------------------------------------------------------------

/* ------------------------------------------------------------------

 *	V4L2 Video Node Centric IOCTLs

 * ------------------------------------------------------------------

	/*

	 * Maximum width is bound by the DMA max width in bytes.

	 * We need to recalculate the actual maxi width depending on the

	 * number of bytes per pixels required.

 Just get the first one enumerated */

 check for/find a valid width/height */

 use existing values as default */

	/*

	 * Use current colorspace for now, it will get

	 * updated properly during s_fmt

 Just double check nothing has gone wrong */

 check for valid format */

 timeperframe is arbitrary and continuous */

/* ------------------------------------------------------------------

 *	V4L2 Media Controller Centric IOCTLs

 * ------------------------------------------------------------------

	/*

	 * Default to the first format if the requested pixel format code isn't

	 * supported.

	/*

	 * Clamp the size, update the pixel format. The field and colorspace are

	 * accepted as-is, except for V4L2_FIELD_ANY that is turned into

	 * V4L2_FIELD_NONE.

	/*

	 * Calculate the number of bytes per line and the image size. The

	 * hardware stores the stride as a number of 16 bytes words, in a

	 * signed 15-bit value. Only 14 bits are thus usable.

/* ------------------------------------------------------------------

 *	videobuf2 Common Operations

 * ------------------------------------------------------------------

 recheck locking */

 Release all queued buffers. */

/* ------------------------------------------------------------------

 *	videobuf2 Operations

 * ------------------------------------------------------------------

	/*

	 * Verify that the currently configured format matches the output of

	 * the connected CAMERARX.

/* ------------------------------------------------------------------

 *	V4L2 Initialization and Registration

 * ------------------------------------------------------------------

 V4L2 ioctl handler */

 Enumerate sub device formats and enable all matching local formats */

 Save current format */

 Save current format */

 Initialize the vb2 queue. */

 Initialize the video device and media entity. */

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * TI Camera Access Layer (CAL) - Driver

 *

 * Copyright (c) 2015-2020 Texas Instruments Inc.

 *

 * Authors:

 *	Benoit Parrot <bparrot@ti.com>

 *	Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/* ------------------------------------------------------------------

 *	Format Handling

 * ------------------------------------------------------------------

 gggbbbbb rrrrrggg */

 rrrrrggg gggbbbbb */

 gggbbbbb arrrrrgg */

 arrrrrgg gggbbbbb */

 rgb */

 bgr */

 argb */

/* ------------------------------------------------------------------

 *	Platform Data

 * ------------------------------------------------------------------

/* ------------------------------------------------------------------

 *	I/O Register Accessors

 * ------------------------------------------------------------------

/* ------------------------------------------------------------------

 *	Context Management

 * ------------------------------------------------------------------

	/*

	 * DT type: MIPI CSI-2 Specs

	 *   0x1: All - DT filter is disabled

	 *  0x24: RGB888 1 pixel  = 3 bytes

	 *  0x2B: RAW10  4 pixels = 5 bytes

	 *  0x2A: RAW8   1 pixel  = 1 byte

	 *  0x1E: YUV422 2 pixels = 4 bytes

		/*

		 * If you see this warning then it means that you added

		 * some new entry in the cal_formats[] array with a different

		 * bit per pixel values then the one supported below.

		 * Either add support for the new bpp value below or adjust

		 * the new entry to use one of the value below.

		 *

		 * Instead of failing here just use 8 bpp as a default.

 64 bit word means no skipping */

	/*

	 * The XSIZE field is expressed in 64-bit units and prevents overflows

	 * in case of synchronization issues by limiting the number of bytes

	 * written per line.

 Configure the CSI-2, pixel processing and write DMA contexts. */

 Enable IRQ_WDMA_END and IRQ_WDMA_START. */

	/*

	 * Request DMA stop and wait until it completes. If completion times

	 * out, forcefully disable the DMA.

 Disable IRQ_WDMA_END and IRQ_WDMA_START. */

 Disable CSI2 context */

 Disable pix proc */

/* ------------------------------------------------------------------

 *	IRQ Handling

 * ------------------------------------------------------------------

		/*

		 * If a stop is requested, disable the write DMA context

		 * immediately. The CAL_WR_DMA_CTRL_j.MODE field is shadowed,

		 * the current frame will complete and the DMA will then stop.

		/*

		 * Otherwise, if a new buffer is available, queue it to the

		 * hardware.

 If the DMA context was stopping, it is now stopped. */

 If a new buffer was queued, complete the current buffer. */

 Check which DMA just finished */

 Clear Interrupt status */

 Check which DMA just started */

 Clear Interrupt status */

/* ------------------------------------------------------------------

 *	Asynchronous V4L2 subdev binding

 * ------------------------------------------------------------------

 Must be first */

/* ------------------------------------------------------------------

 *	Media and V4L2 device handling

 * ------------------------------------------------------------------

/*

 * Register user-facing devices. To be called at the end of the probe function

 * when all resources are initialized and ready.

	/*

	 * Register the async notifier. This may trigger registration of the

	 * V4L2 video devices if all subdevs are ready.

/*

 * Unregister the user-facing devices, but don't free memory yet. To be called

 * at the beginning of the remove function, to disallow access from userspace.

 Unregister all the V4L2 video devices. */

/*

 * Initialize the in-kernel objects. To be called at the beginning of the probe

 * function, before the V4L2 device is used by the driver.

	/*

	 * Initialize the V4L2 device (despite the function name, this performs

	 * initialization, not registration).

/*

 * Cleanup the in-kernel objects, freeing memory. To be called at the very end

 * of the remove sequence, when nothing (including userspace) can access the

 * objects anymore.

/* ------------------------------------------------------------------

 *	Initialization and module stuff

 * ------------------------------------------------------------------

 Get hardware revision and info. */

	/*

	 * Backward DTS compatibility. If syscon entry is not present then

	 * check if the camerrx_control resource is present.

	/*

	 * In this case the base already point to the direct CM register so no

	 * need for an offset.

 Acquire resources: clocks, CAMERARX regmap, I/O memory and IRQ. */

 Read the revision and hardware info to verify hardware access. */

 Initialize the media device. */

 Create CAMERARX PHYs. */

 Create contexts. */

 Register the media device. */

		/*

		 * Apply errata on both port everytime we (re-)enable

		 * the clock

	/*

	 * Enable global interrupts that are not related to a particular

	 * CAMERARAX or context.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Scaler library

 *

 * Copyright (c) 2013 Texas Instruments Inc.

 *

 * David Griego, <dagriego@biglakesoftware.com>

 * Dale Farnsworth, <dale@farnsworth.org>

 * Archit Taneja, <archit@ti.com>

/*

 * set the horizontal scaler coefficients according to the ratio of output to

 * input widths, after accounting for up to two levels of decimation

 first level decimation */

 second level decimation */

		/*

		 * for each phase, the scaler expects space for 8 coefficients

		 * in it's memory. For the horizontal scaler, we copy the first

		 * 7 coefficients and skip the last slot to move to the next

		 * row to hold coefficients for the next phase

/*

 * set the vertical scaler coefficients according to the ratio of output to

 * input heights

		/*

		 * for the vertical scaler, we copy the first 5 coefficients and

		 * skip the last 3 slots to move to the next row to hold

		 * coefficients for the next phase

	/*

	 * location of SC register in payload memory with respect to the first

	 * register in the mmr address data block

 clear all the features(they may get enabled elsewhere later) */

 we only support linear scaling for now */

 configure horizontal scaler */

 enable 2X or 4X decimation */

 configure vertical scaler */

 use RAV for vertical scaler if vertical downscaling is > 4x */

 use RAV */

 use polyphase */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * VPDMA helper library

 *

 * Copyright (c) 2013 Texas Instruments Inc.

 *

 * David Griego, <dagriego@biglakesoftware.com>

 * Dale Farnsworth, <dale@farnsworth.org>

 * Archit Taneja, <archit@ti.com>

/*

 * To handle RAW format we are re-using the CBY422

 * vpdma data type so that we use the vpdma to re-order

 * the incoming bytes, as the parser assumes that the

 * first byte presented on the bus is the MSB of a 2

 * bytes value.

 * RAW8 handles from 1 to 8 bits

 * RAW16 handles from 9 to 16 bits

 VPDMA channel number */

 client CSTAT register offset */

	/*

	 * dumping registers of only group0 and group3, because VPE channels

	 * lie within group0 and group3 registers

	/*

	 * these are registers specific to VPE clients, we can make this

	 * function dump client registers specific to VPE or VIP based on

	 * who is using it

/*

 * Allocate a DMA buffer

/*

 * map descriptor/payload DMA buffer, enabling DMA access

/*

 * unmap descriptor/payload DMA buffer, disabling DMA access and

 * allowing the main processor to access the data

/*

 * Cleanup all pending descriptors of a list

 * First, stop the current list being processed.

 * If the VPDMA was busy, this step makes vpdma to accept post lists.

 * To cleanup the internal FSM, post abort list descriptor for all the

 * channels from @channels array of size @size.

/*

 * create a descriptor list, the user of this list will append configuration,

 * control and data descriptors to this list, this list will be submitted to

 * VPDMA. VPDMA's list parser will go through each descriptor and perform the

 * required DMA operations

/*

 * once a descriptor list is parsed by VPDMA, we reset the list by emptying it,

 * to allow new descriptors to be added to the list.

/*

 * free the buffer allocated for the VPDMA descriptor list, this should be

 * called when the user doesn't want to use VPDMA any more.

/*

 * submit a list of DMA descriptors to the VPE VPDMA, do not wait for completion

 16-byte granularity */

	/* Calculate write address from the offset of write_dtd from start

	 * of the list->buf

/*

 * append a configuration descriptor to the given descriptor list, where the

 * payload is in the form of a simple data block specified in the descriptor

 * header, this is used to upload scaler coefficients to the scaler module

/*

 * append a configuration descriptor to the given descriptor list, where the

 * payload is in the address data block format, this is used to a configure a

 * discontiguous set of MMRs

/*

 * control descriptor format change based on what type of control descriptor it

 * is, we only use 'sync on channel' control descriptors for now, so assume it's

 * that

/*

 * append a 'sync on channel' type control descriptor to the given descriptor

 * list, this descriptor stalls the VPDMA list till the time DMA is completed

 * on the specified channel

/*

 * append an 'abort_channel' type control descriptor to the given descriptor

 * list, this descriptor aborts any DMA transaction happening using the

 * specified channel

/*

 * append an outbound data transfer descriptor to the given descriptor list,

 * this sets up a 'client to memory' VPDMA transfer for the given VPDMA channel

 *

 * @list: vpdma desc list to which we add this descriptor

 * @width: width of the image in pixels in memory

 * @c_rect: compose params of output image

 * @fmt: vpdma data format of the buffer

 * dma_addr: dma address as seen by VPDMA

 * max_width: enum for maximum width of data transfer

 * max_height: enum for maximum height of data transfer

 * chan: VPDMA channel

 * flags: VPDMA flags to configure some descriptor fields

/*

 * append an inbound data transfer descriptor to the given descriptor list,

 * this sets up a 'memory to client' VPDMA transfer for the given VPDMA channel

 *

 * @list: vpdma desc list to which we add this descriptor

 * @width: width of the image in pixels in memory(not the cropped width)

 * @c_rect: crop params of input image

 * @fmt: vpdma data format of the buffer

 * dma_addr: dma address as seen by VPDMA

 * chan: VPDMA channel

 * field: top or bottom field info of the input image

 * flags: VPDMA flags to configure some descriptor fields

 * frame_width/height: the complete width/height of the image presented to the

 *			client (this makes sense when multiple channels are

 *			connected to the same client, forming a larger frame)

 * start_h, start_v: position where the given channel starts providing pixel

 *			data to the client (makes sense when multiple channels

 *			contribute to the client)

 set or clear the mask for list complete interrupt */

 get the LIST_STAT register */

 get the LIST_MASK register */

 clear previously occurred list interrupts in the LIST_STAT register */

/*

 * configures the output mode of the line buffer for the given client, the

 * line buffer content can either be mirrored(each line repeated twice) or

 * passed to the client as is

/*

 * configures the event which should trigger VPDMA transfer for the given

 * client

 already initialized */

 max 1 second */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Color space converter library

 *

 * Copyright (c) 2013 Texas Instruments Inc.

 *

 * David Griego, <dagriego@biglakesoftware.com>

 * Dale Farnsworth, <dale@farnsworth.org>

 * Archit Taneja, <archit@ti.com>

/*

 * 12 coefficients in the order:

 * a0, b0, c0, a1, b1, c1, a2, b2, c2, d0, d1, d2

 default colorspace coefficients */

 SDTV */

 SDTV */

 HDTV */

 HDTV */

 SDTV */

 SDTV */

 HDTV */

 HDTV */

/*

 * set the color space converter coefficient shadow register values

 Y2R */

		/*

		 * These are not the standard default values but are

		 * set this way for historical compatibility

 Should never reach this, but it keeps gcc happy */

 R2Y */

		/*

		 * These are not the standard default values but are

		 * set this way for historical compatibility

 Should never reach this, but it keeps gcc happy */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 non fatal session errors */

 missing property data */

 bad packet */

 bad packet */

 bad packet */

		/*

		 * Event of type HFI_EVENT_SYS_ERROR will not have any session

		 * associated with it

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2020, The Linux Foundation. All rights reserved.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

/*

 * Three resons to keep MPLANE formats (despite that the number of planes

 * currently is one):

 * - the MPLANE formats allow only one plane to be used

 * - the downstream driver use MPLANE formats too

 * - future firmware versions could add support for >1 planes

 framerate is reported in 1/65535 fps unit */

		/* IDR periodicity, n:

		 * n = 0 - only the first I-frame is IDR frame

		 * n = 1 - all I-frames will be IDR frames

		 * n > 1 - every n-th I-frame will be IDR frame

	/*

	 * create m2m device for every instance, the m2m context scheduling

	 * is made by firmware side so we do not need to care about.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 Profile not supported, falling back to high */

 Level not supported, falling back to 1 */

		/* We'll be packing in the qp, so make sure we

		 * won't be losing data when masking

		/* When creating the packet, pack the qp value as

		 * 0xiippbb, where ii = qp range for I-frames,

		 * pp = qp range for P-frames, etc.

 FOLLOWING PROPERTIES ARE NOT IMPLEMENTED IN CORE YET */

	/*

	 * Any session set property which is different in 3XX packetization

	 * should be added as a new case below. All unchanged session set

	 * properties will be handled in the default case.

 for 3xx fw version session_continue is used */

	/*

	 * Any session set property which is different in 3XX packetization

	 * should be added as a new case below. All unchanged session set

	 * properties will be handled in the default case.

 not implemented on Venus 4xx */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019 Linaro Ltd.

 *

 * Author: Stanimir Varbanov <stanimir.varbanov@linaro.org>

	/*

	 * keep minimum bandwidth vote for "video-mem" path,

	 * so that clks can be disabled during vdec_session_release().

	 * Actual bandwidth drop will be done during device supend

	 * so that device can power down without any warnings.

TODO : divide this inst->load by work_route */

TODO : divide this inst->load by work_route */

 Move current instance to LP and return */

 Move all instances to LP mode and return */

 Attach the power domain for setting performance state */

 Drop the performance state vote */

 21 / 20 is overhead factor */

 10 / 7 is overhead factor */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2020, The Linux Foundation. All rights reserved.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 no need to allocate dpb buffers */

	/*

	 * v4 doesn't send BUFFER_ALLOC_MODE_SUPPORTED property and supports

	 * dynamic buffer mode by default for HFI_BUFFER_OUTPUT/OUTPUT2.

 the encoder has only one output */

 Skip processing queued capture buffers after LAST flag */

			/*

			 * Hard-code DPB buffers to be 10bit UBWC and decoder

			 * output buffers in 8bit NV12 until V4L2 is able to

			 * expose compressed/tiled formats to applications.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

		/*

		 * In video firmware, 8x8 transform is supported only for

		 * high profile(HP) and constrained high profile(CHP).

		 * If client wants to disable 8x8 transform for HP/CHP,

		 * it is better to set profile as main profile(MP).

		 * Because there is no difference between HP and MP

		 * if we disable 8x8 transform for HP.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2017 Linaro Ltd.

 Bring XTSS out of reset */

 Bring ARM9 out of reset */

 Assert the reset to XTSS */

 Assert the reset to ARM9 */

 Make sure reset is asserted before the mapping is removed */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2020, The Linux Foundation. All rights reserved.

 ((5760 * 2880) / 256) */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 1920x1088 @ 30 + 1280x720 @ 30 */

 1920x1088 @ 30 */

 1280x720 @ 30 */

 720p@30 + 1080p@30 */

 4k UHD @ 60 (decode only) */

 4k UHD @ 30 */

 1080p @ 60 */

 1080p @ 30 */

 720p @ 30 */

 4k UHD @ 30 */

 720p @ 240 */

 1080p @ 60 */

 720p @ 120 */

 1080p @ 30 */

 720p @ 60 */

 720p @ 30 */

 4k UHD @ 30 */

 720p @ 240 */

 1080p @ 60 */

 720p @ 120 */

 1080p @ 30 */

 720p @ 60 */

 720p @ 30 */

 4096x2160@90 */

 4096x2160@60 */

 3840x2160@60 */

 3840x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 3840x2160@60 */

 3840x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 4096x2160@60 */

 4096x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 4096x2160@90 */

 4096x2160@90 */

 3840x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 4096x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 3840x2160@60 */

 3840x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 4096x2160@60 */

 4096x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 3840x2160@60 */

 3840x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 4096x2160@60 */

 4096x2160@30 */

 1920x1080@60 */

 1920x1080@30 */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

 device address */

 kernel virtual address */

 serialize read / write to the shared memory */

 ensure rd/wr indices's are read from memory */

 ensure tx_req is updated in memory */

 ensure tx_req is updated in memory */

 make sure packet is written before updating the write index */

 make sure write index is updated before an interrupt is raised */

 make sure data is valid before using it */

	/*

	 * Do not set receive request for debug queue, if set, Venus generates

	 * interrupt for debug messages even when there is no response message

	 * available. In general debug queue will not become full as it is being

	 * emptied out for every interrupt from Venus. Venus will anyway

	 * generates interrupt if it is full.

 update rx_req field in memory */

 bad packet received, dropping */

 ensure the packet is read before updating read index */

 ensure updating read index */

 ensure rd/wr indices are read from memory */

 ensure rx_req is stored to memory and tx_req is loaded from memory */

		/*

		 * Inform video hardware to raise interrupt for synchronous

		 * commands

 ensure rx_req is updated in memory */

	/*

	 * Re-program all of the registers that get reset as a result of

	 * regulator_disable() and _enable()

 Halt AXI and AXI IMEM VBIF Access */

 Request for AXI bus port halt */

	/*

	 * Set receive request to zero on debug queue as there is no

	 * need of interrupt from video hardware for debug messages

 ensure table and queue header structs are settled in memory */

	/*

	 * Idle indicator is disabled by default on some 4xx firmware versions,

	 * enable it explicitly in order to make suspend functional by checking

	 * WFI (wait-for-interrupt) bit.

	/*

	 * SFR isn't guaranteed to be NULL terminated since SYS_ERROR indicates

	 * that Venus is in the process of crashing.

	/*

	 * Power collapse sequence for Venus 3xx and 4xx versions:

	 * 1. Check for ARM9 and video core to be idle by checking WFI bit

	 *    (bit 0) in CPU status register and by checking Idle (bit 30) in

	 *    Control status register for video core.

	 * 2. Send a command to prepare for power collapse.

	 * 3. Check for WFI and PC_READY bits.

	/*

	 * Set receive request to zero on debug queue as there is no

	 * need of interrupt from video hardware for debug messages

 ensure table and queue header structs are settled in memory */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2020 Linaro Ltd.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2018 Linaro Ltd.

 *

 * Author: Stanimir Varbanov <stanimir.varbanov@linaro.org>

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

	/*

	 * If core shutdown is in progress or if we are in system

	 * recovery, return an error as during system error recovery

	 * session_init() can't pass successfully

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2020, The Linux Foundation. All rights reserved.

 8K/256 */

 sizeof(h264d_buftab_t) aligned to 256 */

 sizeof(h264d_hw_pic_t) aligned to 32 */

 Line Buffer definitions, One for Luma and 1/2 for each Chroma */

/*

 * Some content need more bin buffer, but limit buffer

 * size for high resolution

/*

 * Some content need more bin buffer, but limit buffer size

 * for high resolution

 small line */

 in Bytes */

	/*

	 * Encoder output size calculation: 32 Align width/height

	 * For resolution < 720p : YUVsize * 4

	 * For resolution > 720p & <= 4K : YUVsize / 2

	 * For resolution > 4k : YUVsize / 4

	 * Initially frame_size = YUVsize * 2;

	/*

	 * In case of opaque color format bitdepth will be known

	 * with first ETB, buffers allocated already with 8 bit

	 * won't be sufficient for 10 bit

	 * calculate size considering 10-bit by default

	 * For 10-bit cases size = size * 1.25

 multiply by max numtilescol */

	/*

	 * Decoder input size calculation:

	 * If clip is 8k buffer size is calculated for 8k : 8k mbs/4

	 * For 8k cases we expect width/height to be set always.

	 * In all other cases size is calculated for 4k:

	 * 4k mbs for VP8/VP9 and 4k/2 for remaining codecs

 multiply by 10/8 (1.25) to get size for 10 bit case */

 Max of driver and FW count */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2012-2016, The Linux Foundation. All rights reserved.

 * Copyright (C) 2017 Linaro Ltd.

/*

 * Three resons to keep MPLANE formats (despite that the number of planes

 * currently is one):

 * - the MPLANE formats allow only one plane to be used

 * - the downstream driver use MPLANE formats too

 * - future firmware versions could add support for >1 planes

	/*

	 * The code snippet below is a workaround for backward compatibility

	 * with applications which doesn't support V4L2 events. It will be

	 * dropped in future once those applications are fixed.

		/*

		 * Implement V4L2_DEC_CMD_STOP by enqueue an empty buffer on

		 * decoder input to signal EOS.

 Force searching UBWC formats for bigger then HD resolutions */

 For Venus v4/v6 UBWC format is mandatory */

	/*

	 * Some versions of the firmware do not report crop information for

	 * all codecs. For these cases, set the crop to the coded resolution.

 overwriting this to 11 for vp9 due to fw bug */

	/*

	 * The assumption is that the firmware have to return the last buffer

	 * before this event is received in the v4l2 driver. Also the firmware

	 * itself doesn't mark the last decoder output buffer with HFI EOS flag.

	/*

	 * create m2m device for every instance, the m2m context scheduling

	 * is made by firmware side so we do not need to care about.

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csid.c

 *

 * Qualcomm MSM Camera Subsystem - CSID (CSI Decoder) Module

 *

 * Copyright (c) 2011-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

/*

 * csid_set_clock_rates - Calculate and set clock rates on CSID module

 * @csiphy: CSID device

 if sensor pixel clock is not available */

 set highest possible CSID clock rate */

/*

 * csid_set_power - Power on/off CSID module

 * @sd: CSID V4L2 subdevice

 * @on: Requested power state

 *

 * Return 0 on success or a negative error code otherwise

/*

 * csid_set_stream - Enable/disable streaming on CSID module

 * @sd: CSID V4L2 subdevice

 * @enable: Requested streaming state

 *

 * Main configuration of CSID module is also done here.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * __csid_get_format - Get pointer to format structure

 * @csid: CSID device

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad from which format is requested

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE format structure

/*

 * csid_try_format - Handle try format by pad subdev method

 * @csid: CSID device

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad on which format is requested

 * @fmt: pointer to v4l2 format structure

 * @which: wanted subdev format

 Set format on sink pad */

 If not found, use UYVY as default */

 Test generator is disabled, */

 keep pad formats in sync */

 Test generator is enabled, set format on source */

 pad to allow test generator usage */

 If not found, use UYVY as default */

/*

 * csid_enum_mbus_code - Handle pixel format enumeration

 * @sd: CSID V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @code: pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * csid_enum_frame_size - Handle frame size enumeration

 * @sd: CSID V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fse: pointer to v4l2_subdev_frame_size_enum structure

 * return -EINVAL or zero on success

/*

 * csid_get_format - Handle get format by pads subdev method

 * @sd: CSID V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

/*

 * csid_set_format - Handle set format by pads subdev method

 * @sd: CSID V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

 Propagate the format from sink to source */

/*

 * csid_init_formats - Initialize formats on all pads

 * @sd: CSID V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * csid_set_test_pattern - Set test generator's pattern mode

 * @csid: CSID device

 * @value: desired test pattern mode

 *

 * Return 0 on success or a negative error code otherwise

 If CSID is linked to CSIPHY, do not allow to enable test generator */

/*

 * csid_s_ctrl - Handle set control subdev method

 * @ctrl: pointer to v4l2 control structure

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_csid_subdev_init - Initialize CSID device structure and resources

 * @csid: CSID device

 * @res: CSID module resources table

 * @id: CSID module id

 *

 * Return 0 on success or a negative error code otherwise

 Memory */

 Interrupt */

 Clocks */

 Regulator */

/*

 * msm_csid_get_csid_id - Get CSID HW module id

 * @entity: Pointer to CSID media entity structure

 * @id: Return CSID HW module id here

/*

 * csid_get_lane_assign - Calculate CSI2 lane assign configuration parameter

 * @lane_cfg - CSI2 lane configuration

 *

 * Return lane assign

/*

 * csid_link_setup - Setup CSID connections

 * @entity: Pointer to media entity structure

 * @local: Pointer to local pad

 * @remote: Pointer to remote pad

 * @flags: Link flags

 *

 * Return 0 on success

 If test generator is enabled */

 do not allow a link from CSIPHY to CSID */

 If a sensor is not linked to CSIPHY */

 do no allow a link from CSIPHY to CSID */

 Reset format on source pad to sink pad format */

/*

 * msm_csid_register_entity - Register subdev node for CSID module

 * @csid: CSID device

 * @v4l2_dev: V4L2 device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_csid_unregister_entity - Unregister CSID module subdev node

 * @csid: CSID device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-video.c

 *

 * Qualcomm MSM Camera Subsystem - V4L2 device node

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

/*

 * struct camss_format_info - ISP media bus format information

 * @code: V4L2 media bus format code

 * @pixelformat: V4L2 pixel format FCC identifier

 * @planes: Number of planes

 * @hsub: Horizontal subsampling (for each plane)

 * @vsub: Vertical subsampling (for each plane)

 * @bpp: Bits per pixel when stored in memory (for each plane)

/* -----------------------------------------------------------------------------

 * Helper functions

/*

 * video_mbus_to_pix_mp - Convert v4l2_mbus_framefmt to v4l2_pix_format_mplane

 * @mbus: v4l2_mbus_framefmt format (input)

 * @pix: v4l2_pix_format_mplane format (output)

 * @f: a pointer to formats array element to be used for the conversion

 * @alignment: bytesperline alignment value

 *

 * Fill the output pix structure with information from the input mbus format.

 *

 * Return 0 on success or a negative error code otherwise

/* -----------------------------------------------------------------------------

 * Video queue operations

/* -----------------------------------------------------------------------------

 * V4L2 ioctls

	/*

	 * Find index "i" of "k"th unique pixelformat in formats array.

	 *

	 * If f->mbus_code passed to video_enum_fmt() is not zero, a device

	 * with V4L2_CAP_IO_MC capability restricts enumeration to only the

	 * pixel formats that can be produced from that media bus code.

	 * This is implemented by skipping video->formats[] entries with

	 * code != f->mbus_code (if f->mbus_code is not zero).

	 * If the f->mbus_code passed to video_enum_fmt() is not supported,

	 * -EINVAL is returned.

	 * If f->mbus_code is zero, all the pixel formats are enumerated.

		/*

		 * All the unique pixel formats matching the arguments

		 * have been enumerated (k >= 0 and f->index > 0), or

		 * no pixel formats match the non-zero f->mbus_code (k == -1).

 Only accept pixel format present in the formats[] table */

 default format */

/* -----------------------------------------------------------------------------

 * V4L2 file operations

/* -----------------------------------------------------------------------------

 * CAMSS video core

/*

 * msm_video_init_format - Helper function to initialize format

 * @video: struct camss_video

 *

 * Initialize pad format with default value.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_video_register - Register a video device node

 * @video: struct camss_video

 * @v4l2_dev: V4L2 device

 * @name: name to be used for the video device node

 *

 * Initialize and register a video device node to a V4L2 device. Also

 * initialize the vb2 queue.

 *

 * Return 0 on success or a negative error code otherwise

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe.c

 *

 * Qualcomm MSM Camera Subsystem - VFE (Video Front End) Module

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

 VFE reset timeout */

/*

 * vfe_get_bpp - map media bus format to bits per pixel

 * @formats: supported media bus formats array

 * @nformats: size of @formats array

 * @code: media bus format code

 *

 * Return number of bits per pixel

/*

 * vfe_buf_flush_pending - Flush all pending buffers.

 * @output: VFE output

 * @state: vb2 buffer state

/**

 * vfe_isr_comp_done() - Process composite image done interrupt

 * @vfe: VFE Device

 * @comp: Composite image id

/*

 * vfe_set_clock_rates - Calculate and set clock rates on VFE module

 * @vfe: VFE device

 *

 * Return 0 on success or a negative error code otherwise

 if sensor pixel clock is not available */

 set highest possible VFE clock rate */

/*

 * vfe_check_clock_rates - Check current clock rates on VFE module

 * @vfe: VFE device

 *

 * Return 0 if current clock rates are suitable for a new pipeline

 * or a negative error code otherwise

/*

 * vfe_get - Power up and reset VFE module

 * @vfe: VFE Device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * vfe_put - Power down VFE module

 * @vfe: VFE Device

/*

 * vfe_flush_buffers - Return all vb2 buffers

 * @vid: Video device structure

 * @state: vb2 buffer state of the returned buffers

 *

 * Return all buffers to vb2. This includes queued pending buffers (still

 * unused) and any buffers given to the hardware but again still not used.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * vfe_set_power - Power on/off VFE module

 * @sd: VFE V4L2 subdevice

 * @on: Requested power state

 *

 * Return 0 on success or a negative error code otherwise

/*

 * vfe_set_stream - Enable/disable streaming on VFE module

 * @sd: VFE V4L2 subdevice

 * @enable: Requested streaming state

 *

 * Main configuration of VFE module is triggered here.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * __vfe_get_format - Get pointer to format structure

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad from which format is requested

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE format structure

/*

 * __vfe_get_compose - Get pointer to compose selection structure

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE compose rectangle structure

/*

 * __vfe_get_crop - Get pointer to crop selection structure

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE crop rectangle structure

/*

 * vfe_try_format - Handle try format by pad subdev method

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad on which format is requested

 * @fmt: pointer to v4l2 format structure

 * @which: wanted subdev format

 Set format on sink pad */

 If not found, use UYVY as default */

 Set and return a format same as sink pad */

/*

 * vfe_try_compose - Handle try compose selection by pad subdev method

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @rect: pointer to v4l2 rect structure

 * @which: wanted subdev format

/*

 * vfe_try_crop - Handle try crop selection by pad subdev method

 * @line: VFE line

 * @cfg: V4L2 subdev pad configuration

 * @rect: pointer to v4l2 rect structure

 * @which: wanted subdev format

 wm in line based mode writes multiple of 16 horizontally */

/*

 * vfe_enum_mbus_code - Handle pixel format enumeration

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @code: pointer to v4l2_subdev_mbus_code_enum structure

 *

 * return -EINVAL or zero on success

/*

 * vfe_enum_frame_size - Handle frame size enumeration

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fse: pointer to v4l2_subdev_frame_size_enum structure

 *

 * Return -EINVAL or zero on success

/*

 * vfe_get_format - Handle get format by pads subdev method

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

/*

 * vfe_set_format - Handle set format by pads subdev method

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

 Propagate the format from sink to source */

 Reset sink pad compose selection */

/*

 * vfe_get_selection - Handle get selection by pads subdev method

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: pointer to v4l2 subdev selection structure

 *

 * Return -EINVAL or zero on success

/*

 * vfe_set_selection - Handle set selection by pads subdev method

 * @sd: VFE V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: pointer to v4l2 subdev selection structure

 *

 * Return -EINVAL or zero on success

 Reset source crop selection */

 Reset source pad format width and height */

/*

 * vfe_init_formats - Initialize formats on all pads

 * @sd: VFE V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_vfe_subdev_init - Initialize VFE device structure and resources

 * @vfe: VFE device

 * @res: VFE module resources table

 *

 * Return 0 on success or a negative error code otherwise

 Memory */

 Interrupt */

 Clocks */

/*

 * msm_vfe_get_vfe_id - Get VFE HW module id

 * @entity: Pointer to VFE media entity structure

 * @id: Return CSID HW module id here

/*

 * msm_vfe_get_vfe_line_id - Get VFE line id by media entity

 * @entity: Pointer to VFE media entity structure

 * @id: Return VFE line id here

/*

 * vfe_link_setup - Setup VFE connections

 * @entity: Pointer to media entity structure

 * @local: Pointer to local pad

 * @remote: Pointer to remote pad

 * @flags: Link flags

 *

 * Return 0 on success

/*

 * msm_vfe_register_entities - Register subdev node for VFE module

 * @vfe: VFE device

 * @v4l2_dev: V4L2 device

 *

 * Initialize and register a subdev node for the VFE module. Then

 * call msm_video_register() to register the video device node which

 * will be connected to this subdev node. Then actually create the

 * media link between them.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_vfe_unregister_entities - Unregister VFE module subdev node

 * @vfe: VFE device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe-4-8.c

 *

 * Qualcomm MSM Camera Subsystem - VFE (Video Front End) Module v4.8

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2021 Linaro Ltd.

 Enforce barrier between IRQ mask setup and global reset */

 Enforce barrier between any outstanding register write */

 Use barrier to make sure bus reload is issued before anything else */

 Enforce barrier between line update and commit */

 Make sure register update is issued before further reg writes */

 empty */

 Make sure camif command is issued written before it is changed again */

/*

 * vfe_isr - VFE module interrupt handler

 * @irq: Interrupt line

 * @dev: VFE device

 *

 * Return IRQ_HANDLED on success

 On VFE4.8 the ub-size is the same on both instances */

 The WM must be enabled before sending other commands */

 Enforce barrier between local & global IRQ clear */

/*

 * vfe_pm_domain_off - Disable power domains specific to this VFE.

 * @vfe: VFE Device

/*

 * vfe_pm_domain_on - Enable power domains specific to this VFE.

 * @vfe: VFE Device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csiphy.c

 *

 * Qualcomm MSM Camera Subsystem - CSIPHY Module

 *

 * Copyright (c) 2011-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2016-2018 Linaro Ltd.

/*

 * csiphy_get_bpp - map media bus format to bits per pixel

 * @formats: supported media bus formats array

 * @nformats: size of @formats array

 * @code: media bus format code

 *

 * Return number of bits per pixel

/*

 * csiphy_set_clock_rates - Calculate and set clock rates on CSIPHY module

 * @csiphy: CSIPHY device

 if sensor pixel clock is not available */

 set highest possible CSIPHY clock rate */

/*

 * csiphy_set_power - Power on/off CSIPHY module

 * @sd: CSIPHY V4L2 subdevice

 * @on: Requested power state

 *

 * Return 0 on success or a negative error code otherwise

/*

 * csiphy_get_lane_mask - Calculate CSI2 lane mask configuration parameter

 * @lane_cfg - CSI2 lane configuration

 *

 * Return lane mask

/*

 * csiphy_stream_on - Enable streaming on CSIPHY module

 * @csiphy: CSIPHY device

 *

 * Helper function to enable streaming on CSIPHY module.

 * Main configuration of CSIPHY module is also done here.

 *

 * Return 0 on success or a negative error code otherwise

 Enforce reg write ordering between clk mux & lane enabling */

/*

 * csiphy_stream_off - Disable streaming on CSIPHY module

 * @csiphy: CSIPHY device

 *

 * Helper function to disable streaming on CSIPHY module

/*

 * csiphy_set_stream - Enable/disable streaming on CSIPHY module

 * @sd: CSIPHY V4L2 subdevice

 * @enable: Requested streaming state

 *

 * Return 0 on success or a negative error code otherwise

/*

 * __csiphy_get_format - Get pointer to format structure

 * @csiphy: CSIPHY device

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad from which format is requested

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE format structure

/*

 * csiphy_try_format - Handle try format by pad subdev method

 * @csiphy: CSIPHY device

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad on which format is requested

 * @fmt: pointer to v4l2 format structure

 * @which: wanted subdev format

 Set format on sink pad */

 If not found, use UYVY as default */

 Set and return a format same as sink pad */

/*

 * csiphy_enum_mbus_code - Handle pixel format enumeration

 * @sd: CSIPHY V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @code: pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * csiphy_enum_frame_size - Handle frame size enumeration

 * @sd: CSIPHY V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fse: pointer to v4l2_subdev_frame_size_enum structure

 * return -EINVAL or zero on success

/*

 * csiphy_get_format - Handle get format by pads subdev method

 * @sd: CSIPHY V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

/*

 * csiphy_set_format - Handle set format by pads subdev method

 * @sd: CSIPHY V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

 Propagate the format from sink to source */

/*

 * csiphy_init_formats - Initialize formats on all pads

 * @sd: CSIPHY V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_csiphy_subdev_init - Initialize CSIPHY device structure and resources

 * @csiphy: CSIPHY device

 * @res: CSIPHY module resources table

 * @id: CSIPHY module id

 *

 * Return 0 on success or a negative error code otherwise

 Memory */

 Interrupt */

 Clocks */

/*

 * csiphy_link_setup - Setup CSIPHY connections

 * @entity: Pointer to media entity structure

 * @local: Pointer to local pad

 * @remote: Pointer to remote pad

 * @flags: Link flags

 *

 * Rreturn 0 on success

/*

 * msm_csiphy_register_entity - Register subdev node for CSIPHY module

 * @csiphy: CSIPHY device

 * @v4l2_dev: V4L2 device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_csiphy_unregister_entity - Unregister CSIPHY module subdev node

 * @csiphy: CSIPHY device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csiphy-3ph-1-0.c

 *

 * Qualcomm MSM Camera Subsystem - CSIPHY Module 3phase v1.0

 *

 * Copyright (c) 2011-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2016-2018 Linaro Ltd.

/*

 * csiphy_reset - Perform software reset on CSIPHY module

 * @csiphy: CSIPHY device

/*

 * csiphy_settle_cnt_calc - Calculate settle count value

 *

 * Helper function to calculate settle count value. This is

 * based on the CSI2 T_hs_settle parameter which in turn

 * is calculated based on the CSI2 transmitter link frequency.

 *

 * Return settle count value or 0 if the CSI2 link frequency

 * is not available

 ps */

 ps */

 ps */

 ps */

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe-4-7.c

 *

 * Qualcomm MSM Camera Subsystem - VFE (Video Front End) Module v4.7

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

 Enforce barrier between IRQ mask setup and global reset */

 Enforce barrier between any outstanding register write */

 Use barrier to make sure bus reload is issued before anything else */

 Enforce barrier between line update and commit */

 Make sure register update is issued before further reg writes */

 empty */

 Make sure camif command is issued written before it is changed again */

/*

 * vfe_isr - VFE module interrupt handler

 * @irq: Interrupt line

 * @dev: VFE device

 *

 * Return IRQ_HANDLED on success

 Enforce barrier between local & global IRQ clear */

/*

 * vfe_pm_domain_off - Disable power domains specific to this VFE.

 * @vfe: VFE Device

/*

 * vfe_pm_domain_on - Enable power domains specific to this VFE.

 * @vfe: VFE Device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe-170.c

 *

 * Qualcomm MSM Camera Subsystem - VFE (Video Front End) Module v170

 *

 * Copyright (C) 2020-2021 Linaro Ltd.

 WM_CLIENT_BUF_DONE defined for buffers 0:19 */

 Make sure IRQ mask has been written before resetting */

Set Debug Registers*/

 BUS_WM_INPUT_IF_ADDR_SYNC_FRAME_HEADER */

 no clock gating at bus input */

 if addr_no_sync has default value then config the addr no sync reg */

 XXX 1 for PLAIN8?

 Configure stride for RDIs */

 Enable WM */

 Disable WM */

 Enforce ordering between previous reg writes and reg update */

 Enforce ordering between reg update and subsequent reg writes */

 Enforce ordering between IRQ Clear and Global IRQ Clear */

/*

 * vfe_isr - VFE module interrupt handler

 * @irq: Interrupt line

 * @dev: VFE device

 *

 * Return IRQ_HANDLED on success

 Enforce ordering between IRQ reading and interpretation */

/*

 * vfe_halt - Trigger halt on VFE module and wait to complete

 * @vfe: VFE device

 *

 * Return 0 on success or a negative error code otherwise

 Max frame skip is 29 frames */

/*

 * vfe_enable - Enable streaming on VFE line

 * @line: VFE line

 *

 * Return 0 on success or a negative error code otherwise

/*

 * vfe_disable - Disable streaming on VFE line

 * @line: VFE line

 *

 * Return 0 on success or a negative error code otherwise

/*

 * vfe_isr_sof - Process start of frame interrupt

 * @vfe: VFE Device

 * @line_id: VFE line

 nop */

/*

 * vfe_isr_reg_update - Process reg update interrupt

 * @vfe: VFE Device

 * @line_id: VFE line

/*

 * vfe_isr_wm_done - Process write master done interrupt

 * @vfe: VFE Device

 * @wm: Write master id

/*

 * vfe_pm_domain_off - Disable power domains specific to this VFE.

 * @vfe: VFE Device

 nop */

/*

 * vfe_pm_domain_on - Enable power domains specific to this VFE.

 * @vfe: VFE Device

/*

 * vfe_queue_buffer - Add empty buffer

 * @vid: Video device structure

 * @buf: Buffer to be enqueued

 *

 * Add an empty buffer - depending on the current number of buffers it will be

 * put in pending buffer queue or directly given to the hardware to be filled.

 *

 * Return 0 on success or a negative error code otherwise

 SPDX-License-Identifier: GPL-2.0

/*

 * camss.c

 *

 * Qualcomm MSM Camera Subsystem - Core

 *

 * Copyright (c) 2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

 CSIPHY0 */

 CSIPHY1 */

 CSID0 */

 CSID1 */

 ISPIF */

 VFE0 */

 CSIPHY0 */

 CSIPHY1 */

 CSIPHY2 */

 CSID0 */

 CSID1 */

 CSID2 */

 CSID3 */

 ISPIF */

 VFE0 */

 VFE1 */

 CSIPHY0 */

 CSIPHY1 */

 CSIPHY2 */

 CSID0 */

 CSID1 */

 CSID2 */

 CSID3 */

 ISPIF */

 VFE0 */

 VFE1 */

 CSIPHY0 */

 CSIPHY1 */

 CSIPHY2 */

 CSIPHY3 */

 CSID0 */

 CSID1 */

 CSID2 */

 VFE0 */

 VFE1 */

 VFE-lite */

/*

 * camss_add_clock_margin - Add margin to clock frequency rate

 * @rate: Clock frequency rate

 *

 * When making calculations with physical clock frequency values

 * some safety margin must be added. Add it.

/*

 * camss_enable_clocks - Enable multiple clocks

 * @nclocks: Number of clocks in clock array

 * @clock: Clock array

 * @dev: Device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * camss_disable_clocks - Disable multiple clocks

 * @nclocks: Number of clocks in clock array

 * @clock: Clock array

/*

 * camss_find_sensor - Find a linked media entity which represents a sensor

 * @entity: Media entity to start searching from

 *

 * Return a pointer to sensor media entity or NULL if not found

/**

 * camss_get_link_freq - Get link frequency from sensor

 * @entity: Media entity in the current pipeline

 * @bpp: Number of bits per pixel for the current format

 * @lanes: Number of lanes in the link to the sensor

 *

 * Return link frequency on success or a negative error code otherwise

/*

 * camss_get_pixel_clock - Get pixel clock rate from sensor

 * @entity: Media entity in the current pipeline

 * @pixel_clock: Received pixel clock value

 *

 * Return 0 on success or a negative error code otherwise

/*

 * camss_of_parse_endpoint_node - Parse port endpoint node

 * @dev: Device

 * @node: Device node to be parsed

 * @csd: Parsed data from port endpoint node

 *

 * Return 0 on success or a negative error code on failure

/*

 * camss_of_parse_ports - Parse ports node

 * @dev: Device

 * @notifier: v4l2_device notifier data

 *

 * Return number of "port" nodes found in "ports" node

/*

 * camss_init_subdevices - Initialize subdev structures and resources

 * @camss: CAMSS device

 *

 * Return 0 on success or a negative error code on failure

 Titan VFEs don't have an ISPIF  */

/*

 * camss_register_entities - Register subdev nodes and create links

 * @camss: CAMSS device

 *

 * Return 0 on success or a negative error code on failure

/*

 * camss_unregister_entities - Unregister subdev nodes

 * @camss: CAMSS device

 *

 * Return 0 on success or a negative error code on failure

/*

 * camss_probe - Probe CAMSS platform device

 * @pdev: Pointer to CAMSS platform device

 *

 * Return 0 on success or a negative error code on failure

/*

 * camss_remove - Remove CAMSS platform device

 * @pdev: Pointer to CAMSS platform device

 *

 * Always returns 0.

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csid-4-1.c

 *

 * Qualcomm MSM Camera Subsystem - CSID (CSI Decoder) Module

 *

 * Copyright (C) 2020 Linaro Ltd.

 Virtual Channel 0 */

 id of Virtual Channel and Data Type set */

 Config Test Generator */

 31:24 V blank, 23:13 H blank, 3:2 num of active DT */

 1:0 VC */

 28:16 bytes per lines, 12:0 num of lines */

 5:0 data type */

 2:0 output test pattern */

 Config LUT */

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csid-4-7.c

 *

 * Qualcomm MSM Camera Subsystem - CSID (CSI Decoder) Module

 *

 * Copyright (C) 2020 Linaro Ltd.

/* The CSID 2 IP-block is different from the others,

 * and is of a bare-bones Lite version, with no PIX

 * interface support. As a result of that it has an

 * alternate register layout.

 Virtual Channel 0 */

 Config Test Generator */

 configure one DT, infinite frames */

 CSID_TIMESTAMP_STB_POST_IRQ */

 csi2_vc_mode_shift_val ?

 error irqs start at BIT(11) */

 RDI irq */

/*

 * csid_hw_version - CSID hardware version query

 * @csid: CSID device

 *

 * Return HW version or error

/*

 * csid_isr - CSID module interrupt service routine

 * @irq: Interrupt line

 * @dev: CSID device

 *

 * Return IRQ_HANDLED on success

/*

 * csid_reset - Trigger reset on CSID module and wait to complete

 * @csid: CSID device

 *

 * Return 0 on success or a negative error code otherwise

 preserve registers */

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csiphy-2ph-1-0.c

 *

 * Qualcomm MSM Camera Subsystem - CSIPHY Module 2phase v1.0

 *

 * Copyright (c) 2011-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2016-2018 Linaro Ltd.

/*

 * csiphy_reset - Perform software reset on CSIPHY module

 * @csiphy: CSIPHY device

/*

 * csiphy_settle_cnt_calc - Calculate settle count value

 *

 * Helper function to calculate settle count value. This is

 * based on the CSI2 T_hs_settle parameter which in turn

 * is calculated based on the CSI2 transmitter link frequency.

 *

 * Return settle count value or 0 if the CSI2 link frequency

 * is not available

 ps */

 ps */

 ps */

 ps */

 ps */

/*

 * csiphy_isr - CSIPHY module interrupt handler

 * @irq: Interrupt line

 * @dev: CSIPHY device

 *

 * Return IRQ_HANDLED on success

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe-4-1.c

 *

 * Qualcomm MSM Camera Subsystem - VFE (Video Front End) Module v4.1

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

 On current devices output->wm_num is always <= 2 */

 empty */

 empty */

/*

 * vfe_isr - VFE module interrupt handler

 * @irq: Interrupt line

 * @dev: VFE device

 *

 * Return IRQ_HANDLED on success

/*

 * vfe_pm_domain_off - Disable power domains specific to this VFE.

 * @vfe: VFE Device

 nop */

/*

 * vfe_pm_domain_on - Enable power domains specific to this VFE.

 * @vfe: VFE Device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-csid-4-7.c

 *

 * Qualcomm MSM Camera Subsystem - CSID (CSI Decoder) Module

 *

 * Copyright (C) 2020 Linaro Ltd.

 Virtual Channel 0 */

 id of Virtual Channel and Data Type set */

 Config Test Generator */

 31:24 V blank, 23:13 H blank, 3:2 num of active DT */

 1:0 VC */

 28:16 bytes per lines, 12:0 num of lines */

 5:0 data type */

 2:0 output test pattern */

 Config LUT */

/*

 * isr - CSID module interrupt service routine

 * @irq: Interrupt line

 * @dev: CSID device

 *

 * Return IRQ_HANDLED on success

/*

 * csid_reset - Trigger reset on CSID module and wait to complete

 * @csid: CSID device

 *

 * Return 0 on success or a negative error code otherwise

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-ispif.c

 *

 * Qualcomm MSM Camera Subsystem - ISPIF (ISP Interface) Module

 *

 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.

 * Copyright (C) 2015-2018 Linaro Ltd.

 PACK_CFG registers are 8x96 only */

/*

 * ispif_isr_8x96 - ISPIF module interrupt handler for 8x96

 * @irq: Interrupt line

 * @dev: ISPIF device

 *

 * Return IRQ_HANDLED on success

/*

 * ispif_isr_8x16 - ISPIF module interrupt handler for 8x16

 * @irq: Interrupt line

 * @dev: ISPIF device

 *

 * Return IRQ_HANDLED on success

/*

 * ispif_reset - Trigger reset on ISPIF module and wait to complete

 * @ispif: ISPIF device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * ispif_set_power - Power on/off ISPIF module

 * @sd: ISPIF V4L2 subdevice

 * @on: Requested power state

 *

 * Return 0 on success or a negative error code otherwise

 Power is already on */

/*

 * ispif_select_clk_mux - Select clock for PIX/RDI interface

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @csid: CSID HW module id

 * @vfe: VFE HW module id

 * @enable: enable or disable the selected clock

/*

 * ispif_validate_intf_status - Validate current status of PIX/RDI interface

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @vfe: VFE HW module id

 *

 * Return 0 when interface is idle or -EBUSY otherwise

/*

 * ispif_wait_for_stop - Wait for PIX/RDI interface to stop

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @vfe: VFE HW module id

 *

 * Return 0 on success or a negative error code otherwise

/*

 * ispif_select_csid - Select CSID HW module for input from

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @csid: CSID HW module id

 * @vfe: VFE HW module id

 * @enable: enable or disable the selected input

/*

 * ispif_select_cid - Enable/disable desired CID

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @cid: desired CID to enable/disable

 * @vfe: VFE HW module id

 * @enable: enable or disable the desired CID

/*

 * ispif_config_irq - Enable/disable interrupts for PIX/RDI interface

 * @ispif: ISPIF device

 * @intf: VFE interface

 * @vfe: VFE HW module id

 * @enable: enable or disable

/*

 * ispif_config_pack - Config packing for PRDI mode

 * @ispif: ISPIF device

 * @code: media bus format code

 * @intf: VFE interface

 * @cid: desired CID to handle

 * @vfe: VFE HW module id

 * @enable: enable or disable

/*

 * ispif_set_intf_cmd - Set command to enable/disable interface

 * @ispif: ISPIF device

 * @cmd: interface command

 * @intf: VFE interface

 * @vfe: VFE HW module id

 * @vc: virtual channel

/*

 * ispif_set_stream - Enable/disable streaming on ISPIF module

 * @sd: ISPIF V4L2 subdevice

 * @enable: Requested streaming state

 *

 * Main configuration of ISPIF module is also done here.

 *

 * Return 0 on success or a negative error code otherwise

 Virtual Channel 0 */

 id of Virtual Channel and Data Type set */

 Config */

/*

 * __ispif_get_format - Get pointer to format structure

 * @ispif: ISPIF line

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad from which format is requested

 * @which: TRY or ACTIVE format

 *

 * Return pointer to TRY or ACTIVE format structure

/*

 * ispif_try_format - Handle try format by pad subdev method

 * @ispif: ISPIF line

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad on which format is requested

 * @fmt: pointer to v4l2 format structure

 * @which: wanted subdev format

 Set format on sink pad */

 If not found, use UYVY as default */

 Set and return a format same as sink pad */

/*

 * ispif_enum_mbus_code - Handle pixel format enumeration

 * @sd: ISPIF V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @code: pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * ispif_enum_frame_size - Handle frame size enumeration

 * @sd: ISPIF V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fse: pointer to v4l2_subdev_frame_size_enum structure

 * return -EINVAL or zero on success

/*

 * ispif_get_format - Handle get format by pads subdev method

 * @sd: ISPIF V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

/*

 * ispif_set_format - Handle set format by pads subdev method

 * @sd: ISPIF V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 *

 * Return -EINVAL or zero on success

 Propagate the format from sink to source */

/*

 * ispif_init_formats - Initialize formats on all pads

 * @sd: ISPIF V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values.

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_ispif_subdev_init - Initialize ISPIF device structure and resources

 * @ispif: ISPIF device

 * @res: ISPIF module resources table

 *

 * Return 0 on success or a negative error code otherwise

 Number of ISPIF lines - same as number of CSID hardware modules */

 Memory */

 Interrupt */

 Clocks */

/*

 * ispif_get_intf - Get ISPIF interface to use by VFE line id

 * @line_id: VFE line id that the ISPIF line is connected to

 *

 * Return ISPIF interface to use

/*

 * ispif_link_setup - Setup ISPIF connections

 * @entity: Pointer to media entity structure

 * @local: Pointer to local pad

 * @remote: Pointer to remote pad

 * @flags: Link flags

 *

 * Return 0 on success

 MEDIA_PAD_FL_SOURCE */

/*

 * msm_ispif_register_entities - Register subdev node for ISPIF module

 * @ispif: ISPIF device

 * @v4l2_dev: V4L2 device

 *

 * Return 0 on success or a negative error code otherwise

/*

 * msm_ispif_unregister_entities - Unregister ISPIF module subdev node

 * @ispif: ISPIF device

 SPDX-License-Identifier: GPL-2.0

/*

 * camss-vfe-gen1.c

 *

 * Qualcomm MSM Camera Subsystem - VFE Common functionality for Gen 1 versions of hw (4.1, 4.7..)

 *

 * Copyright (C) 2020 Linaro Ltd.

 Max number of frame drop updates per frame */

/*

 * vfe_gen1_disable - Disable streaming on VFE line

 * @line: VFE line

 *

 * Return 0 on success or a negative error code otherwise

 We need to toggle update period to be valid on next frame */

 Max frame skip is 29 frames */

/*

 * vfe_isr_halt_ack - Process halt ack

 * @vfe: VFE Device

/*

 * vfe_isr_sof - Process start of frame interrupt

 * @vfe: VFE Device

 * @line_id: VFE line

/*

 * vfe_isr_reg_update - Process reg update interrupt

 * @vfe: VFE Device

 * @line_id: VFE line

 Release last buffer when hw is idle */

 Buffers received in stopping state are queued in */

 dma pending queue, start next capture here */

/*

 * vfe_isr_wm_done - Process write master done interrupt

 * @vfe: VFE Device

 * @wm: Write master id

 Get next buffer */

 No next buffer - set same address */

/*

 * vfe_queue_buffer - Add empty buffer

 * @vid: Video device structure

 * @buf: Buffer to be enqueued

 *

 * Add an empty buffer - depending on the current number of buffers it will be

 * put in pending buffer queue or directly given to the hardware to be filled.

 *

 * Return 0 on success or a negative error code otherwise

 SPDX-License-Identifier: GPL-2.0+

/*

 * Driver for Renesas R-Car VIN

 *

 * Copyright (C) 2016 Renesas Electronics Corp.

 * Copyright (C) 2011-2013 Renesas Solutions Corp.

 * Copyright (C) 2013 Cogent Embedded, Inc., <source@cogentembedded.com>

 * Copyright (C) 2008 Magnus Damm

 *

 * Based on the soc-camera rcar_vin driver

/*

 * The companion CSI-2 receiver driver (rcar-csi2) is known

 * and we know it has one source pad (pad 0) and four sink

 * pads (pad 1-4). So to translate a pad on the remote

 * CSI-2 receiver to/from the VIN internal channel number simply

 * subtract/add one from the pad/channel number.

/*

 * Not all VINs are created equal, master VINs control the

 * routing for other VIN's. We can figure out which VIN is

 * master by looking at a VINs id.

/* -----------------------------------------------------------------------------

 * Gen3 Group Allocator

/* FIXME:  This should if we find a system that supports more

 * than one group for the whole system be replaced with a linked

 * list of groups. And eventually all of this should be replaced

 * with a global device allocator API.

 *

 * But for now this works as on all supported systems there will

 * be only one group for all instances.

 Count number of VINs in the system */

 Make sure VIN id is present and sane */

 Join or create a VIN group */

 Add VIN to group */

 group lock should be held when calling this function. */

 Register all video nodes for the group. */

 If not all VIN's are registered don't register the notifier. */

	/*

	 * Some subdevices may overlap but the parser function can handle it and

	 * each subdevice will only be registered once with the group notifier.

/* -----------------------------------------------------------------------------

 * Controls

 The VIN directly deals with alpha component. */

 For the non-MC mode add controls from the subdevice. */

/* -----------------------------------------------------------------------------

 * Async notifier

/* -----------------------------------------------------------------------------

 * Parallel async notifier

 The vin lock should be held when calling the subdevice attach and detach */

 Find source and sink pad of remote subdevice */

 Find compatible subdevices mbus format */

 Read tvnorms */

 Read standard */

 Add the controls */

 If we're running with media-controller, link the subdevs. */

/* -----------------------------------------------------------------------------

 * CSI-2

/*

 * Link setup for the links between a VIN and a CSI-2 receiver is a bit

 * complex. The reason for this is that the register controlling routing

 * is not present in each VIN instance. There are special VINs which

 * control routing for themselves and other VINs. There are not many

 * different possible links combinations that can be enabled at the same

 * time, therefor all already enabled links which are controlled by a

 * master VIN need to be taken into account when making the decision

 * if a new link can be enabled or not.

 *

 * 1. Find out which VIN the link the user tries to enable is connected to.

 * 2. Lookup which master VIN controls the links for this VIN.

 * 3. Start with a bitmask with all bits set.

 * 4. For each previously enabled link from the master VIN bitwise AND its

 *    route mask (see documentation for mask in struct rvin_group_route)

 *    with the bitmask.

 * 5. Bitwise AND the mask for the link the user tries to enable to the bitmask.

 * 6. If the bitmask is not empty at this point the new link can be enabled

 *    while keeping all previous links enabled. Update the CHSEL value of the

 *    master VIN and inform the user that the link could be enabled.

 *

 * Please note that no link can be enabled if any VIN in the group is

 * currently open.

 Only care about link enablement for VIN nodes. */

	/*

	 * Don't allow link changes if any entity in the graph is

	 * streaming, modifying the CHSEL register fields can disrupt

	 * running streams.

 Find the master VIN that controls the routes. */

 Build a mask for already enabled links. */

 Get remote CSI-2, if any. */

 Add the new link to the existing mask and check if it works. */

		/*

		 * Make sure the source entity subdevice is registered as

		 * a parallel input of one of the enabled VINs if it is not

		 * one of the CSI-2 subdevices.

		 *

		 * No hardware configuration required for parallel inputs,

		 * we can return here.

 New valid CHSEL found, set the new value. */

 Create all media device links between VINs and CSI-2's. */

 Check that VIN is part of the group. */

 Check that VIN' master is part of the group. */

 Check that CSI-2 is part of the group. */

 Skip if link already exists. */

 It's OK to not have a parallel subdevice. */

/* -----------------------------------------------------------------------------

 * ISP

 Create all media device links between VINs and ISP's. */

 Check that ISP is part of the group. */

 Skip if link already exists. */

/* -----------------------------------------------------------------------------

 * Suspend / Resume

	/*

	 * Restore group master CHSEL setting.

	 *

	 * This needs to be done by every VIN resuming not only the master

	 * as we don't know if and in which order the master VINs will

	 * be resumed.

/* -----------------------------------------------------------------------------

 * Platform Device Driver

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ }

 Sentinel */ },

 Sentinel */ }

	/*

	 * Special care is needed on r8a7795 ES1.x since it

	 * uses different routing than r8a7795 ES2.0.

 SPDX-License-Identifier: GPL-2.0

/*

 * Driver for Renesas R-Car MIPI CSI-2 Receiver

 *

 * Copyright (C) 2018 Renesas Electronics Corp.

 Register offsets and bits */

 Control Timing Select */

 Software Reset */

 PHY Operation Control */

 Checksum Control */

/*

 * Channel Data Type Select

 * VCDT[0-15]:  Channel 0 VCDT[16-31]:  Channel 1

 * VCDT2[0-15]: Channel 2 VCDT2[16-31]: Channel 3

 Frame Data Type Select */

 Field Detection Control */

 Automatic Standby Control */

 Long Data Type Setting 0 */

 Long Data Type Setting 1 */

 Interrupt Enable */

 Interrupt Source Mask */

 Interrupt Status Monitor */

 Interrupt Error Status Monitor */

 Short Packet Data */

 Short Packet Count */

 LINK Operation Control */

 Lane Swap */

 PHY Test Interface Write Register */

 sentinel */ },

 sentinel */ },

 sentinel */ },

 PHY Test Interface Clear */

 PHY Frequency Control */

 sentinel */ },

 sentinel */ },

 sentinel */ },

 PHY ESC Error Monitor */

 PHY Clock Lane Monitor */

 PHY Data Lane Monitor */

 CSI0CLK Frequency Configuration Preset Register */

 Protects mf and stream_count. */

 Wait for the clock and data lanes to enter LP-11 state. */

 Read the pixel rate control from remote. */

	/*

	 * Calculate the phypll in mbps.

	 * link_freq = (pixel_rate * bits_per_sample) / (2 * nr_of_lanes)

	 * bps = link_freq * 2

 Code is validated in set_fmt. */

	/*

	 * Enable all supported CSI-2 channels with virtual channel and

	 * data type matching.

	 *

	 * NOTE: It's not possible to get individual datatype for each

	 *       source virtual channel. Once this is possible in V4L2

	 *       it should be used here.

 Store in correct reg and offset. */

	/*

	 * Get the number of active data lanes inspecting the remote mbus

	 * configuration.

 Enable interrupts. */

 Init */

 Configure */

 Lanes are zero indexed. */

 Start */

 Run post PHY start initialization, if needed. */

 Clear Ultra Low Power interrupt. */

/* -----------------------------------------------------------------------------

 * Async handling and registration of subdevices and links.

 Only port 0 endpoint 0 is valid. */

 Check for valid lane number. */

/* -----------------------------------------------------------------------------

 * PHTW initialization sequences.

 *

 * NOTE: Magic values are from the datasheet and lack documentation.

 Wait for DWEN and CWEN to be cleared by hardware. */

 sentinel */ },

 sentinel */ },

 sentinel */ },

 In case of 1500Mbps or less */

 sentinel */ },

 sentinel */ },

 In case of 1500Mbps or less */

 sentinel */ },

 sentinel */ },

/* -----------------------------------------------------------------------------

 * Platform Device Driver.

 sentinel */ },

 sentinel */ },

	/*

	 * The different ES versions of r8a7795 (H3) behave differently but

	 * share the same compatible string.

 SPDX-License-Identifier: GPL-2.0+

/*

 * Driver for Renesas R-Car VIN

 *

 * Copyright (C) 2016 Renesas Electronics Corp.

 * Copyright (C) 2011-2013 Renesas Solutions Corp.

 * Copyright (C) 2013 Cogent Embedded, Inc., <source@cogentembedded.com>

 * Copyright (C) 2008 Magnus Damm

 *

 * Based on the soc-camera rcar_vin driver

/* -----------------------------------------------------------------------------

 * HW Functions

 Register offsets for R-Car VIN */

 Video n Main Control Register */

 Video n Module Status Register */

 Video n Frame Capture Register */

 Video n Start Line Pre-Clip Register */

 Video n End Line Pre-Clip Register */

 Video n Start Pixel Pre-Clip Register */

 Video n End Pixel Pre-Clip Register */

 Video n Image Stride Register */

 Video n Memory Base m Register */

 Video n Interrupt Enable Register */

 Video n Interrupt Status Register */

 Video n Scanline Interrupt Register */

 Video n Memory Transfer Control Register */

 Video n Data Mode Register */

 Video n Data Mode Register 2 */

 Video n UV Address Offset Register */

 Register offsets specific for Gen2 */

 Video n Start Line Post-Clip Register */

 Video n End Line Post-Clip Register */

 Video n Start Pixel Post-Clip Register */

 Video n End Pixel Post-Clip Register */

 Video n Y Scale Register */

 Video n X Scale Register */

 Video n Coefficient Set C1A Register */

 Video n Coefficient Set C1B Register */

 Video n Coefficient Set C1C Register */

 Video n Coefficient Set C2A Register */

 Video n Coefficient Set C2B Register */

 Video n Coefficient Set C2C Register */

 Video n Coefficient Set C3A Register */

 Video n Coefficient Set C3B Register */

 Video n Coefficient Set C3C Register */

 Video n Coefficient Set C4A Register */

 Video n Coefficient Set C4B Register */

 Video n Coefficient Set C4C Register */

 Video n Coefficient Set C5A Register */

 Video n Coefficient Set C5B Register */

 Video n Coefficient Set C5C Register */

 Video n Coefficient Set C6A Register */

 Video n Coefficient Set C6B Register */

 Video n Coefficient Set C6C Register */

 Video n Coefficient Set C7A Register */

 Video n Coefficient Set C7B Register */

 Video n Coefficient Set C7C Register */

 Video n Coefficient Set C8A Register */

 Video n Coefficient Set C8B Register */

 Video n Coefficient Set C8C Register */

 Register offsets specific for Gen3 */

 Video n CSI2 Interface Mode Register */

 Register bit fields for R-Car VIN */

 Video n Main Control Register bits */

 Gen3 specific */

 Gen3 specific */

 Video n Module Status Register bits */

 Video n Frame Capture Register bits */

 Video n Interrupt Enable Register bits */

 Video n Data Mode Register bits */

 Video n Data Mode Register 2 bits */

 Video n CSI2 Interface Mode Register (Gen3) */

/* -----------------------------------------------------------------------------

 * Crop and Scaling Gen2

 Look for suitable coefficient values */

 Use previous value if its XS value is closer */

 Set coefficient registers */

 Set scaling coefficient */

 Horizontal upscaling is up to double size */

 Horizontal upscaling is done out by scaling down from double size */

 Set Start/End Pixel/Line Post-Clip */

 Set Start/End Pixel/Line Pre-Clip */

 TODO: Add support for the UDS scaler. */

	/* For RAW8 format bpp is 1, but the hardware process RAW8

	 * format in 2 pixel unit hence configure VNIS_REG as stride / 2.

/* -----------------------------------------------------------------------------

 * Hardware setup

 Default to TB */

 Use BT if video standard can be read and is 60 Hz format */

	/*

	 * Input interface

 BT.601/BT.1358 16bit YCbCr422 */

 BT.656 8bit YCbCr422 or BT.601 8bit YCbCr422 */

 BT.656 10bit YCbCr422 or BT.601 10bit YCbCr422 */

 Enable VSYNC Field Toggle mode after one VSYNC input */

 Hsync Signal Polarity Select */

 Vsync Signal Polarity Select */

 Data Enable Polarity Select */

	/*

	 * Output format

 Note: not supported on M1 */

 Always update on field change */

 If input and output use the same colorspace, use bypass mode */

 Select between CSI-2 and parallel input */

 Progressive or interlaced mode */

 Ack interrupts */

 Enable interrupts */

 Start capturing */

 Enable module */

 If FS is set it is an Even field. */

	/*

	 * There is no HW support for composition do the beast we can

	 * by modifying the buffer offset

	/*

	 * The address needs to be 128 bytes aligned. Driver should never accept

	 * settings that do not satisfy this in the first place...

/*

 * Moves a buffer from the queue to the HW slot. If no buffer is

 * available use the scratch buffer. The scratch buffer is never

 * returned to userspace, its only function is to enable the capture

 * loop to keep running.

 A already populated slot shall never be overwritten. */

 Keep track of buffer we give to HW */

 Setup DMA */

 Continuous Frame Capture Mode */

 Set continuous & single transfer off */

 Disable module */

/* -----------------------------------------------------------------------------

 * DMA Functions

 Nothing to do if capture status is 'STOPPED' */

 Prepare for capture and update state */

	/*

	 * To hand buffers back in a known order to userspace start

	 * to capture first from slot 0.

 Capture frame */

		/*

		 * Nothing to do but refill the hardware slot if

		 * capture only filled first half of vb2 buffer.

 Scratch buffer was used, dropping frame. */

 Prepare for next frame */

 Make sure the image size is large enough. */

 Supported natively */

 Use VIN hardware to combine the two fields */

 No media controller used, simply pass operation to subdevice. */

	/*

	 * The graph lock needs to be taken to protect concurrent

	 * starts of multiple VIN instances as they might share

	 * a common subdevice down the line and then should use

	 * the same pipe.

 Allocate scratch buffer. */

 Wait until only scratch buffer is used, max 3 interrupts. */

 Wait for streaming to stop */

 Check if HW is stopped */

		/*

		 * If this happens something have gone horribly wrong.

		 * Set state to stopped to prevent the interrupt handler

		 * to make things worse...

 disable interrupts */

 Free scratch buffer. */

 Initialize the top-level structure */

 buffer queue */

 irq */

/* -----------------------------------------------------------------------------

 * Gen3 CHSEL manipulation

/*

 * There is no need to have locking around changing the routing

 * as it's only possible to do so when no VIN in the group is

 * streaming so nothing can race with the VNMC register.

 Make register writes take effect immediately. */

	/*

	 * Set data expansion mode to "pad with 0s" by inspecting the routes

	 * table to find out which bit fields are available in the IFMD

	 * register. IFMD_DES1 controls data expansion mode for CSI20/21,

	 * IFMD_DES0 controls data expansion mode for CSI40/41.

 Restore VNMC. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Driver for Renesas R-Car VIN

 *

 * Copyright (C) 2016 Renesas Electronics Corp.

 * Copyright (C) 2011-2013 Renesas Solutions Corp.

 * Copyright (C) 2013 Cogent Embedded, Inc., <source@cogentembedded.com>

 * Copyright (C) 2008 Magnus Damm

 *

 * Based on the soc-camera rcar_vin driver

/* -----------------------------------------------------------------------------

 * Format Conversions

		/*

		 * If NV12 is supported it's only supported on channels 0, 1, 4,

		 * 5, 8, 9, 12 and 13.

 HW limit width to a multiple of 32 (2^5) for NV12/16 else 2 (2^1) */

 Limit to VIN capabilities */

/* -----------------------------------------------------------------------------

 * V4L2

  Make use of the hardware interlacer by default. */

 Allow the video device to override field and to scale */

	/*

	 * If mbus_code is set only enumerate supported pixel formats for that

	 * bus code. Converting from YCbCr to RGB and RGB to YCbCr is possible

	 * with VIN, so all supported YCbCr and RGB media bus codes can produce

	 * all of the related pixel formats. If mbus_code is not set enumerate

	 * all possible pixelformats.

	 *

	 * TODO: Once raw MEDIA_BUS_FMT_SRGGB12_1X12 format is added to the

	 * driver this needs to be extended so raw media bus code only result in

	 * raw pixel format.

 Can't crop outside of source input */

 Make sure compose rect fits inside output format */

		/*

		 * Composing is done by adding a offset to the buffer address,

		 * the HW wants this address to be aligned to HW_BUFFER_MASK.

		 * Make sure the top and left values meets this requirement.

 HW supports modifying configuration while running */

 Changing the standard will change the width/height */

 Changing the timings will change the width/height */

/* -----------------------------------------------------------------------------

 * V4L2 Media Controller

	/*

	 * The V4L2 specification clearly documents the colorspace fields

	 * as being set by drivers for capture devices. Using the values

	 * supplied by userspace thus wouldn't comply with the API. Until

	 * the API is updated force fixed values.

/* -----------------------------------------------------------------------------

 * File Operations

 Save the singular status before we call the clean-up helper */

 the release helper will cleanup any on-going streaming */

 Checks internally if vdev have been init or not */

 If no media controller, no need to route the event. */

 video node */

 Set a default format */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2020 BayLibre, SAS

 * Author: Neil Armstrong <narmstrong@baylibre.com>

/*

 * Missing features:

 * - Scaling

 * - Simple 1/2 vertical scaling

 * - YUV input support

 * - Source global alpha

 * - Colorspace conversion

 Image Format */

 Crop */

 Image format */

 Control values */

 vb2 queue lock */

 TOFIX Handle the YUV input formats */

  FOURCC Alpha  HW FMT  HW MAP */

	/*

	 * TRY_FMT/S_FMT should never return an error when the requested format

	 * is not supported. Drivers should always return a valid format,

	 * preferably a format that is as widely supported by applications as

	 * possible.

 This should never happen, warn and return OUTPUT frame */

 Reset */

 Implement CANVAS for non-AXG */

 Color, no blend, use source color */

 Take source alpha */

 Set alpha to 0 */

 Keep original alpha */

 Start */

		/*

		 * COMPOSE target is only valid for capture buffer type, return

		 * error for output buffer type

		/*

		 * CROP target is only valid for output buffer type, return

		 * error for capture buffer type

	/*

	 * bound and default crop/compose targets are invalid targets to

	 * try/set

	/* Adjust all values accordingly to the hardware capabilities

	 * and chosen format.

 Reset crop settings */

	/* Adjust all values accordingly to the hardware capabilities

	 * and chosen format.

 Reset crop settings */

 Propagate settings to capture */

		/*

		 * If the rotation parameter changes the OUTPUT frames

		 * parameters, take them in account

 Set default formats */

 Write the default values to the ctx struct */

 SPDX-License-Identifier: GPL-2.0

/*

 * Xilinx Video DMA

 *

 * Copyright (C) 2013-2015 Ideas on Board

 * Copyright (C) 2013-2015 Xilinx, Inc.

 *

 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>

 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 Minimum and maximum widths are expressed in bytes */

/* -----------------------------------------------------------------------------

 * Helper functions

/* -----------------------------------------------------------------------------

 * Pipeline Stream Management

/**

 * xvip_pipeline_start_stop - Start ot stop streaming on a pipeline

 * @pipe: The pipeline

 * @start: Start (when true) or stop (when false) the pipeline

 *

 * Walk the entities chain starting at the pipeline output video node and start

 * or stop all of them.

 *

 * Return: 0 if successful, or the return value of the failed video::s_stream

 * operation otherwise.

/**

 * xvip_pipeline_set_stream - Enable/disable streaming on a pipeline

 * @pipe: The pipeline

 * @on: Turn the stream on when true or off when false

 *

 * The pipeline is shared between all DMA engines connect at its input and

 * output. While the stream state of DMA engines can be controlled

 * independently, pipelines have a shared stream state that enable or disable

 * all entities in the pipeline. For this reason the pipeline uses a streaming

 * counter that tracks the number of DMA engines that have requested the stream

 * to be enabled.

 *

 * When called with the @on argument set to true, this function will increment

 * the pipeline streaming count. If the streaming count reaches the number of

 * DMA engines in the pipeline it will enable all entities that belong to the

 * pipeline.

 *

 * Similarly, when called with the @on argument set to false, this function will

 * decrement the pipeline streaming count and disable all entities in the

 * pipeline when the streaming count reaches zero.

 *

 * Return: 0 if successful, or the return value of the failed video::s_stream

 * operation otherwise. Stopping the pipeline never fails. The pipeline state is

 * not updated when the operation fails.

 Walk the graph to locate the video nodes. */

 We need exactly one output and zero or one input. */

/**

 * xvip_pipeline_cleanup - Cleanup the pipeline after streaming

 * @pipe: the pipeline

 *

 * Decrease the pipeline use count and clean it up if we were the last user.

 If we're the last user clean up the pipeline. */

/**

 * xvip_pipeline_prepare - Prepare the pipeline for streaming

 * @pipe: the pipeline

 * @dma: DMA engine at one end of the pipeline

 *

 * Validate the pipeline if no user exists yet, otherwise just increase the use

 * count.

 *

 * Return: 0 if successful or -EPIPE if the pipeline is not valid.

 If we're the first user validate and initialize the pipeline. */

/* -----------------------------------------------------------------------------

 * videobuf2 queue operations

/**

 * struct xvip_dma_buffer - Video DMA buffer

 * @buf: vb2 buffer base object

 * @queue: buffer list entry in the DMA engine queued buffers list

 * @dma: DMA channel that uses the buffer

 Make sure the image size is large enough. */

	/*

	 * Start streaming on the pipeline. No link touching an entity in the

	 * pipeline can be activated or deactivated once streaming is started.

	 *

	 * Use the pipeline object embedded in the first DMA object that starts

	 * streaming.

	/* Verify that the configured format matches the output of the

	 * connected subdev.

	/* Start the DMA engine. This must be done before starting the blocks

	 * in the pipeline to avoid DMA synchronization issues.

 Start the pipeline. */

 Give back all queued buffers to videobuf2. */

 Stop the pipeline. */

 Stop and reset the DMA engine. */

 Cleanup the pipeline and mark it as being stopped. */

 Give back all queued buffers to videobuf2. */

/* -----------------------------------------------------------------------------

 * V4L2 ioctls

/* FIXME: without this callback function, some applications are not configured

 * with correct formats, and it results in frames in wrong format. Whether this

 * callback needs to be required is not clearly defined, so it should be

 * clarified through the mailing list.

	/* Retrieve format information and select the default format if the

	 * requested format isn't supported.

	/* The transfer alignment requirements are expressed in bytes. Compute

	 * the minimum and maximum values, clamp the requested width and convert

	 * it back to pixels.

	/* Clamp the requested bytes per line value. If the maximum bytes per

	 * line value is zero, the module doesn't support user configurable line

	 * sizes. Override the requested value with the minimum in that case.

/* -----------------------------------------------------------------------------

 * V4L2 file operations

/* -----------------------------------------------------------------------------

 * Xilinx Video DMA Core

 Initialize the media entity... */

 ... and the video node... */

 ... and the buffers queue... */

	/* Don't enable VB2_READ and VB2_WRITE, as using the read() and write()

	 * V4L2 APIs would be inefficient. Testing on the command line with a

	 * 'cat /dev/video?' thus won't be possible, but given that the driver

	 * anyway requires a test tool to setup the pipeline before any video

	 * stream can be started, requiring a specific V4L2 test tool as well

	 * instead of 'cat' isn't really a drawback.

 ... and the DMA channel. */

 SPDX-License-Identifier: GPL-2.0

/*

 * Driver for Xilinx MIPI CSI-2 Rx Subsystem

 *

 * Copyright (C) 2016 - 2020 Xilinx, Inc.

 *

 * Contacts: Vishal Sagar <vishal.sagar@xilinx.com>

 *

 Register register map */

/*

 * Removed VCXFE mask as it doesn't exist in IER

 * Removed STOP state irq as this will keep driver in irq handler only

/*

 * Sink pad connected to sensor source pad.

 * Source pad connected to next module like demosaic.

 MIPI CSI-2 Data Types from spec */

 There are 2 events frame sync and frame level error per VC */

/**

 * struct xcsi2rxss_event - Event log structure

 * @mask: Event mask

 * @name: Name of the event

/*

 * This table provides a mapping between CSI-2 Data type

 * and media bus formats

/**

 * struct xcsi2rxss_state - CSI-2 Rx Subsystem device structure

 * @subdev: The v4l2 subdev structure

 * @format: Active V4L2 formats on each pad

 * @default_format: Default V4L2 format

 * @events: counter for events

 * @vcx_events: counter for vcx_events

 * @dev: Platform structure

 * @rsubdev: Remote subdev connected to sink pad

 * @rst_gpio: reset to video_aresetn

 * @clks: array of clocks

 * @iomem: Base address of subsystem

 * @max_num_lanes: Maximum number of lanes present

 * @datatype: Data type filter

 * @lock: mutex for accessing this structure

 * @pads: media pads

 * @streaming: Flag for storing streaming state

 * @enable_active_lanes: If number of active lanes can be modified

 * @en_vcx: If more than 4 VC are enabled

 *

 * This structure contains the device driver related parameters

 used to protect access to this struct */

/*

 * Register related operations

/*

 * This function returns the nth mbus for a data type.

 * In case of error, mbus code returned is 0.

 This returns the data type for a media bus format else 0 */

/**

 * xcsi2rxss_soft_reset - Does a soft reset of the MIPI CSI-2 Rx Subsystem

 * @state: Xilinx CSI-2 Rx Subsystem structure pointer

 *

 * Core takes less than 100 video clock cycles to reset.

 * So a larger timeout value is chosen for margin.

 *

 * Return: 0 - on success OR -ETIME if reset times out

 us */

 minimum of 40 dphy_clk_200M cycles */

 Print event counters */

/**

 * xcsi2rxss_log_status - Logs the status of the CSI-2 Receiver

 * @sd: Pointer to V4L2 subdevice structure

 *

 * This function prints the current status of Xilinx MIPI CSI-2

 *

 * Return: 0 on success

 Clk & Lane Info  */

 Virtual Channel Image Information */

 Get line and byte count from VCXINFR1 Register */

 Get data type from VCXINFR2 Register */

 Move to next pair of VC Info registers */

 enable core */

 enable interrupts */

 disable interrupts */

 disable core */

 disable interrupts */

 disable core */

/**

 * xcsi2rxss_irq_handler - Interrupt handler for CSI-2

 * @irq: IRQ number

 * @data: Pointer to device state

 *

 * In the interrupt handler, a list of event counters are updated for

 * corresponding interrupts. This is useful to get status / debug.

 *

 * Return: IRQ_HANDLED after handling interrupts

 Received a short packet */

		/*

		 * Drain generic short packet FIFO by reading max 31

		 * (fifo depth) short packets from fifo or till fifo is empty.

 Short packet FIFO overflow */

	/*

	 * Stream line buffer full

	 * This means there is a backpressure from downstream IP

 disable interrupts */

 disable core */

		/*

		 * The IP needs to be hard reset before it can be used now.

		 * This will be done in streamoff.

		/*

		 * TODO: Notify the whole pipeline with v4l2_subdev_notify() to

		 * inform userspace.

 Increment event counters */

/**

 * xcsi2rxss_s_stream - It is used to start/stop the streaming.

 * @sd: V4L2 Sub device

 * @enable: Flag (True / False)

 *

 * This function controls the start or stop of streaming for the

 * Xilinx MIPI CSI-2 Rx Subsystem.

 *

 * Return: 0 on success, errors otherwise

/**

 * xcsi2rxss_init_cfg - Initialise the pad format config to default

 * @sd: Pointer to V4L2 Sub device structure

 * @sd_state: Pointer to sub device state structure

 *

 * This function is used to initialize the pad format with the default

 * values.

 *

 * Return: 0 on success

/**

 * xcsi2rxss_get_format - Get the pad format

 * @sd: Pointer to V4L2 Sub device structure

 * @sd_state: Pointer to sub device state structure

 * @fmt: Pointer to pad level media bus format

 *

 * This function is used to get the pad format information.

 *

 * Return: 0 on success

/**

 * xcsi2rxss_set_format - This is used to set the pad format

 * @sd: Pointer to V4L2 Sub device structure

 * @sd_state: Pointer to sub device state structure

 * @fmt: Pointer to pad level media bus format

 *

 * This function is used to set the pad format. Since the pad format is fixed

 * in hardware, it can't be modified on run time. So when a format set is

 * requested by application, all parameters except the format type is saved

 * for the pad and the original pad format is sent back to the application.

 *

 * Return: 0 on success

	/*

	 * Only the format->code parameter matters for CSI as the

	 * CSI format cannot be changed at runtime.

	 * Ensure that format to set is copied to over to CSI pad format

 only sink pad format can be updated */

	/*

	 * RAW8 is supported in all datatypes. So if requested media bus format

	 * is of RAW8 type, then allow to be set. In case core is configured to

	 * other RAW, YUV422 8/10 or RGB888, set appropriate media bus format.

 set the default format for the data type */

/*

 * xcsi2rxss_enum_mbus_code - Handle pixel format enumeration

 * @sd: pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @code: pointer to v4l2_subdev_mbus_code_enum structure

 *

 * Return: -EINVAL or zero on success

 RAW8 dt packets are available in all DT configurations */

/* -----------------------------------------------------------------------------

 * Media Operations

 Reset GPIO */

 TODO: Enable/disable clocks at stream on/off time. */

 Initialize V4L2 subdevice and media entity */

 Initialize the default format */

 Initialize V4L2 subdevice and media entity */

 SPDX-License-Identifier: GPL-2.0

/*

 * Xilinx Test Pattern Generator

 *

 * Copyright (C) 2013-2015 Ideas on Board

 * Copyright (C) 2013-2015 Xilinx, Inc.

 *

 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>

 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/*

 * The minimum blanking value is one clock cycle for the front porch, one clock

 * cycle for the sync pulse and one clock cycle for the back porch.

/**

 * struct xtpg_device - Xilinx Test Pattern Generator device structure

 * @xvip: Xilinx Video IP device

 * @pads: media pads

 * @npads: number of pads (1 or 2)

 * @has_input: whether an input is connected to the sink pad

 * @formats: active V4L2 media bus format for each pad

 * @default_format: default V4L2 media bus format

 * @vip_format: format information corresponding to the active format

 * @bayer: boolean flag if TPG is set to any bayer format

 * @ctrl_handler: control handler

 * @hblank: horizontal blanking control

 * @vblank: vertical blanking control

 * @pattern: test pattern control

 * @streaming: is the video stream active

 * @vtc: video timing controller

 * @vtmux_gpio: video timing mux GPIO

	/*

	 * If the TPG has no sink pad or no input connected to its sink pad

	 * passthrough mode can't be enabled.

 If passthrough mode is allowed unmask bit 0. */

 If test pattern mode is allowed unmask all other bits. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Video Operations

	/*

	 * Configure the bayer phase and video timing mux based on the

	 * operation mode (passthrough or test pattern generation). The test

	 * pattern can be modified by the control set handler, we thus need to

	 * take the control lock here to avoid races.

	/*

	 * Switching between passthrough and test pattern generation modes isn't

	 * allowed during streaming, update the control range accordingly.

	/*

	 * For TPG v5.0, the bayer phase needs to be off for the pass through

	 * mode, otherwise the external input would be subsampled.

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

	/* In two pads mode the source pad format is always identical to the

	 * sink pad format.

 Bayer phase is configurable at runtime */

 Propagate the format to the source pad. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

	/* Min / max values for pad 0 is always fixed in both one and two pads

	 * modes. In two pads mode, the source pad(= 1) size is identical to

/*

 * Control Config

/* -----------------------------------------------------------------------------

 * Media Operations

/* -----------------------------------------------------------------------------

 * Power Management

/* -----------------------------------------------------------------------------

 * Platform Device Driver

 Get and check the format description */

 Count the number of ports. */

 Reset and initialize the core */

	/* Initialize V4L2 subdevice and media entity. Pad numbers depend on the

	 * number of pads.

 Initialize the default format */

 Initialize V4L2 subdevice and media entity */

 SPDX-License-Identifier: GPL-2.0

/*

 * Xilinx Video IP Core

 *

 * Copyright (C) 2013-2015 Ideas on Board

 * Copyright (C) 2013-2015 Xilinx, Inc.

 *

 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>

 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/* -----------------------------------------------------------------------------

 * Helper functions

/**

 * xvip_get_format_by_code - Retrieve format information for a media bus code

 * @code: the format media bus code

 *

 * Return: a pointer to the format information structure corresponding to the

 * given V4L2 media bus format @code, or ERR_PTR if no corresponding format can

 * be found.

/**

 * xvip_get_format_by_fourcc - Retrieve format information for a 4CC

 * @fourcc: the format 4CC

 *

 * Return: a pointer to the format information structure corresponding to the

 * given V4L2 format @fourcc. If not found, return a pointer to the first

 * available format (V4L2_PIX_FMT_YUYV).

/**

 * xvip_of_get_format - Parse a device tree node and return format information

 * @node: the device tree node

 *

 * Read the xlnx,video-format, xlnx,video-width and xlnx,cfa-pattern properties

 * from the device tree @node passed as an argument and return the corresponding

 * format information.

 *

 * Return: a pointer to the format information structure corresponding to the

 * format name and width, or ERR_PTR if no corresponding format can be found.

/**

 * xvip_set_format_size - Set the media bus frame format size

 * @format: V4L2 frame format on media bus

 * @fmt: media bus format

 *

 * Set the media bus frame format size. The width / height from the subdevice

 * format are set to the given media bus format. The new format size is stored

 * in @format. The width and height are clamped using default min / max values.

/**

 * xvip_clr_or_set - Clear or set the register with a bitmask

 * @xvip: Xilinx Video IP device

 * @addr: address of register

 * @mask: bitmask to be set or cleared

 * @set: boolean flag indicating whether to set or clear

 *

 * Clear or set the register at address @addr with a bitmask @mask depending on

 * the boolean flag @set. When the flag @set is true, the bitmask is set in

 * the register, otherwise the bitmask is cleared from the register

 * when the flag @set is false.

 *

 * Fox example, this function can be used to set a control with a boolean value

 * requested by users. If the caller knows whether to set or clear in the first

 * place, the caller should call xvip_clr() or xvip_set() directly instead of

 * using this function.

/**

 * xvip_clr_and_set - Clear and set the register with a bitmask

 * @xvip: Xilinx Video IP device

 * @addr: address of register

 * @clr: bitmask to be cleared

 * @set: bitmask to be set

 *

 * Clear a bit(s) of mask @clr in the register at address @addr, then set

 * a bit(s) of mask @set in the register after.

/* -----------------------------------------------------------------------------

 * Subdev operations handlers

/**

 * xvip_enum_mbus_code - Enumerate the media format code

 * @subdev: V4L2 subdevice

 * @sd_state: V4L2 subdev state

 * @code: returning media bus code

 *

 * Enumerate the media bus code of the subdevice. Return the corresponding

 * pad format code. This function only works for subdevices with fixed format

 * on all pads. Subdevices with multiple format should have their own

 * function to enumerate mbus codes.

 *

 * Return: 0 if the media bus code is found, or -EINVAL if the format index

 * is not valid.

	/* Enumerating frame sizes based on the active configuration isn't

	 * supported yet.

/**

 * xvip_enum_frame_size - Enumerate the media bus frame size

 * @subdev: V4L2 subdevice

 * @sd_state: V4L2 subdev state

 * @fse: returning media bus frame size

 *

 * This function is a drop-in implementation of the subdev enum_frame_size pad

 * operation. It assumes that the subdevice has one sink pad and one source

 * pad, and that the format on the source pad is always identical to the

 * format on the sink pad. Entities with different requirements need to

 * implement their own enum_frame_size handlers.

 *

 * Return: 0 if the media bus frame size is found, or -EINVAL

 * if the index or the code is not valid.

	/* Enumerating frame sizes based on the active configuration isn't

	 * supported yet.

		/* The size on the source pad is fixed and always identical to

		 * the size on the sink pad.

 SPDX-License-Identifier: GPL-2.0

/*

 * Xilinx Video IP Composite Device

 *

 * Copyright (C) 2013-2015 Ideas on Board

 * Copyright (C) 2013-2015 Xilinx, Inc.

 *

 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>

 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/**

 * struct xvip_graph_entity - Entity in the video graph

 * @asd: subdev asynchronous registration information

 * @entity: media entity, from the corresponding V4L2 subdev

 * @subdev: V4L2 subdev

 must be first */

/* -----------------------------------------------------------------------------

 * Graph Management

 Get the next endpoint and parse its link. */

		/* Skip sink ports, they will be processed from the other end of

		 * the link.

 Skip DMA engines, they will be processed separately. */

 Find the remote entity. */

 Create the media link. */

 Get the next endpoint and parse its link. */

 Find the DMA engine. */

 Find the remote entity. */

 Create the media link. */

 Create links for every entity. */

 Create links for DMA channels. */

	/* Locate the entity corresponding to the bound subdev and store the

	 * subdev pointer.

 Skip entities that we have already processed. */

	/*

	 * Walk the links to parse the full graph. Start by parsing the

	 * composite node and then parse entities in turn. The list_for_each

	 * loop will handle entities added at the end of the list while walking

	 * the links.

 Init the DMA channels. */

 Parse the graph to extract a list of subdevice DT nodes. */

 Register the subdevices notifier. */

/* -----------------------------------------------------------------------------

 * Media Controller and V4L2

/* -----------------------------------------------------------------------------

 * Platform Device Driver

 SPDX-License-Identifier: GPL-2.0

/*

 * Xilinx Video Timing Controller

 *

 * Copyright (C) 2013-2015 Ideas on Board

 * Copyright (C) 2013-2015 Xilinx, Inc.

 *

 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>

 *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>

/*

 * The following registers exist in two blocks, one at 0x0020 for the detector

 * and one at 0x0060 for the generator.

/**

 * struct xvtc_device - Xilinx Video Timing Controller device structure

 * @xvip: Xilinx Video IP device

 * @list: entry in the global VTC list

 * @has_detector: the VTC has a timing detector

 * @has_generator: the VTC has a timing generator

 * @config: generator timings configuration

/* -----------------------------------------------------------------------------

 * Generator Operations

	/* We don't care about the chroma active signal, encoding parameters are

	 * not important for now.

	/* Hardcode the polarity to active high, as required by the video in to

	 * AXI4-stream core.

	/* Configure the timings. The VBLANK and VSYNC signals assertion and

	 * deassertion are hardcoded to the first pixel of the line.

	/* Enable the generator. Set the source of all generator parameters to

	 * generator registers.

/* -----------------------------------------------------------------------------

 * Registration and Unregistration

/* -----------------------------------------------------------------------------

 * Platform Device Driver

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2015-2016 MediaTek Inc.

 * Author: Houlong Wei <houlong.wei@mediatek.com>

 *         Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 mapping VPU address to kernel virtual address */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2015-2016 MediaTek Inc.

 * Author: Houlong Wei <houlong.wei@mediatek.com>

 *         Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 Mediatek proprietary format */

 Set input pixel offset */

 Set input cropped size */

 Set input original size */

 MDP will calculate it by color format. */

 MDP will calculate it by color format. */

 MDP will calculate it by color format. */

 MDP will calculate it by color format. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2015-2016 MediaTek Inc.

 * Author: Houlong Wei <houlong.wei@mediatek.com>

 *         Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 MDP debug log level (0-3). 3 shows all the logs. */

 Old dts had the components as child nodes */

 Iterate over sibling MDP function blocks */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 Only RDMA needs two clocks */

 Only DMA capable components need the LARB property */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2015-2016 MediaTek Inc.

 * Author: Houlong Wei <houlong.wei@mediatek.com>

 *         Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

/**

 *  struct mtk_mdp_pix_limit - image pixel size limits

 *  @org_w: source pixel width

 *  @org_h: source pixel height

 *  @target_rot_dis_w: pixel dst scaled width with the rotator is off

 *  @target_rot_dis_h: pixel dst scaled height with the rotator is off

 *  @target_rot_en_w: pixel dst scaled width with the rotator is on

 *  @target_rot_en_h: pixel dst scaled height with the rotator is on

 align size for normal raster scan pixel format */

 use default alignment */

	/*

	 * To check if image size is modified to adjust parameter against

	 * hardware abilities

 adjust left/top if cropping rectangle is out of bounds */

 Need to add code to algin left value with 2's multiple */

 The color format (num_planes) must be already configured. */

 Check to see if scaling ratio is within supported range */

 Use separate control handler per file handle */

 Default format */

/*

 * omap_voutlib.c

 *

 * Copyright (C) 2005-2010 Texas Instruments.

 *

 * This file is licensed under the terms of the GNU General Public License

 * version 2. This program is licensed "as is" without any warranty of any

 * kind, whether express or implied.

 *

 * Based on the OMAP2 camera driver

 * Video-for-Linux (Version 2) camera capture driver for

 * the OMAP24xx camera controller.

 *

 * Author: Andy Lowe (source@mvista.com)

 *

 * Copyright (C) 2004 MontaVista Software, Inc.

 * Copyright (C) 2010 Texas Instruments.

 *

/* Return the default overlay cropping rectangle in crop given the image

 * size in pix and the video display size in fbuf.  The default

 * cropping rectangle is the largest rectangle no larger than the capture size

 * that will fit on the display.  The default cropping rectangle is centered in

 * the image.  All dimensions and offsets are rounded down to even numbers.

/* Given a new render window in new_win, adjust the window to the

 * nearest supported configuration.  The adjusted window parameters are

 * returned in new_win.

 * Returns zero if successful, or -EINVAL if the requested window is

 * impossible and cannot reasonably be adjusted.

 make a working copy of the new_win rectangle */

	/* adjust the preview window so it fits on the display by clipping any

	 * offscreen areas

 We now have a valid preview window, so go with it */

/* Given a new render window in new_win, adjust the window to the

 * nearest supported configuration.  The image cropping window in crop

 * will also be adjusted if necessary.  Preference is given to keeping the

 * the window as close to the requested configuration as possible.  If

 * successful, new_win, vout->win, and crop are updated.

 * Returns zero if successful, or -EINVAL if the requested preview window is

 * impossible and cannot reasonably be adjusted.

 update our preview window */

 Adjust the cropping window to allow for resizing limitation */

 For 24xx limit is 8x to 1/2x scaling. */

			/* The OMAP2420 vertical resizing line buffer is 768

			 * pixels wide. If the cropped image is wider than

			 * 768 pixels then it cannot be vertically resized.

 For 34xx limit is 8x to 1/4x scaling. */

/* Given a new cropping rectangle in new_crop, adjust the cropping rectangle to

 * the nearest supported configuration.  The image render window in win will

 * also be adjusted if necessary.  The preview window is adjusted such that the

 * horizontal and vertical rescaling ratios stay constant.  If the render

 * window would fall outside the display boundaries, the cropping rectangle

 * will also be adjusted to maintain the rescaling ratios.  If successful, crop

 * and win are updated.

 * Returns zero if successful, or -EINVAL if the requested cropping rectangle is

 * impossible and cannot reasonably be adjusted.

 make a working copy of the new_crop rectangle */

 adjust the cropping rectangle so it fits in the image */

			/* If we're resizing vertically, we can't support a

			 * crop width wider than 768 pixels.

 vertical resizing */

		/* We made the preview window extend below the bottom of the

		 * display, so clip it to the display boundary and resize the

		 * cropping height to maintain the vertical resizing ratio.

 horizontal resizing */

		/* We made the preview window extend past the right side of the

		 * display, so clip it to the display boundary and resize the

		 * cropping width to maintain the horizontal resizing ratio.

			/* The OMAP2420 vertical resizing line buffer is

			 * 768 pixels wide.  If the cropped image is wider

			 * than 768 pixels then it cannot be vertically resized.

 update our cropping rectangle and we're done */

/* Given a new format in pix and fbuf,  crop and win

 * structures are initialized to default values. crop

 * is initialized to the largest window size that will fit on the display.  The

 * crop window is centered in the image. win is initialized to

 * the same size as crop and is centered on the display.

 * All sizes and offsets are constrained to be even numbers.

	/* crop defines the preview source window in the image capture

	 * buffer

 win defines the preview target window on the display */

/*

 * Allocate buffers

/*

 * Free buffers

/*

 * omap_vout.c

 *

 * Copyright (C) 2005-2010 Texas Instruments.

 *

 * This file is licensed under the terms of the GNU General Public License

 * version 2. This program is licensed "as is" without any warranty of any

 * kind, whether express or implied.

 *

 * Leveraged code from the OMAP2 camera driver

 * Video-for-Linux (Version 2) camera capture driver for

 * the OMAP24xx camera controller.

 *

 * Author: Andy Lowe (source@mvista.com)

 *

 * Copyright (C) 2004 MontaVista Software, Inc.

 * Copyright (C) 2010 Texas Instruments.

 *

 * History:

 * 20-APR-2006 Khasim		Modified VRFB based Rotation,

 *				The image data is always read from 0 degree

 *				view and written

 *				to the virtual space of desired rotation angle

 * 4-DEC-2006  Jian		Changed to support better memory management

 *

 * 17-Nov-2008 Hardik		Changed driver to use video_ioctl2

 *

 * 23-Feb-2010 Vaibhav H	Modified to use new DSS2 interface

 *

 Driver Configuration macros */

 Variables configurable through module params*/

 Module parameters */

 list of image formats supported by OMAP2 video pipelines */

		/* Note:  V4L2 defines RGB565 as:

		 *

		 *      Byte 0                    Byte 1

		 *      g2 g1 g0 r4 r3 r2 r1 r0   b4 b3 b2 b1 b0 g5 g4 g3

		 *

		 * We interpret RGB565 as:

		 *

		 *      Byte 0                    Byte 1

		 *      g2 g1 g0 b4 b3 b2 b1 b0   r4 r3 r2 r1 r0 g5 g4 g3

		/* Note:  V4L2 defines RGB32 as: RGB-8-8-8-8  we use

		 *  this for RGB24 unpack mode, the last 8 bits are ignored

		/* Note:  V4L2 defines RGB24 as: RGB-8-8-8  we use

		 *        this for RGB24 packed mode

		 *

/*

 * Try format

/*

 * Convert V4L2 rotation to DSS rotation

 *	V4L2 understand 0, 90, 180, 270.

 *	Convert to 0, 1, 2 and 3 respectively for DSS

/*

 * Convert V4L2 pixel format to DSS pixel format

/*

 * Setup the overlay

	/* Setup the input plane parameters according to

	 * rotation value selected.

/*

 * Initialize the overlay structure

			/* Invert the height and width for 90

			 * and 270 degree rotation

/*

 * Apply the changes set the go bit of DSS

 get the display device attached to the overlay */

 First save the configuration in ovelray structure */

 Enable the pipeline and set the Go bit */

/*

 * V4L2 ioctls

 get the display device attached to the overlay */

 get the display device attached to the overlay */

	/* We don't support RGB24-packed mode if vrfb rotation

 get the framebuffer parameters */

 change to smaller size is OK */

 try & set the new output format */

 If YUYV then vrfb bpp is 2, for  others its 1 */

 set default crop and win */

 Video1 plane does not support global alpha on OMAP3 */

 Width and height are always even */

 get the display device attached to the overlay */

 Get the next frame from the buffer queue */

 Remove buffer from the buffer queue */

 Initialize field_id and started member */

 First save the configuration in overlay structure */

 Enable the pipeline and set the Go bit */

 Turn of the pipeline */

 Turn of the pipeline */

	/* OMAP DSS doesn't support Source and Destination color

	/* OMAP DSS Doesn't support the Destination color key

 enable this only if there is no zorder cap */

 get the display device attached to the overlay */

 Init functions used during driver initialization */

 Initial setup of video_data */

 set the default pix */

 Set the default picture of QVGA  */

 Default pixel format is RGB 5-6-5 */

 Set the data structures for the overlay parameters*/

 initialize the video_device struct */

 Setup video buffers */

 Create video out devices */

 Select video2 if only 1 overlay is controlled by V4L2 */

 Else select video1 and video2 one by one. */

		/*

		 * Set the framebuffer base, this allows applications to find

		 * the fb corresponding to this overlay.

		 *

		 * To be precise: fbuf.base should match smem_start of

		 * struct fb_fix_screeninfo.

 Set VRFB as rotation_type for omap2 and omap3 */

		/* Setup the default configuration for the video devices

		/* Allocate default number of buffers for the video streaming

		 * and reserve the VRFB space for rotation

		/* Register the Video device with V4L2

 Driver functions */

			/*

			 * The device was never registered, so release the

			 * video_device struct directly.

			/*

			 * The unregister function will release the video_device

			 * struct as well as unregistering it.

		/* Free the VRFB buffer if allocated

		 * init time

	/* Get the Video1 overlay and video2 overlay.

	 * Setup the Display attached to that overlays

				/* Here we are not considering a error

				 *  as display may be enabled by frame

				 *  buffer driver

/*

 * omap_vout_vrfb.c

 *

 * Copyright (C) 2010 Texas Instruments.

 *

 * This file is licensed under the terms of the GNU General Public License

 * version 2. This program is licensed "as is" without any warranty of any

 * kind, whether express or implied.

 *

/*

 * Function for allocating video buffers

/*

 * Wakes up the application once the DMA transfer to VRFB space is completed.

/*

 * Free VRFB buffers

 Calculate VRFB memory size */

 allocate for worst case size */

	/*

	 * Request and Initialize DMA, for DMA based VRFB transfer

	/*

	 * statically allocated the VRFB buffer is done through

	 * command line arguments

/*

 * Release the VRFB context once the module exits

/*

 * Allocate the buffers for the VRFB space.  Data is copied from V4L2

 * buffers to the VRFB buffers using the DMA engine.

 If rotation is enabled, allocate memory for VRFB space also */

	/* Allocate the VRFB buffers only if the buffers are not

	 * allocated during init time.

	/* If rotation is enabled, copy input buffer into VRFB

	 * memory space using DMA. We are copying input buffer

	 * into VRFB memory space of desired angle and DSS will

	 * read image VRFB memory for 0 degree angle

	/* Store buffers physical address into an array. Addresses

/*

 * Calculate the buffer offsets from which the streaming should

 * start. This offset calculation is mainly required because of

 * the VRFB 32 pixels alignment with rotation.

			/*

			 * ps    - Actual pixel size for YUYV/UYVY for

			 *         VRFB/Mirroring is 4 bytes

			 * vr_ps - Virtually pixel size for YUYV/UYVY is

			 *         2 bytes

 otherwise the pixel size is 2 byte */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * isp.c

 *

 * TI OMAP3 ISP - Core

 *

 * Copyright (C) 2006-2010 Nokia Corporation

 * Copyright (C) 2007-2009 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

 *

 * Contributors:

 *	Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	Sakari Ailus <sakari.ailus@iki.fi>

 *	David Cohen <dacohen@gmail.com>

 *	Stanimir Varbanov <svarbanov@mm-sol.com>

 *	Vimarsh Zutshi <vimarsh.zutshi@gmail.com>

 *	Tuukka Toivonen <tuukkat76@gmail.com>

 *	Sergio Aguirre <saaguirre@ti.com>

 *	Antti Koskipaa <akoskipa@gmail.com>

 *	Ivan T. Ivanov <iivanov@mm-sol.com>

 *	RaniSuneela <r-m@ti.com>

 *	Atanas Filipov <afilipov@mm-sol.com>

 *	Gjorgji Rosikopulos <grosikopulos@mm-sol.com>

 *	Hiroshi DOYU <hiroshi.doyu@nokia.com>

 *	Nayden Kanchev <nkanchev@mm-sol.com>

 *	Phil Carmody <ext-phil.2.carmody@nokia.com>

 *	Artem Bityutskiy <artem.bityutskiy@nokia.com>

 *	Dominic Curran <dcurran@ti.com>

 *	Ilkka Myllyperkio <ilkka.myllyperkio@sofica.fi>

 *	Pallavi Kulkarni <p-kulkarni@ti.com>

 *	Vaibhav Hiremath <hvaibhav@ti.com>

 *	Mohit Jalori <mjalori@ti.com>

 *	Sameer Venkatraman <sameerv@ti.com>

 *	Senthilvadivu Guruswamy <svadivu@ti.com>

 *	Thara Gopinath <thara@ti.com>

 *	Toni Leinonen <toni.leinonen@nokia.com>

 *	Troy Laramy <t-laramy@ti.com>

 first MMIO area */

 base, len 0x0070 */

 ccp2, len 0x01f0 */

 ccdc, len 0x00a8 */

 hist, len 0x0048 */

 h3a, len 0x0060 */

 preview, len 0x00a0 */

 resizer, len 0x00ac */

 sbl, len 0x00fc */

 second MMIO area */

 csi2a, len 0x0170 */

 csiphy2, len 0x000c */

 first MMIO area */

 base, len 0x0070 */

 ccp2, len 0x01f0 */

 ccdc, len 0x00a8 */

 hist, len 0x0048 */

 h3a, len 0x0060 */

 preview, len 0x00a0 */

 resizer, len 0x00ac */

 sbl, len 0x00fc */

 second MMIO area */

 csi2a, len 0x0170 (1st area) */

 csiphy2, len 0x000c */

 csi2a, len 0x0040 (2nd area) */

 csi2c, len 0x0170 (1st area) */

 csiphy1, len 0x000c */

 csi2c, len 0x0040 (2nd area) */

 Structure for saving/restoring ISP module registers */

/*

 * omap3isp_flush - Post pending L3 bus writes by doing a register readback

 * @isp: OMAP3 ISP device

 *

 * In order to force posting of pending writes, we need to write and

 * readback the same register, in this case the revision register.

 *

 * See this link for reference:

 *   https://www.mail-archive.com/linux-omap@vger.kernel.org/msg08149.html

/* -----------------------------------------------------------------------------

 * XCLK

		/*

		 * The first argument is NULL in order to avoid circular

		 * reference, as this driver takes reference on the

		 * sensor subdevice modules and the sensors would take

		 * reference on this module through clk_get().

/* -----------------------------------------------------------------------------

 * Interrupts

/*

 * isp_enable_interrupts - Enable ISP interrupts.

 * @isp: OMAP3 ISP device

/*

 * isp_disable_interrupts - Disable ISP interrupts.

 * @isp: OMAP3 ISP device

/*

 * isp_core_init - ISP core settings

 * @isp: OMAP3 ISP device

 * @idle: Consider idle state.

 *

 * Set the power settings for the ISP and SBL bus and configure the HS/VS

 * interrupt source.

 *

 * We need to configure the HS/VS interrupt source before interrupts get

 * enabled, as the sensor might be free-running and the ISP default setting

 * (HS edge) would put an unnecessary burden on the CPU.

/*

 * Configure the bridge and lane shifter. Valid inputs are

 *

 * CCDC_INPUT_PARALLEL: Parallel interface

 * CCDC_INPUT_CSI2A: CSI2a receiver

 * CCDC_INPUT_CCP2B: CCP2b receiver

 * CCDC_INPUT_CSI2C: CSI2c receiver

 *

 * The bridge and lane shifter are configured according to the selected input

 * and the ISP platform data.

 Histogram cannot be enabled in this frame anymore */

	/*

	 * Handle shared buffer logic overflows for video buffers.

	 * ISPSBL_PCR_CCDCPRV_2_RSZ_OVF can be safely ignored.

/*

 * isp_isr - Interrupt Service Routine for Camera ISP module.

 * @irq: Not used currently.

 * @_isp: Pointer to the OMAP3 ISP device

 *

 * Handles the corresponding callback if plugged in.

/* -----------------------------------------------------------------------------

 * Pipeline stream management

/*

 * isp_pipeline_enable - Enable streaming on a pipeline

 * @pipe: ISP pipeline

 * @mode: Stream mode (single shot or continuous)

 *

 * Walk the entities chain starting at the pipeline output video node and start

 * all modules in the chain in the given mode.

 *

 * Return 0 if successful, or the return value of the failed video::s_stream

 * operation otherwise.

	/* Refuse to start streaming if an entity included in the pipeline has

	 * crashed. This check must be performed before the loop below to avoid

	 * starting entities if the pipeline won't start anyway (those entities

	 * would then likely fail to stop, making the problem worse).

 Stop at the first external sub-device. */

/*

 * isp_pipeline_disable - Disable streaming on a pipeline

 * @pipe: ISP pipeline

 *

 * Walk the entities chain starting at the pipeline output video node and stop

 * all modules in the chain. Wait synchronously for the modules to be stopped if

 * necessary.

 *

 * Return 0 if all modules have been properly stopped, or -ETIMEDOUT if a module

 * can't be stopped (in which case a software reset of the ISP is probably

 * necessary).

	/*

	 * We need to stop all the modules after CCDC first or they'll

	 * never stop since they may not get a full frame from CCDC.

 Stop at the first external sub-device. */

		/* Handle stop failures. An entity that fails to stop can

		 * usually just be restarted. Flag the stop failure nonetheless

		 * to trigger an ISP reset the next time the device is released,

		 * just in case.

		 *

		 * The preview engine is a special case. A failure to stop can

		 * mean a hardware crash. When that happens the preview engine

		 * won't respond to read/write operations on the L4 bus anymore,

		 * resulting in a bus fault and a kernel oops next time it gets

		 * accessed. Mark it as crashed to prevent pipelines including

		 * it from being started.

/*

 * omap3isp_pipeline_set_stream - Enable/disable streaming on a pipeline

 * @pipe: ISP pipeline

 * @state: Stream state (stopped, single shot or continuous)

 *

 * Set the pipeline to the given stream state. Pipelines can be started in

 * single-shot or continuous mode.

 *

 * Return 0 if successful, or the return value of the failed video::s_stream

 * operation otherwise. The pipeline state is not updated when the operation

 * fails, except when stopping the pipeline.

/*

 * omap3isp_pipeline_cancel_stream - Cancel stream on a pipeline

 * @pipe: ISP pipeline

 *

 * Cancelling a stream mark all buffers on all video nodes in the pipeline as

 * erroneous and makes sure no new buffer can be queued. This function is called

 * when a fatal error that prevents any further operation on the pipeline

 * occurs.

/*

 * isp_pipeline_resume - Resume streaming on a pipeline

 * @pipe: ISP pipeline

 *

 * Resume video output and input and re-enable pipeline.

/*

 * isp_pipeline_suspend - Suspend streaming on a pipeline

 * @pipe: ISP pipeline

 *

 * Suspend pipeline.

/*

 * isp_pipeline_is_last - Verify if entity has an enabled link to the output

 *			  video node

 * @me: ISP module's media entity

 *

 * Returns 1 if the entity has an enabled link to the output video node or 0

 * otherwise. It's true only while pipeline can have no more than one output

 * node.

/*

 * isp_suspend_module_pipeline - Suspend pipeline to which belongs the module

 * @me: ISP module's media entity

 *

 * Suspend the whole pipeline if module's entity has an enabled link to the

 * output video node. It works only while pipeline can have no more than one

 * output node.

/*

 * isp_resume_module_pipeline - Resume pipeline to which belongs the module

 * @me: ISP module's media entity

 *

 * Resume the whole pipeline if module's entity has an enabled link to the

 * output video node. It works only while pipeline can have no more than one

 * output node.

/*

 * isp_suspend_modules - Suspend ISP submodules.

 * @isp: OMAP3 ISP device

 *

 * Returns 0 if suspend left in idle state all the submodules properly,

 * or returns 1 if a general Reset is required to suspend the submodules.

/*

 * isp_resume_modules - Resume ISP submodules.

 * @isp: OMAP3 ISP device

/*

 * isp_reset - Reset ISP with a timeout wait for idle.

 * @isp: OMAP3 ISP device

/*

 * isp_save_context - Saves the values of the ISP module registers.

 * @isp: OMAP3 ISP device

 * @reg_list: Structure containing pairs of register address and value to

 *            modify on OMAP.

/*

 * isp_restore_context - Restores the values of the ISP module registers.

 * @isp: OMAP3 ISP device

 * @reg_list: Structure containing pairs of register address and value to

 *            modify on OMAP.

/*

 * isp_save_ctx - Saves ISP, CCDC, HIST, H3A, PREV, RESZ & MMU context.

 * @isp: OMAP3 ISP device

 *

 * Routine for saving the context of each module in the ISP.

 * CCDC, HIST, H3A, PREV, RESZ and MMU.

/*

 * isp_restore_ctx - Restores ISP, CCDC, HIST, H3A, PREV, RESZ & MMU context.

 * @isp: OMAP3 ISP device

 *

 * Routine for restoring the context of each module in the ISP.

 * CCDC, HIST, H3A, PREV, RESZ and MMU.

/* -----------------------------------------------------------------------------

 * SBL resources management

/*

 * isp_module_sync_idle - Helper to sync module with its idle state

 * @me: ISP submodule's media entity

 * @wait: ISP submodule's wait queue for streamoff/interrupt synchronization

 * @stopping: flag which tells module wants to stop

 *

 * This function checks if ISP submodule needs to wait for next interrupt. If

 * yes, makes the caller to sleep while waiting for such event.

	/*

	 * atomic_set() doesn't include memory barrier on ARM platform for SMP

	 * scenario. We'll call it here to avoid race conditions.

	/*

	 * If module is the last one, it's writing to memory. In this case,

	 * it's necessary to check if the module is already paused due to

	 * DMA queue underrun or if it has to wait for next interrupt to be

	 * idle.

	 * If it isn't the last one, the function won't sleep but *stopping

	 * will still be set to warn next submodule caller's interrupt the

	 * module wants to be idle.

/*

 * omap3isp_module_sync_is_stopping - Helper to verify if module was stopping

 * @wait: ISP submodule's wait queue for streamoff/interrupt synchronization

 * @stopping: flag which tells module wants to stop

 *

 * This function checks if ISP submodule was stopping. In case of yes, it

 * notices the caller by setting stopping to 0 and waking up the wait queue.

 * Returns 1 if it was stopping or 0 otherwise.

/* --------------------------------------------------------------------------

 * Clock management

 AEWB and AF share the same clock. */

	/* NOTE: For CCDC & Preview submodules, we need to affect internal

	 *       RAM as well.

/*

 * isp_enable_clocks - Enable ISP clocks

 * @isp: OMAP3 ISP device

 *

 * Return 0 if successful, or clk_prepare_enable return value if any of them

 * fails.

/*

 * isp_disable_clocks - Disable ISP clocks

 * @isp: OMAP3 ISP device

/*

 * omap3isp_get - Acquire the ISP resource.

 *

 * Initializes the clocks for the first acquire.

 *

 * Increment the reference count on the ISP. If the first reference is taken,

 * enable clocks and power-up all submodules.

 *

 * Return a pointer to the ISP device structure, or NULL if an error occurred.

 We don't want to restore context before saving it! */

/*

 * omap3isp_put - Release the ISP

 *

 * Decrement the reference count on the ISP. If the last reference is released,

 * power-down all submodules, disable clocks and free temporary buffers.

		/* Reset the ISP if an entity has failed to stop. This is the

		 * only way to recover from such conditions.

/* --------------------------------------------------------------------------

 * Platform device driver

/*

 * omap3isp_print_status - Prints the values of the ISP Control Module registers

 * @isp: OMAP3 ISP device

/*

 * Power management support.

 *

 * As the ISP can't properly handle an input video stream interruption on a non

 * frame boundary, the ISP pipelines need to be stopped before sensors get

 * suspended. However, as suspending the sensors can require a running clock,

 * which can be provided by the ISP, the ISP can't be completely suspended

 * before the sensor.

 *

 * To solve this problem power management support is split into prepare/complete

 * and suspend/resume operations. The pipelines are stopped in prepare() and the

 * ISP clocks get disabled in suspend(). Similarly, the clocks are re-enabled in

 * resume(), and the the pipelines are restarted in complete().

 *

 * TODO: PM dependencies between the ISP and sensors are not modelled explicitly

 * yet.

 CONFIG_PM */

	/* Connect the sensor to the correct interface module.

	 * Parallel sensors are connected directly to the CCDC, while

	 * serial sensors are connected to the CSI2a, CCP2b or CSI2c

	 * receiver through CSIPHY1 or CSIPHY2.

	/*

	 * Not all interfaces are available on all revisions of the

	 * ISP. The sub-devices of those interfaces aren't initialised

	 * in such a case. Check this by ensuring the num_pads is

	 * non-zero.

 Register internal entities */

/*

 * isp_create_links() - Create links for internal and external ISP entities

 * @isp : Pointer to ISP device

 *

 * This function creates all links between ISP internal and external entities.

 *

 * Return: A negative error code on failure or zero on success. Possible error

 * codes are those returned by media_create_pad_link().

 Create links between entities and video nodes. */

 Create links between entities. */

	/*

	 * Create the ARM mapping, used by the ARM DMA mapping core to allocate

	 * VAs. This will allocate a corresponding IOMMU domain.

 Attach the ARM VA mapping to the device. */

/*

 * isp_remove - Remove ISP platform device

 * @pdev: Pointer to ISP platform device

 *

 * Always returns 0.

	/*

	 * FIXME: now we assume the CRC is always there. Implement a way to

	 * obtain this information from the sensor. Frame descriptors, perhaps?

/*

 * isp_probe - Probe ISP platform device

 * @pdev: Pointer to ISP platform device

 *

 * Returns 0 if successful,

 *   -ENOMEM if no memory available,

 *   -ENODEV if no platform device resources found

 *     or no space for remapping registers,

 *   -EINVAL if couldn't install ISR,

 *   or clk_get return error value.

 Regulators */

	/* Clocks

	 *

	 * The ISP clock tree is revision-dependent. We thus need to enable ICLK

	 * manually to read the revision before calling __omap3isp_get().

	 *

	 * Start by mapping the ISP MMIO area, which is in two pieces.

	 * The ISP IOMMU is in between. Map both now, and fill in the

	 * ISP revision specific portions a little later in the

	 * function.

 Memory resources */

 IOMMU */

 Interrupt */

 Entities */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispcsiphy.c

 *

 * TI OMAP3 ISP - CSI PHY module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

 Should not happen in practice, but let's keep the compiler happy. */

 Select data/clock or data/strobe mode for CCP2 */

 Only the CCP2B on PHY1 is configurable. */

/*

 * Configure OMAP 3 CSI PHY routing.

 * @phy: relevant phy device

 * @iface: ISP_INTERFACE_*

 * @on: power on or off

 * @ccp2_strobe: false: data/clock, true: data/strobe

 *

 * Note that the underlying routing configuration registers are part of the

 * control (SCM) register space and part of the CORE power domain on both 3430

 * and 3630, so they will not hold their contents in off-mode. This isn't an

 * issue since the MPU power domain is forced on whilst the ISP is in use.

/*

 * csiphy_power_autoswitch_enable

 * @enable: Sets or clears the autoswitch function enable flag.

/*

 * csiphy_set_power

 * @power: Power state to be set.

 *

 * Returns 0 if successful, or -EBUSY if the retry count is exceeded.

/*

 * TCLK values are OK at their reset values

 Clock and data lanes verification */

	/*

	 * The PHY configuration is lost in off mode, that's not an

	 * issue since the MPU power domain is forced on whilst the

	 * ISP is in use.

 DPHY timing configuration */

 CSI-2 is DDR and we only count used lanes. */

 THS_TERM: Programmed value = ceil(12.5 ns/DDRClk period) - 1. */

 THS_SETTLE: Programmed value = ceil(90 ns/DDRClk period) + 3. */

 DPHY lane configuration */

/*

 * omap3isp_csiphy_init - Initialize the CSI PHY frontends

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispresizer.c

 *

 * TI OMAP3 ISP - Resizer module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * Resizer Constants

/*

 * Resizer Use Constraints

 * "TRM ES3.1, table 12-46"

/*

 * Constants for ratio calculation

/*

 * Default (and only) configuration of filter coefficients.

 * 7-tap mode is for scale factors 0.25x to 0.5x.

 * 4-tap mode is for scale factors 0.5x to 4.0x.

 * There shouldn't be any reason to recalculate these, EVER.

 For 8-phase 4-tap horizontal filter: */

 For 8-phase 4-tap vertical filter: */

 For 4-phase 7-tap horizontal filter: */

 For 4-phase 7-tap vertical filter: */

	/*

	 * The dummy padding is required in 7-tap mode because of how the

	 * registers are arranged physically.

/*

 * __resizer_get_format - helper function for getting resizer format

 * @res   : pointer to resizer private structure

 * @pad   : pad number

 * @cfg: V4L2 subdev pad configuration

 * @which : wanted subdev format

 * return zero

/*

 * __resizer_get_crop - helper function for getting resizer crop rectangle

 * @res   : pointer to resizer private structure

 * @cfg: V4L2 subdev pad configuration

 * @which : wanted subdev crop rectangle

/*

 * resizer_set_filters - Set resizer filters

 * @res: Device context.

 * @h_coeff: horizontal coefficient

 * @v_coeff: vertical coefficient

 * Return none

/*

 * resizer_set_bilinear - Chrominance horizontal algorithm select

 * @res: Device context.

 * @type: Filtering interpolation type.

 *

 * Filtering that is same as luminance processing is

 * intended only for downsampling, and bilinear interpolation

 * is intended only for upsampling.

/*

 * resizer_set_ycpos - Luminance and chrominance order

 * @res: Device context.

 * @pixelcode: pixel code.

/*

 * resizer_set_phase - Setup horizontal and vertical starting phase

 * @res: Device context.

 * @h_phase: horizontal phase parameters.

 * @v_phase: vertical phase parameters.

 *

 * Horizontal and vertical phase range is 0 to 7

/*

 * resizer_set_luma - Setup luminance enhancer parameters

 * @res: Device context.

 * @luma: Structure for luminance enhancer parameters.

 *

 * Algorithm select:

 *  0x0: Disable

 *  0x1: [-1  2 -1]/2 high-pass filter

 *  0x2: [-1 -2  6 -2 -1]/4 high-pass filter

 *

 * Maximum gain:

 *  The data is coded in U4Q4 representation.

 *

 * Slope:

 *  The data is coded in U4Q4 representation.

 *

 * Coring offset:

 *  The data is coded in U8Q0 representation.

 *

 * The new luminance value is computed as:

 *  Y += HPF(Y) x max(GAIN, (HPF(Y) - CORE) x SLOP + 8) >> 4.

/*

 * resizer_set_source - Input source select

 * @res: Device context.

 * @source: Input source type

 *

 * If this field is set to RESIZER_INPUT_VP, the resizer input is fed from

 * Preview/CCDC engine, otherwise from memory.

/*

 * resizer_set_ratio - Setup horizontal and vertical resizing value

 * @res: Device context.

 * @ratio: Structure for ratio parameters.

 *

 * Resizing range from 64 to 1024

 prepare horizontal filter coefficients */

 prepare vertical filter coefficients */

/*

 * resizer_set_dst_size - Setup the output height and width

 * @res: Device context.

 * @width: Output width.

 * @height: Output height.

 *

 * Width :

 *  The value must be EVEN.

 *

 * Height:

 *  The number of bytes written to SDRAM must be

 *  a multiple of 16-bytes if the vertical resizing factor

 *  is greater than 1x (upsizing)

/*

 * resizer_set_output_offset - Setup memory offset for the output lines.

 * @res: Device context.

 * @offset: Memory offset.

 *

 * The 5 LSBs are forced to be zeros by the hardware to align on a 32-byte

 * boundary; the 5 LSBs are read-only. For optimal use of SDRAM bandwidth,

 * the SDRAM line offset must be set on a 256-byte boundary

/*

 * resizer_set_start - Setup vertical and horizontal start position

 * @res: Device context.

 * @left: Horizontal start position.

 * @top: Vertical start position.

 *

 * Vertical start line:

 *  This field makes sense only when the resizer obtains its input

 *  from the preview engine/CCDC

 *

 * Horizontal start pixel:

 *  Pixels are coded on 16 bits for YUV and 8 bits for color separate data.

 *  When the resizer gets its input from SDRAM, this field must be set

 *  to <= 15 for YUV 16-bit data and <= 31 for 8-bit color separate data

/*

 * resizer_set_input_size - Setup the input size

 * @res: Device context.

 * @width: The range is 0 to 4095 pixels

 * @height: The range is 0 to 4095 lines

/*

 * resizer_set_src_offs - Setup the memory offset for the input lines

 * @res: Device context.

 * @offset: Memory offset.

 *

 * The 5 LSBs are forced to be zeros by the hardware to align on a 32-byte

 * boundary; the 5 LSBs are read-only. This field must be programmed to be

 * 0x0 if the resizer input is from preview engine/CCDC.

/*

 * resizer_set_intype - Input type select

 * @res: Device context.

 * @type: Pixel format type.

/*

 * __resizer_set_inaddr - Helper function for set input address

 * @res : pointer to resizer private data structure

 * @addr: input address

 * return none

/*

 * The data rate at the horizontal resizer output must not exceed half the

 * functional clock or 100 MP/s, whichever is lower. According to the TRM

 * there's no similar requirement for the vertical resizer output. However

 * experience showed that vertical upscaling by 4 leads to SBL overflows (with

 * data rates at the resizer output exceeding 300 MP/s). Limiting the resizer

 * output data rate to the functional clock or 200 MP/s, whichever is lower,

 * seems to get rid of SBL overflows.

 *

 * The maximum data rate at the output of the horizontal resizer can thus be

 * computed with

 *

 * max intermediate rate <= L3 clock * input height / output height

 * max intermediate rate <= L3 clock / 2

 *

 * The maximum data rate at the resizer input is then

 *

 * max input rate <= max intermediate rate * input width / output width

 *

 * where the input width and height are the resizer input crop rectangle size.

 * The TRM doesn't clearly explain if that's a maximum instant data rate or a

 * maximum average data rate.

/*

 * When the resizer processes images from memory, the driver must slow down read

 * requests on the input to at least comply with the internal data rate

 * requirements. If the application real-time requirements can cope with slower

 * processing, the resizer can be slowed down even more to put less pressure on

 * the overall system.

 *

 * When the resizer processes images on the fly (either from the CCDC or the

 * preview module), the same data rate requirements apply but they can't be

 * enforced at the resizer level. The image input module (sensor, CCP2 or

 * preview module) must not provide image data faster than the resizer can

 * process.

 *

 * For live image pipelines, the data rate is set by the frame format, size and

 * rate. The sensor output frame rate must not exceed the maximum resizer data

 * rate.

 *

 * The resizer slows down read requests by inserting wait cycles in the SBL

 * requests. The maximum number of 256-byte requests per second can be computed

 * as (the data rate is multiplied by 2 to convert from pixels per second to

 * bytes per second)

 *

 * request per second = data rate * 2 / 256

 * cycles per request = cycles per second / requests per second

 *

 * The number of cycles per second is controlled by the L3 clock, leading to

 *

 * cycles per request = L3 frequency / 2 * 256 / data rate

	/* Compute the minimum number of cycles per request, based on the

	 * pipeline maximum data rate. This is an absolute lower bound if we

	 * don't want SBL overflows, so round the value up.

	/* Compute the maximum number of cycles per request, based on the

	 * requested frame rate. This is a soft upper bound to achieve a frame

	 * rate equal or higher than the requested value, so round the value

	 * down.

/*

 * omap3isp_resizer_busy - Checks if ISP resizer is busy.

 *

 * Returns busy field from ISPRSZ_PCR register.

/*

 * resizer_set_inaddr - Sets the memory address of the input frame.

 * @addr: 32bit memory address aligned on 32byte boundary.

 This will handle crop settings in stream off state */

/*

 * Configures the memory address to which the output frame is written.

 * @addr: 32bit memory address aligned on 32byte boundary.

 * Note: For SBL efficiency reasons the address should be on a 256-byte

 * boundary.

	/*

	 * Set output address. This needs to be in its own function

	 * because it changes often.

/*

 * resizer_print_status - Prints the values of the resizer module registers.

/*

 * resizer_calc_ratios - Helper function for calculating resizer ratios

 * @res: pointer to resizer private data structure

 * @input: input frame size

 * @output: output frame size

 * @ratio : return calculated ratios

 * return none

 *

 * The resizer uses a polyphase sample rate converter. The upsampling filter

 * has a fixed number of phases that depend on the resizing ratio. As the ratio

 * computation depends on the number of phases, we need to compute a first

 * approximation and then refine it.

 *

 * The input/output/ratio relationship is given by the OMAP34xx TRM:

 *

 * - 8-phase, 4-tap mode (RSZ = 64 ~ 512)

 *	iw = (32 * sph + (ow - 1) * hrsz + 16) >> 8 + 7

 *	ih = (32 * spv + (oh - 1) * vrsz + 16) >> 8 + 4

 * - 4-phase, 7-tap mode (RSZ = 513 ~ 1024)

 *	iw = (64 * sph + (ow - 1) * hrsz + 32) >> 8 + 7

 *	ih = (64 * spv + (oh - 1) * vrsz + 32) >> 8 + 7

 *

 * iw and ih are the input width and height after cropping. Those equations need

 * to be satisfied exactly for the resizer to work correctly.

 *

 * The equations can't be easily reverted, as the >> 8 operation is not linear.

 * In addition, not all input sizes can be achieved for a given output size. To

 * get the highest input size lower than or equal to the requested input size,

 * we need to compute the highest resizing ratio that satisfies the following

 * inequality (taking the 4-tap mode width equation as an example)

 *

 *	iw >= (32 * sph + (ow - 1) * hrsz + 16) >> 8 - 7

 *

 * (where iw is the requested input width) which can be rewritten as

 *

 *	  iw - 7            >= (32 * sph + (ow - 1) * hrsz + 16) >> 8

 *	 (iw - 7) << 8      >=  32 * sph + (ow - 1) * hrsz + 16 - b

 *	((iw - 7) << 8) + b >=  32 * sph + (ow - 1) * hrsz + 16

 *

 * where b is the value of the 8 least significant bits of the right hand side

 * expression of the last inequality. The highest resizing ratio value will be

 * achieved when b is equal to its maximum value of 255. That resizing ratio

 * value will still satisfy the original inequality, as b will disappear when

 * the expression will be shifted right by 8.

 *

 * The reverted equations thus become

 *

 * - 8-phase, 4-tap mode

 *	hrsz = ((iw - 7) * 256 + 255 - 16 - 32 * sph) / (ow - 1)

 *	vrsz = ((ih - 4) * 256 + 255 - 16 - 32 * spv) / (oh - 1)

 * - 4-phase, 7-tap mode

 *	hrsz = ((iw - 7) * 256 + 255 - 32 - 64 * sph) / (ow - 1)

 *	vrsz = ((ih - 7) * 256 + 255 - 32 - 64 * spv) / (oh - 1)

 *

 * The ratios are integer values, and are rounded down to ensure that the

 * cropped input size is not bigger than the uncropped input size.

 *

 * As the number of phases/taps, used to select the correct equations to compute

 * the ratio, depends on the ratio, we start with the 4-tap mode equations to

 * compute an approximation of the ratio, and switch to the 7-tap mode equations

 * if the approximation is higher than the ratio threshold.

 *

 * As the 7-tap mode equations will return a ratio smaller than or equal to the

 * 4-tap mode equations, the resulting ratio could become lower than or equal to

 * the ratio threshold. This 'equations loop' isn't an issue as long as the

 * correct equations are used to compute the final input size. Starting with the

 * 4-tap mode equations ensure that, in case of values resulting in a 'ratio

 * loop', the smallest of the ratio values will be used, never exceeding the

 * requested input size.

 *

 * We first clamp the output size according to the hardware capability to avoid

 * auto-cropping the input more than required to satisfy the TRM equations. The

 * minimum output size is achieved with a scaling factor of 1024. It is thus

 * computed using the 7-tap equations.

 *

 *	min ow = ((iw - 7) * 256 - 32 - 64 * sph) / 1024 + 1

 *	min oh = ((ih - 7) * 256 - 32 - 64 * spv) / 1024 + 1

 *

 * Similarly, the maximum output size is achieved with a scaling factor of 64

 * and computed using the 4-tap equations.

 *

 *	max ow = ((iw - 7) * 256 + 255 - 16 - 32 * sph) / 64 + 1

 *	max oh = ((ih - 4) * 256 + 255 - 16 - 32 * spv) / 64 + 1

 *

 * The additional +255 term compensates for the round down operation performed

 * by the TRM equations when shifting the value right by 8 bits.

 *

 * We then compute and clamp the ratios (x1/4 ~ x4). Clamping the output size to

 * the maximum value guarantees that the ratio value will never be smaller than

 * the minimum, but it could still slightly exceed the maximum. Clamping the

 * ratio will thus result in a resizing factor slightly larger than the

 * requested value.

 *

 * To accommodate that, and make sure the TRM equations are satisfied exactly, we

 * compute the input crop rectangle as the last step.

 *

 * As if the situation wasn't complex enough, the maximum output width depends

 * on the vertical resizing ratio.  Fortunately, the output height doesn't

 * depend on the horizontal resizing ratio. We can then start by computing the

 * output height and the vertical ratio, and then move to computing the output

 * width and the horizontal ratio.

	/*

	 * Clamp the output height based on the hardware capabilities and

	 * compute the vertical resizing ratio.

	/*

	 * Compute the minimum and maximum output widths based on the hardware

	 * capabilities. The maximum depends on the vertical resizing ratio.

	/*

	 * The output width must be even, and must be a multiple of 16 bytes

	 * when upscaling vertically. Clamp the output width to the valid range.

	 * Take the alignment into account (the maximum width in 7-tap mode on

	 * ES2 isn't a multiple of 8) and align the result up to make sure it

	 * won't be smaller than the minimum.

 Center the new crop rectangle. */

/*

 * resizer_set_crop_params - Setup hardware with cropping parameters

 * @res : resizer private structure

 * @input : format on sink pad

 * @output : format on source pad

 * return none

 Set chrominance horizontal algorithm */

 Calculate additional offset for crop */

		/*

		 * Write lowest 4 bits of horizontal pixel offset (in pixels),

		 * vertical start must be 0.

		/*

		 * Set start (read) address for cropping, in bytes.

		 * Lowest 5 bits must be zero.

		/*

		 * Set vertical start line and horizontal starting pixel.

		 * If the input is from CCDC/PREV, horizontal start field is

		 * in bytes (twice number of pixels).

 Input address and offset must be 0 for preview/ccdc input */

 Set the input size */

 RESZ_PAD_SINK */

 YUV422 interleaved, default phase, no luma enhancement */

 RESZ_PAD_SOURCE */

/* -----------------------------------------------------------------------------

 * Interrupt handling

	/*

	 * If ISP_VIDEO_DMAQUEUE_QUEUED is set, DMA queue had an underrun

	 * condition, the module was paused and now we have a buffer queued

	 * on the output again. Restart the pipeline if running in continuous

	 * mode.

	/* Complete the output buffer and, if reading from memory, the input

	 * buffer.

		/* If an underrun occurs, the video queue operation handler will

		 * restart the resizer. Otherwise restart it immediately.

/*

 * omap3isp_resizer_isr - ISP resizer interrupt handler

 *

 * Manage the resizer video buffers and configure shadowed and busy-locked

 * registers.

/* -----------------------------------------------------------------------------

 * ISP video operations

	/*

	 * We now have a buffer queued on the output. Despite what the

	 * TRM says, the resizer can't be restarted immediately.

	 * Enabling it in one shot mode in the middle of a frame (or at

	 * least asynchronously to the frame) results in the output

	 * being shifted randomly left/right and up/down, as if the

	 * hardware didn't synchronize itself to the beginning of the

	 * frame correctly.

	 *

	 * Restart the resizer on the next sync interrupt if running in

	 * continuous mode or when starting the stream.

/* -----------------------------------------------------------------------------

 * V4L2 subdev operations

/*

 * resizer_set_stream - Enable/Disable streaming on resizer subdev

 * @sd: ISP resizer V4L2 subdev

 * @enable: 1 == Enable, 0 == Disable

 *

 * The resizer hardware can't be enabled without a memory buffer to write to.

 * As the s_stream operation is called in response to a STREAMON call without

 * any buffer queued yet, just update the state field and return immediately.

 * The resizer will be enabled in resizer_video_queue().

/*

 * resizer_try_crop - mangles crop parameters.

	/* Crop rectangle is constrained by the output size so that zoom ratio

	 * cannot exceed +/-4.0.

 Crop can not go beyond of the input rectangle */

/*

 * resizer_get_selection - Retrieve a selection rectangle on a pad

 * @sd: ISP resizer V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangles are the crop rectangles on the sink pad.

 *

 * Return 0 on success or a negative error code otherwise.

/*

 * resizer_set_selection - Set a selection rectangle on a pad

 * @sd: ISP resizer V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangle is the actual crop rectangle on the sink pad.

 *

 * FIXME: This function currently behaves as if the KEEP_CONFIG selection flag

 * was always set.

 *

 * Return 0 on success or a negative error code otherwise.

	/* Clamp the crop rectangle to the bounds, and then mangle it further to

	 * fulfill the TRM equations. Store the clamped but otherwise unmangled

	 * rectangle to avoid cropping the input multiple times: when an

	 * application sets the output format, the current crop rectangle is

	 * mangled during crop rectangle computation, which would lead to a new,

	 * smaller input crop rectangle every time the output size is set if we

	 * stored the mangled rectangle.

	/* Update the source format, resizing ratios and crop rectangle. If

	 * streaming is on the IRQ handler will reprogram the resizer after the

	 * current frame. We thus we need to protect against race conditions.

 resizer pixel formats */

/*

 * resizer_try_format - Handle try format by pad subdev method

 * @res   : ISP resizer device

 * @cfg: V4L2 subdev pad configuration

 * @pad   : pad num

 * @fmt   : pointer to v4l2 format structure

 * @which : wanted subdev format

/*

 * resizer_enum_mbus_code - Handle pixel format enumeration

 * @sd     : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @code   : pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * resizer_get_format - Handle get format by pads subdev method

 * @sd    : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt   : pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

/*

 * resizer_set_format - Handle set format by pads subdev method

 * @sd    : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt   : pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

 reset crop rectangle */

 Propagate the format from sink to source */

		/* Compute and store the active crop rectangle and resizer

		 * ratios. format already points to the source pad active

		 * format.

/*

 * resizer_init_formats - Initialize formats on all pads

 * @sd: ISP resizer V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values. If fh is not NULL, try

 * formats are initialized on the file handle. Otherwise active formats are

 * initialized on the device.

 subdev video operations */

 subdev pad operations */

 subdev operations */

 subdev internal operations */

/* -----------------------------------------------------------------------------

 * Media entity operations

/*

 * resizer_link_setup - Setup resizer connections.

 * @entity : Pointer to media entity structure

 * @local  : Pointer to local pad array

 * @remote : Pointer to remote pad array

 * @flags  : Link flags

 * return -EINVAL or zero on success

 FIXME: this is actually a hack! */

 read from memory */

 read from ccdc or previewer */

 resizer always write to memory */

 media operations */

 Register the subdev and video nodes. */

/* -----------------------------------------------------------------------------

 * ISP resizer initialization and cleanup

/*

 * resizer_init_entities - Initialize resizer subdev and media entity.

 * @res : Pointer to resizer device structure

 * return -ENOMEM or zero on success

 group ID for isp subdevs */

/*

 * isp_resizer_init - Resizer initialization.

 * @isp : Pointer to ISP device

 * return -ENOMEM or zero on success

 SPDX-License-Identifier: GPL-2.0-only

/*

 * isph3a_af.c

 *

 * TI OMAP3 ISP - H3A AF module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: David Cohen <dacohen@gmail.com>

 *	     Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

 Linux specific include files */

 Configure Hardware Registers */

 Set height in AFPAX1 */

 Configure AFPAX2 Register */

 Set Line Increment in AFPAX2 Register */

 Set Vertical Count */

 Set Horizontal Count */

 Configure PAXSTART Register */

Configure Horizontal Start */

 Configure Vertical Start */

SetIIRSH Register */

Set IIR Filter0 Coefficients */

Set IIR Filter1 Coefficients */

 set AFCOEF0010 Register */

 set AFCOEF1010 Register */

 PCR Register */

 Set RGB Position */

 Set Accumulator Mode */

 Set A-law */

 HMF Configurations */

 Enable HMF */

 Set Median Threshold */

 Set PCR Register */

 Function to check paxel parameters */

 Check horizontal Count */

 Check Vertical Count */

 Check width */

 Check Line Increment */

 Check Horizontal Start */

 Check IIR */

 Hack: If paxel size is 12, the 10th AF window may be corrupted */

 User buf_size request wasn't enough */

 Update local parameters */

 alaw */

 hmf */

 rgbpos */

 iir */

 paxel */

 af_mode */

		/*

		 * User might be asked for a bigger buffer than necessary for

		 * this configuration. In order to return the right amount of

		 * data during buffer request, let's calculate the size here

		 * instead of stick with user_cfg->buf_size.

 Function to register the AF character device driver. */

 Set recover state configuration */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispvideo.c

 *

 * TI OMAP3 ISP - Generic video node

 *

 * Copyright (C) 2009-2010 Nokia Corporation

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/* -----------------------------------------------------------------------------

 * Helper functions

/*

 * NOTE: When adding new media bus codes, always remember to add

 * corresponding in-memory formats to the table below!!!

	/* Empty entry to catch the unsupported pixel code (0) used by the CCDC

	 * module and avoid NULL pointer dereferences.

/*

 * isp_video_mbus_to_pix - Convert v4l2_mbus_framefmt to v4l2_pix_format

 * @video: ISP video instance

 * @mbus: v4l2_mbus_framefmt format (input)

 * @pix: v4l2_pix_format format (output)

 *

 * Fill the output pix structure with information from the input mbus format.

 * The bytesperline and sizeimage fields are computed from the requested bytes

 * per line value in the pix format and information from the video instance.

 *

 * Return the number of padding bytes at end of line.

	/* Clamp the requested bytes per line value. If the maximum bytes per

	 * line value is zero, the module doesn't support user configurable line

	 * sizes. Override the requested value with the minimum in that case.

	/* Skip the last format in the loop so that it will be selected if no

	 * match is found.

 Return a pointer to the ISP video instance at the far end of the pipeline. */

/* -----------------------------------------------------------------------------

 * Video queue operations

	/* Refuse to prepare the buffer is the video node has registered an

	 * error. We don't need to take any lock here as the operation is

	 * inherently racy. The authoritative check will be performed in the

	 * queue handler, which can't return an error, this check is just a best

	 * effort to notify userspace as early as possible.

/*

 * isp_video_buffer_queue - Add buffer to streaming queue

 * @buf: Video buffer

 *

 * In memory-to-memory mode, start streaming on the pipeline if buffers are

 * queued on both the input and the output, if the pipeline isn't already busy.

 * If the pipeline is busy, it will be restarted in the output module interrupt

 * handler.

/*

 * omap3isp_video_return_buffers - Return all queued buffers to videobuf2

 * @video: ISP video object

 * @state: new state for the returned buffers

 *

 * Return all buffers queued on the video node to videobuf2 in the given state.

 * The buffer state should be VB2_BUF_STATE_QUEUED if called due to an error

 * when starting the stream, or VB2_BUF_STATE_ERROR otherwise.

 *

 * The function must be called with the video irqlock held.

	/* In sensor-to-memory mode, the stream can be started synchronously

	 * to the stream on command. In memory-to-memory mode, it will be

	 * started when buffers are queued on both the input and output.

/*

 * omap3isp_video_buffer_next - Complete the current buffer and return the next

 * @video: ISP video object

 *

 * Remove the current video buffer from the DMA queue and fill its timestamp and

 * field count before handing it back to videobuf2.

 *

 * For capture video nodes the buffer state is set to VB2_BUF_STATE_DONE if no

 * error has been flagged in the pipeline, or to VB2_BUF_STATE_ERROR otherwise.

 * For video output nodes the buffer state is always set to VB2_BUF_STATE_DONE.

 *

 * The DMA queue is expected to contain at least one buffer.

 *

 * Return a pointer to the next buffer in the DMA queue, or NULL if the queue is

 * empty.

	/* Do frame number propagation only if this is the output video node.

	 * Frame number either comes from the CSI receivers or it gets

	 * incremented here if H3A is not active.

	 * Note: There is no guarantee that the output buffer will finish

	 * first, so the input number might lag behind by 1 in some cases.

 Report pipeline errors to userspace on the capture device side. */

/*

 * omap3isp_video_cancel_stream - Cancel stream on a video node

 * @video: ISP video object

 *

 * Cancelling a stream returns all buffers queued on the video node to videobuf2

 * in the erroneous state and makes sure no new buffer can be queued.

/*

 * omap3isp_video_resume - Perform resume operation on the buffers

 * @video: ISP video object

 * @continuous: Pipeline is in single shot mode if 0 or continuous mode otherwise

 *

 * This function is intended to be used on suspend/resume scenario. It

 * requests video queue layer to discard buffers marked as DONE if it's in

 * continuous mode and requests ISP modules to queue again the ACTIVE buffer

 * if there's any.

/* -----------------------------------------------------------------------------

 * V4L2 ioctls

 Replace unsupported field orders with sane defaults. */

 Progressive is supported everywhere. */

 ALTERNATE is not supported on output nodes. */

		/* The ISP has no concept of video standard, select the

		 * top-bottom order when the unqualified interlaced order is

		 * requested.

 Interlaced orders are only supported at the CCDC output. */

		/* All other field orders are currently unsupported, default to

		 * progressive.

	/* Fill the bytesperline and sizeimage fields by converting to media bus

	 * format and back to pixel format.

	/* Try the get selection operation first and fallback to get format if not

	 * implemented.

 Memory-to-memory pipelines have no external subdev. */

 Is the entity part of the pipeline? */

 ISP entities have always sink pad == 0. Find source. */

		/*

		 * Check that maximum allowed CCDC pixel rate isn't

		 * exceeded by the pixel rate.

/*

 * Stream management

 *

 * Every ISP pipeline has a single input and a single output. The input can be

 * either a sensor or a video node. The output is always a video node.

 *

 * As every pipeline has an output video node, the ISP video objects at the

 * pipeline output stores the pipeline state. It tracks the streaming state of

 * both the input and output, as well as the availability of buffers.

 *

 * In sensor-to-memory mode, frames are always available at the pipeline input.

 * Starting the sensor usually requires I2C transfers and must be done in

 * interruptible context. The pipeline is started and stopped synchronously

 * to the stream on/off commands. All modules in the pipeline will get their

 * subdev set stream handler called. The module at the end of the pipeline must

 * delay starting the hardware until buffers are available at its output.

 *

 * In memory-to-memory mode, starting/stopping the stream requires

 * synchronization between the input and output. ISP modules can't be stopped

 * in the middle of a frame, and at least some of the modules seem to become

 * busy as soon as they're started, even if they don't receive a frame start

 * event. For that reason frames need to be processed in single-shot mode. The

 * driver needs to wait until a frame is completely processed and written to

 * memory before restarting the pipeline for the next frame. Pipelined

 * processing might be possible but requires more testing.

 *

 * Stream start must be delayed until buffers are available at both the input

 * and output. The pipeline must be started in the videobuf queue callback with

 * the buffers queue spinlock held. The modules subdev set stream operation must

 * not sleep.

	/* Start streaming on the pipeline. No link touching an entity in the

	 * pipeline can be activated or deactivated once streaming is started.

 TODO: Implement PM QoS */

	/* Verify that the currently configured format matches the output of

	 * the connected subdev.

	/* Set the maximum time per frame as the value requested by userspace.

	 * This is a soft limit that can be overridden if the hardware doesn't

	 * support the request limit.

 TODO: Implement PM QoS */

	/* The DMA queue must be emptied here, otherwise CCDC interrupts that

	 * will get triggered the next time the CCDC is powered up will try to

	 * access buffers that might have been freed but still present in the

	 * DMA queue. This can easily get triggered if the above

	 * omap3isp_pipeline_set_stream() call fails on a system with a

	 * free-running sensor.

 Make sure we're not streaming yet. */

 Update the pipeline state. */

 Stop the stream. */

 TODO: Implement PM QoS */

/* -----------------------------------------------------------------------------

 * V4L2 file operations

 If this is the first user, initialise the pipeline. */

 Disable streaming and free the buffers queue resources. */

 Release the file handle. */

/* -----------------------------------------------------------------------------

 * ISP video core

 Initialize the video device. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * isppreview.c

 *

 * TI OMAP3 ISP driver - Preview module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

 Default values in Office Fluorescent Light for RGBtoRGB Blending */

 RGB-RGB Matrix */

 RGB Offset */

 Default values in Office Fluorescent Light for RGB to YUV Conversion*/

 CSC Coef Matrix */

 CSC Offset */

 Default values in Office Fluorescent Light for CFA Gradient*/

 Default values in Office Fluorescent Light for Chroma Suppression*/

 Default values in Office Fluorescent Light for Noise Filter*/

 Default values for White Balance */

 Default values in Office Fluorescent Light for Black Adjustment*/

/*

 * Margins and image size limits.

 *

 * The preview engine crops several rows and columns internally depending on

 * which filters are enabled. To avoid format changes when the filters are

 * enabled or disabled (which would prevent them from being turned on or off

 * during streaming), the driver assumes all filters that can be configured

 * during streaming are enabled when computing sink crop and source format

 * limits.

 *

 * If a filter is disabled, additional cropping is automatically added at the

 * preview engine input by the driver to avoid overflow at line and frame end.

 * This is completely transparent for applications.

 *

 * Median filter		4 pixels

 * Noise filter,

 * Faulty pixels correction	4 pixels, 4 lines

 * Color suppression		2 pixels

 * or luma enhancement

 * -------------------------------------------------------------

 * Maximum total		10 pixels, 4 lines

 *

 * The color suppression and luma enhancement filters are applied after bayer to

 * YUV conversion. They thus can crop one pixel on the left and one pixel on the

 * right side of the image without changing the color pattern. When both those

 * filters are disabled, the driver must crop the two pixels on the same side of

 * the image to avoid changing the bayer pattern. The left margin is thus set to

 * 6 pixels and the right margin to 4 pixels.

/*

 * Coefficient Tables for the submodules in Preview.

 * Array is initialised with the values from.the tables text file.

/*

 * CFA Filter Coefficient Table

 *

/*

 * Default Gamma Correction Table - All components

/*

 * Noise Filter Threshold table

/*

 * Luminance Enhancement Table

/*

 * preview_config_luma_enhancement - Configure the Luminance Enhancement table

/*

 * preview_enable_luma_enhancement - Enable/disable Luminance Enhancement

/*

 * preview_enable_invalaw - Enable/disable Inverse A-Law decompression

/*

 * preview_config_hmed - Configure the Horizontal Median Filter

/*

 * preview_enable_hmed - Enable/disable the Horizontal Median Filter

/*

 * preview_config_cfa - Configure CFA Interpolation for Bayer formats

 *

 * The CFA table is organised in four blocks, one per Bayer component. The

 * hardware expects blocks to follow the Bayer order of the input data, while

 * the driver stores the table in GRBG order in memory. The blocks need to be

 * reordered to support non-GRBG Bayer patterns.

 GRBG */

 RGGB */

 BGGR */

 GBRG */

/*

 * preview_config_chroma_suppression - Configure Chroma Suppression

/*

 * preview_enable_chroma_suppression - Enable/disable Chrominance Suppression

/*

 * preview_config_whitebalance - Configure White Balance parameters

 *

 * Coefficient matrix always with default values.

/*

 * preview_config_blkadj - Configure Black Adjustment

/*

 * preview_config_rgb_blending - Configure RGB-RGB Blending

/*

 * preview_config_csc - Configure Color Space Conversion (RGB to YCbYCr)

/*

 * preview_config_yc_range - Configure the max and min Y and C values

/*

 * preview_config_dcor - Configure Couplet Defect Correction

/*

 * preview_enable_dcor - Enable/disable Couplet Defect Correction

/*

 * preview_enable_drkframe_capture - Enable/disable Dark Frame Capture

/*

 * preview_enable_drkframe - Enable/disable Dark Frame Subtraction

/*

 * preview_config_noisefilter - Configure the Noise Filter

/*

 * preview_enable_noisefilter - Enable/disable the Noise Filter

/*

 * preview_config_gammacorrn - Configure the Gamma Correction tables

/*

 * preview_enable_gammacorrn - Enable/disable Gamma Correction

 *

 * When gamma correction is disabled, the module is bypassed and its output is

 * the 8 MSB of the 10-bit input .

/*

 * preview_config_contrast - Configure the Contrast

 *

 * Value should be programmed before enabling the module.

/*

 * preview_config_brightness - Configure the Brightness

/*

 * preview_update_contrast - Updates the contrast.

 * @contrast: Pointer to hold the current programmed contrast value.

 *

 * Value should be programmed before enabling the module.

/*

 * preview_update_brightness - Updates the brightness in preview module.

 * @brightness: Pointer to hold the current programmed brightness value.

 *

 Mark all shadow parameters we are going to touch as busy. */

 Mark all active parameters we are going to touch as busy. */

		/* Set the update flag for shadow parameters that have been

		 * updated and clear the busy flag for all shadow parameters.

		/* Clear the update flag for active parameters that have been

		 * applied and the busy flag for all active parameters.

	/* Switch active parameters with updated shadow parameters when the

	 * shadow parameter has been updated and neither the active not the

	 * shadow parameter is busy.

	/* Remove the update flag for the shadow copy of parameters we have

	 * switched.

 preview parameters update structure */

 Keep the array indexed by the OMAP3ISP_PREV_* bit number. */

 OMAP3ISP_PREV_LUMAENH */ {

 OMAP3ISP_PREV_INVALAW */ {

 OMAP3ISP_PREV_HRZ_MED */ {

 OMAP3ISP_PREV_CFA */ {

 OMAP3ISP_PREV_CHROMA_SUPP */ {

 OMAP3ISP_PREV_WB */ {

 OMAP3ISP_PREV_BLKADJ */ {

 OMAP3ISP_PREV_RGB2RGB */ {

 OMAP3ISP_PREV_COLOR_CONV */ {

 OMAP3ISP_PREV_YC_LIMIT */ {

 OMAP3ISP_PREV_DEFECT_COR */ {

 Previously OMAP3ISP_PREV_GAMMABYPASS, not used anymore */ {

 OMAP3ISP_PREV_DRK_FRM_CAPTURE */ {

 OMAP3ISP_PREV_DRK_FRM_SUBTRACT */ {

 OMAP3ISP_PREV_LENS_SHADING */ {

 OMAP3ISP_PREV_NF */ {

 OMAP3ISP_PREV_GAMMA */ {

 OMAP3ISP_PREV_CONTRAST */ {

 OMAP3ISP_PREV_BRIGHTNESS */ {

/*

 * preview_config - Copy and update local structure with userspace preview

 *                  configuration.

 * @prev: ISP preview engine

 * @cfg: Configuration

 *

 * Return zero if success or -EFAULT if the configuration can't be copied from

 * userspace.

 Mark the shadow parameters we're going to update as busy. */

/*

 * preview_setup_hw - Setup preview registers and/or internal memory

 * @prev: pointer to preview private structure

 * @update: Bitmask of parameters to setup

 * @active: Bitmask of parameters active in set 0

 * Note: can be called from interrupt context

 * Return none

/*

 * preview_config_ycpos - Configure byte layout of YUV image.

 * @prev: pointer to previewer private structure

 * @pixelcode: pixel code

/*

 * preview_config_averager - Enable / disable / configure averager

 * @average: Average value to be configured.

/*

 * preview_config_input_format - Configure the input format

 * @prev: The preview engine

 * @info: Sink pad format information

 *

 * Enable and configure CFA interpolation for Bayer formats and disable it for

 * greyscale formats.

 *

 * The CFA table is organised in four blocks, one per Bayer component. The

 * hardware expects blocks to follow the Bayer order of the input data, while

 * the driver stores the table in GRBG order in memory. The blocks need to be

 * reordered to support non-GRBG Bayer patterns.

 Disable CFA for non-Bayer formats. */

/*

 * preview_config_input_size - Configure the input frame size

 *

 * The preview engine crops several rows and columns internally depending on

 * which processing blocks are enabled. The driver assumes all those blocks are

 * enabled when reporting source pad formats to userspace. If this assumption is

 * not true, rows and columns must be manually cropped at the preview engine

 * input to avoid overflows at the end of lines and frames.

 *

 * See the explanation at the PREV_MARGIN_* definitions for more details.

/*

 * preview_config_inlineoffset - Configures the Read address line offset.

 * @prev: Preview module

 * @offset: Line offset

 *

 * According to the TRM, the line offset must be aligned on a 32 bytes boundary.

 * However, a hardware bug requires the memory start address to be aligned on a

 * 64 bytes boundary, so the offset probably should be aligned on 64 bytes as

 * well.

/*

 * preview_set_inaddr - Sets memory address of input frame.

 * @addr: 32bit memory address aligned on 32byte boundary.

 *

 * Configures the memory address from which the input frame is to be read.

/*

 * preview_config_outlineoffset - Configures the Write address line offset.

 * @offset: Line Offset for the preview output.

 *

 * The offset must be a multiple of 32 bytes.

/*

 * preview_set_outaddr - Sets the memory address to store output frame

 * @addr: 32bit memory address aligned on 32byte boundary.

 *

 * Configures the memory address to which the output frame is written.

	/* Compute the minimum number of cycles per request, based on the

	 * pipeline maximum data rate. This is an absolute lower bound if we

	 * don't want SBL overflows, so round the value up.

	/* Compute the maximum number of cycles per request, based on the

	 * requested frame rate. This is a soft upper bound to achieve a frame

	 * rate equal or higher than the requested value, so round the value

	 * down.

/*

 * omap3isp_preview_busy - Gets busy state of preview module.

/*

 * omap3isp_preview_restore_context - Restores the values of preview registers

/*

 * preview_print_status - Dump preview module registers to the kernel log

/*

 * preview_init_params - init image processing parameters.

 * @prev: pointer to previewer private structure

 Init values */

/*

 * preview_max_out_width - Handle previewer hardware output limitations

 * @prev: pointer to previewer private structure

 * returns maximum width output for current isp revision

 Mark all active parameters we are going to touch as busy. */

 PREV_PAD_SINK */

 PREV_PAD_SOURCE */

/* -----------------------------------------------------------------------------

 * Interrupt handling

	/* The PCR.SOURCE bit is automatically reset to 0 when the PCR.ENABLE

	 * bit is set. As the preview engine is used in single-shot mode, we

	 * need to set PCR.SOURCE before enabling the preview engine.

	/*

	 * If ISP_VIDEO_DMAQUEUE_QUEUED is set, DMA queue had an underrun

	 * condition, the module was paused and now we have a buffer queued

	 * on the output again. Restart the pipeline if running in continuous

	 * mode.

		/* If an underrun occurs, the video queue operation handler will

		 * restart the preview engine. Otherwise restart it immediately.

/*

 * omap3isp_preview_isr - ISP preview engine interrupt handler

 *

 * Manage the preview engine video buffers and configure shadowed registers.

/* -----------------------------------------------------------------------------

 * ISP video operations

/* -----------------------------------------------------------------------------

 * V4L2 subdev operations

/*

 * preview_s_ctrl - Handle set control subdev method

 * @ctrl: pointer to v4l2 control structure

/*

 * preview_ioctl - Handle preview module private ioctl's

 * @sd: pointer to v4l2 subdev structure

 * @cmd: configuration command

 * @arg: configuration argument

 * return -EINVAL or zero on success

/*

 * preview_set_stream - Enable/Disable streaming on preview subdev

 * @sd    : pointer to v4l2 subdev structure

 * @enable: 1 == Enable, 0 == Disable

 * return -EINVAL or zero on success

 previewer format descriptions */

/*

 * preview_try_format - Validate a format

 * @prev: ISP preview engine

 * @cfg: V4L2 subdev pad configuration

 * @pad: pad number

 * @fmt: format to be validated

 * @which: try/active format selector

 *

 * Validate and adjust the given format for the given pad based on the preview

 * engine limits and the format and crop rectangles on other pads.

		/* When reading data from the CCDC, the input size has already

		 * been mangled by the CCDC output pad so it can be accepted

		 * as-is.

		 *

		 * When reading data from memory, clamp the requested width and

		 * height. The TRM doesn't specify a minimum input height, make

		 * sure we got enough lines to enable the noise filter and color

		 * filter array interpolation.

 If not found, use SGRBG10 as default */

		/* The preview module output size is configurable through the

		 * averager (horizontal scaling by 1/1, 1/2, 1/4 or 1/8). This

		 * is not supported yet, hardcode the output size to the crop

		 * rectangle size.

/*

 * preview_try_crop - Validate a crop rectangle

 * @prev: ISP preview engine

 * @sink: format on the sink pad

 * @crop: crop rectangle to be validated

 *

 * The preview engine crops lines and columns for its internal operation,

 * depending on which filters are enabled. Enforce minimum crop margins to

 * handle that transparently for userspace.

 *

 * See the explanation at the PREV_MARGIN_* definitions for more details.

	/* When processing data on-the-fly from the CCDC, at least 2 pixels must

	 * be cropped from the left and right sides of the image. As we don't

	 * know which filters will be enabled, increase the left and right

	 * margins by two.

	/* The CFA filter crops 4 lines and 4 columns in Bayer mode, and 2 lines

	 * and no columns in other modes. Increase the margins based on the sink

	 * format.

 Restrict left/top to even values to keep the Bayer pattern. */

/*

 * preview_enum_mbus_code - Handle pixel format enumeration

 * @sd     : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @code   : pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * preview_get_selection - Retrieve a selection rectangle on a pad

 * @sd: ISP preview V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangles are the crop rectangles on the sink pad.

 *

 * Return 0 on success or a negative error code otherwise.

/*

 * preview_set_selection - Set a selection rectangle on a pad

 * @sd: ISP preview V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangle is the actual crop rectangle on the sink pad.

 *

 * Return 0 on success or a negative error code otherwise.

 The crop rectangle can't be changed while streaming. */

	/* Modifying the crop rectangle always changes the format on the source

	 * pad. If the KEEP_CONFIG flag is set, just return the current crop

	 * rectangle.

 Update the source format. */

/*

 * preview_get_format - Handle get format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

/*

 * preview_set_format - Handle set format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

 Propagate the format from sink to source */

 Reset the crop rectangle. */

 Update the source format. */

/*

 * preview_init_formats - Initialize formats on all pads

 * @sd: ISP preview V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values. If fh is not NULL, try

 * formats are initialized on the file handle. Otherwise active formats are

 * initialized on the device.

 subdev core operations */

 subdev video operations */

 subdev pad operations */

 subdev operations */

 subdev internal operations */

/* -----------------------------------------------------------------------------

 * Media entity operations

/*

 * preview_link_setup - Setup previewer connections.

 * @entity : Pointer to media entity structure

 * @local  : Pointer to local pad array

 * @remote : Pointer to remote pad array

 * @flags  : Link flags

 * return -EINVAL or zero on success

 FIXME: this is actually a hack! */

 read from memory */

 read from ccdc */

	/*

	 * The ISP core doesn't support pipelines with multiple video outputs.

	 * Revisit this when it will be implemented, and return -EBUSY for now.

 write to memory */

 write to resizer */

 media operations */

 Register the subdev and video nodes. */

/* -----------------------------------------------------------------------------

 * ISP previewer initialisation and cleanup

/*

 * preview_init_entities - Initialize subdev and media entity.

 * @prev : Pointer to preview structure

 * return -ENOMEM or zero on success

 group ID for isp subdevs */

	/* According to the OMAP34xx TRM, video buffers need to be aligned on a

	 * 32 bytes boundary. However, an undocumented hardware bug requires a

	 * 64 bytes boundary at the preview engine input.

/*

 * omap3isp_preview_init - Previewer initialization.

 * @isp : Pointer to ISP device

 * return -ENOMEM or zero on success

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispstat.c

 *

 * TI OMAP3 ISP - Statistics core

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc

 *

 * Contacts: David Cohen <dacohen@gmail.com>

 *	     Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * MAGIC_SIZE must always be the greatest common divisor of

 * AEWB_PACKET_SIZE and AF_PAXEL_SIZE.

 HACK: AF module seems to be writing one more paxel data than it should. */

/*

 * HACK: H3A modules go to an invalid state after have a SBL overflow. It makes

 * the next buffer to start to be written in the same point where the overflow

 * occurred instead of the configured address. The only known way to make it to

 * go back to a valid state is having a valid buffer processing. Of course it

 * requires at least a doubled buffer size to avoid an access to invalid memory

 * region. But it does not fix everything. It may happen more than one

 * consecutive SBL overflows. In that case, it might be unpredictable how many

 * buffers the allocated memory should fit. For that case, a recover

 * configuration was created. It produces the minimum buffer size for each H3A

 * module and decrease the change for more SBL overflows. This recover state

 * will be enabled every time a SBL overflow occur. As the output buffer size

 * isn't big, it's possible to have an extra size able to fit many recover

 * buffers making it extreamily unlikely to have an access to invalid memory

 * region.

/*

 * HACK: Because of HW issues the generic layer sometimes need to have

 * different behaviour for different statistic modules.

 Sync the initial and final magic words. */

 Checking initial magic numbers. They shouldn't be here anymore. */

 Checking magic numbers at the end. They must be still here. */

	/*

	 * Inserting MAGIC_NUM at the beginning and end of the buffer.

	 * buf->buf_size is set only after the buffer is queued. For now the

	 * right buf_size for the current configuration is pointed by

	 * stat->buf_size.

		/*

		 * Don't select the buffer which is being copied to

		 * userspace or used by the module.

 Don't select uninitialised buffers if it's not required */

 Pick uninitialised buffer over anything else if look_empty */

 Choose the oldest buffer */

 Get next free buffer to write the statistics to and mark it active. */

 Overwriting unused active buffer */

 Get buffer to userspace. */

 Mark empty because it doesn't have valid data. */

 Buffer isn't corrupted. */

/*

 * The device passed to the DMA API depends on whether the statistics block uses

 * ISP DMA, external DMA or PIO to transfer data.

 *

 * The first case (for the AEWB and AF engines) passes the ISP device, resulting

 * in the DMA buffers being mapped through the ISP IOMMU.

 *

 * The second case (for the histogram engine) should pass the DMA engine device.

 * As that device isn't accessible through the OMAP DMA engine API the driver

 * passes NULL instead, resulting in the buffers being mapped directly as

 * physical pages.

 *

 * The third case (for the histogram engine) doesn't require any mapping. The

 * buffers could be allocated with kmalloc/vmalloc, but we still use

 * dma_alloc_coherent() for consistency purpose.

 Are the old buffers big enough? */

/*

 * omap3isp_stat_request_statistics - Request statistics.

 * @data: Pointer to return statistics data.

 *

 * Returns 0 if successful.

/*

 * omap3isp_stat_config - Receives new statistic engine configuration.

 * @new_conf: Pointer to config structure.

 *

 * Returns 0 if successful, -EINVAL if new_conf pointer is NULL, -ENOMEM if

 * was unable to allocate memory for the buffer, or other errors if parameters

 * are invalid.

	/*

	 * Hack: H3A modules may need a doubled buffer size to avoid access

	 * to a invalid memory address after a SBL overflow.

	 * The buffer size is always PAGE_ALIGNED.

	 * Hack 2: MAGIC_SIZE is added to buf_size so a magic word can be

	 * inserted at the end to data integrity check purpose.

	 * Hack 3: AF module writes one paxel data more than it should, so

	 * the buffer allocation must consider it to avoid invalid memory

	 * access.

	 * Hack 4: H3A need to allocate extra space for the recover state.

			/*

			 * Adding one extra paxel data size for each recover

			 * buffer + 2 regular ones.

 Histogram */

	/*

	 * Returning the right future config_counter for this setup, so

	 * userspace can *know* when it has been applied.

 Module has a valid configuration. */

/*

 * isp_stat_buf_process - Process statistic buffers.

 * @buf_state: points out if buffer is ready to be processed. It's necessary

 *	       because histogram needs to copy the data from internal memory

 *	       before be able to process the buffer.

/*

 * isp_stat_pcr_enable - Disables/Enables statistic engines.

 * @pcr_enable: 0/1 - Disables/Enables the engine.

 *

 * Must be called from ISP driver when the module is idle and synchronized

 * with CCDC.

 Userspace has disabled the module. Aborting. */

 Module will be re-enabled with its pipeline */

 driver wasn't initialised */

		/*

		 * Userspace's requested to enable the engine but it wasn't yet.

		 * Let's do that now.

		/*

		 * H3A module has some hw issues which forces the driver to

		 * ignore next buffers even if it was disabled in the meantime.

		 * On the other hand, Histogram shouldn't ignore buffers anymore

		 * if it's being enabled.

	/*

	 * Due to a H3A hw issue which prevents the next buffer to start from

	 * the correct memory address, 2 buffers must be ignored.

	/*

	 * If more than one SBL overflow happen in a row, H3A module may access

	 * invalid memory region.

	 * stat->sbl_ovl_recover is set to tell to the driver to temporarily use

	 * a soft configuration which helps to avoid consecutive overflows.

/*

 * omap3isp_stat_enable - Disable/Enable statistic engine as soon as possible

 * @enable: 0/1 - Disables/Enables the engine.

 *

 * Client should configure all the module registers before this.

 * This function can be called from a userspace request.

 Prevent enabling while configuring */

 Previous disabling request wasn't done yet */

 Module is now being enabled */

 Previous enabling request wasn't done yet */

 Module is now being disabled */

		/*

		 * Only set enable PCR bit if the module was previously

		 * enabled through ioctl.

 Disable PCR bit and config enable field */

		/*

		 * If module isn't busy, a new interrupt may come or not to

		 * set the state to DISABLED. As Histogram needs to read its

		 * internal memory to clear it, let interrupt handler

		 * responsible of changing state to DISABLED. If the last

		 * interrupt is coming, it's still safe as the handler will

		 * ignore the second time when state is already set to DISABLED.

		 * It's necessary to synchronize Histogram with streamoff, once

		 * the module may be considered idle before last SDMA transfer

		 * starts if we return here.

/*

 * __stat_isr - Interrupt handler for statistic drivers

	/*

	 * stat->buf_processing must be set before disable module. It's

	 * necessary to not inform too early the buffers aren't busy in case

	 * of SDMA is going to be used.

			/*

			 * Interrupt handler was called from streamoff when

			 * the module wasn't busy anymore to ensure it is being

			 * disabled after process last buffer. If such buffer

			 * processing has already started, no need to do

			 * anything else.

 If it's busy we can't process this buffer anymore */

 Module still need to copy data to buffer. */

 Buffer is not ready yet */

		/*

		 * Histogram needs to read its internal memory to clear it

		 * before be disabled. For that reason, common statistic layer

		 * can return only after call stat's buf_process() operator.

		/*

		 * Before this point, 'ret' stores the buffer's status if it's

		 * ready to be processed. Afterwards, it holds the status if

		 * it was processed successfully.

			/*

			 * Using recover config to increase the chance to have

			 * a good buffer processing and make the H3A module to

			 * go back to a valid state.

			/*

			 * Set 'update' in case of the module needs to use

			 * regular configuration after next buffer.

		/*

		 * Hack: H3A modules may access invalid memory address or send

		 * corrupted data to userspace if more than 1 SBL overflow

		 * happens in a row without re-writing its buffer's start memory

		 * address in the meantime. Such situation is avoided if the

		 * module is not immediately re-enabled when the ISR misses the

		 * timing to process the buffer and to setup the registers.

		 * Because of that, pcr_enable(1) was moved to inside this 'if'

		 * block. But the next interruption will still happen as during

		 * pcr_enable(0) the module was busy.

		/*

		 * If a SBL overflow occurs and the H3A driver misses the timing

		 * to process the buffer, stat->buf_err is set and won't be

		 * cleared now. So the next buffer will be correctly ignored.

		 * It's necessary due to a hw issue which makes the next H3A

		 * buffer to start from the memory address where the previous

		 * one stopped, instead of start where it was configured to.

		 * Do not "stat->buf_err = 0" here.

			/*

			 * Driver may need to erase current data prior to

			 * process a new buffer. If it misses the timing, the

			 * next buffer might be wrong. So should be ignored.

			 * It happens only for Histogram.

 group ID for isp subdevs */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * isphist.c

 *

 * TI OMAP3 ISP - Histogram module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: David Cohen <dacohen@gmail.com>

 *	     Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * hist_reset_mem - clear Histogram memory before start stats engine.

	/*

	 * By setting it, the histogram internal buffer is being cleared at the

	 * same time it's being read. This bit must be cleared afterwards.

	/*

	 * We'll clear 4 words at each iteration for optimization. It avoids

	 * 3/4 of the jumps. We also know HIST_MEM_SIZE is divisible by 4.

/*

 * hist_setup_regs - Helper function to update Histogram registers.

 Regions size and position */

 OMAP3ISP_HIST_BINS_32 */

 FIXME: The DMA engine API can't report transfer errors :-/ */

	/*

	 * By setting it, the histogram internal buffer is being cleared at the

	 * same time it's being read. This bit must be cleared just after all

	 * data is acquired.

	/*

	 * We'll read 4 times a 4-bytes-word at each iteration for

	 * optimization. It avoids 3/4 of the jumps. We also know buf_size is

	 * divisible by 16.

/*

 * hist_buf_process - Callback from ISP driver for HIST interrupt.

/*

 * hist_validate_params - Helper function to check user given params.

 * @new_conf: Pointer to user configuration structure.

 *

 * Returns 0 on success configuration.

 Regions size and position */

 Regions */

 3 or 4 */

 User's buf_size request wasn't enough */

 Regions */

/*

 * hist_update_params - Helper function to check and store user given params.

 * @new_conf: Pointer to user configuration structure.

		/*

		 * User might be asked for a bigger buffer than necessary for

		 * this configuration. In order to return the right amount of

		 * data during buffer request, let's calculate the size here

		 * instead of stick with user_cfg->buf_size.

/*

 * omap3isp_hist_init - Module Initialization.

		/*

		 * We need slave capable channel without DMA request line for

		 * reading out the data.

		 * For this we can use dma_request_chan_by_mask() as we are

		 * happy with any channel as long as it is capable of slave

		 * configuration.

/*

 * omap3isp_hist_cleanup - Module cleanup.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispccdc.c

 *

 * TI OMAP3 ISP - CCDC module

 *

 * Copyright (C) 2009-2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * ccdc_print_status - Print current CCDC Module register values.

 * @ccdc: Pointer to ISP CCDC device.

 *

 * Also prints other debug information stored in the CCDC module.

/*

 * omap3isp_ccdc_busy - Get busy state of the CCDC.

 * @ccdc: Pointer to ISP CCDC device.

/* -----------------------------------------------------------------------------

 * Lens Shading Compensation

/*

 * ccdc_lsc_validate_config - Check that LSC configuration is valid.

 * @ccdc: Pointer to ISP CCDC device.

 * @lsc_cfg: the LSC configuration to check.

 *

 * Returns 0 if the LSC configuration is valid, or -EINVAL if invalid.

 Calculate minimum bytesize for validation */

/*

 * ccdc_lsc_program_table - Program Lens Shading Compensation table address.

 * @ccdc: Pointer to ISP CCDC device.

/*

 * ccdc_lsc_setup_regs - Configures the lens shading compensation module

 * @ccdc: Pointer to ISP CCDC device.

 timeout 1 ms */

/*

 * __ccdc_lsc_enable - Enables/Disables the Lens Shading Compensation module.

 * @ccdc: Pointer to ISP CCDC device.

 * @enable: 0 Disables LSC, 1 Enables LSC.

/*

 * __ccdc_lsc_configure - Apply a new configuration to the LSC engine

 * @ccdc: Pointer to ISP CCDC device

 * @req: New configuration request

/*

 * ccdc_lsc_error_handler - Handle LSC prefetch error scenario.

 * @ccdc: Pointer to ISP CCDC device.

 *

 * Disables LSC, and defers enablement to shadow registers update time.

	/*

	 * From OMAP3 TRM: When this event is pending, the module

	 * goes into transparent mode (output =input). Normal

	 * operation can be resumed at the start of the next frame

	 * after:

	 *  1) Clearing this event

	 *  2) Disabling the LSC module

	 *  3) Enabling it

/*

 * ccdc_lsc_config - Configure the LSC module from a userspace request

 *

 * Store the request LSC configuration in the LSC engine request pointer. The

 * configuration will be applied to the hardware when the CCDC will be enabled,

 * or at the next LSC interrupt if the CCDC is already running.

/* -----------------------------------------------------------------------------

 * Parameters configuration

/*

 * ccdc_configure_clamp - Configure optical-black or digital clamping

 * @ccdc: Pointer to ISP CCDC device.

 *

 * The CCDC performs either optical-black or digital clamp. Configure and enable

 * the selected clamp method.

/*

 * ccdc_configure_fpc - Configure Faulty Pixel Correction

 * @ccdc: Pointer to ISP CCDC device.

 The FPNUM field must be set before enabling FPC. */

/*

 * ccdc_configure_black_comp - Configure Black Level Compensation.

 * @ccdc: Pointer to ISP CCDC device.

/*

 * ccdc_configure_lpf - Configure Low-Pass Filter (LPF).

 * @ccdc: Pointer to ISP CCDC device.

/*

 * ccdc_configure_alaw - Configure A-law compression.

 * @ccdc: Pointer to ISP CCDC device.

/*

 * ccdc_config_imgattr - Configure sensor image specific attributes.

 * @ccdc: Pointer to ISP CCDC device.

 * @colptn: Color pattern of the sensor.

/*

 * ccdc_config - Set CCDC configuration from userspace

 * @ccdc: Pointer to ISP CCDC device.

 * @ccdc_struct: Structure containing CCDC configuration sent from userspace.

 *

 * Returns 0 if successful, -EINVAL if the pointer to the configuration

 * structure is null, or the copy_from_user function fails to copy user space

 * memory to kernel space memory.

			/*

			 * The table address must be 64-bytes aligned, which is

			 * guaranteed by dma_alloc_coherent().

/*

 * omap3isp_ccdc_restore_context - Restore values of the CCDC module registers

 * @isp: Pointer to ISP device

/* -----------------------------------------------------------------------------

 * Format- and pipeline-related configuration helpers

/*

 * ccdc_config_vp - Configure the Video Port.

 * @ccdc: Pointer to ISP CCDC device.

		/* Disable the video port when the input format isn't supported.

		 * This is indicated by a pixel code set to 0.

/*

 * ccdc_config_outlineoffset - Configure memory saving output line offset

 * @ccdc: Pointer to ISP CCDC device.

 * @bpl: Number of bytes per line when stored in memory.

 * @field: Field order when storing interlaced formats in memory.

 *

 * Configure the offsets for the line output control:

 *

 * - The horizontal line offset is defined as the number of bytes between the

 *   start of two consecutive lines in memory. Set it to the given bytes per

 *   line value.

 *

 * - The field offset value is defined as the number of lines to offset the

 *   start of the field identified by FID = 1. Set it to one.

 *

 * - The line offset values are defined as the number of lines (as defined by

 *   the horizontal line offset) between the start of two consecutive lines for

 *   all combinations of odd/even lines in odd/even fields. When interleaving

 *   fields set them all to two lines, and to one line otherwise.

		/* When interleaving fields in memory offset field one by one

		 * line and set the line offset to two lines.

 In all other cases set the line offsets to one line. */

/*

 * ccdc_set_outaddr - Set memory address to save output image

 * @ccdc: Pointer to ISP CCDC device.

 * @addr: ISP MMU Mapped 32-bit memory address aligned on 32 byte boundary.

 *

 * Sets the memory address where the output will be saved.

/*

 * omap3isp_ccdc_max_rate - Calculate maximum input data rate based on the input

 * @ccdc: Pointer to ISP CCDC device.

 * @max_rate: Maximum calculated data rate.

 *

 * Returns in *max_rate less value between calculated and passed

	/*

	 * TRM says that for parallel sensors the maximum data rate

	 * should be 90% form L3/2 clock, otherwise just L3/2.

/*

 * ccdc_config_sync_if - Set CCDC sync interface configuration

 * @ccdc: Pointer to ISP CCDC device.

 * @parcfg: Parallel interface platform data (may be NULL)

 * @data_size: Data size

		/* According to the OMAP3 TRM the input mode only affects SYNC

		 * mode, enabling BT.656 mode should take precedence. However,

		 * in practice setting the input mode to YCbCr data on 8 bits

		 * seems to be required in BT.656 mode. In SYNC mode set it to

		 * YCbCr on 16 bits as the bridge is enabled in that case.

	/* The polarity of the vertical sync signal output by the BT.656

	 * decoder is not documented and seems to be active low.

	/* The CCDC_CFG.Y8POS bit is used in YCbCr8 input mode only. The

	 * hardware seems to ignore it in all other input modes.

	/* Enable or disable BT.656 mode, including error correction for the

	 * synchronization codes.

 CCDC formats descriptions */

 CCDC_PAD_SINK */

	/* Compute the lane shifter shift value and enable the bridge when the

	 * input format is a non-BT.656 YUV variant.

 Configure the sync interface. */

	/* Use the raw, unprocessed data when writing to memory. The H3A and

	 * histogram modules are still fed with lens shading corrected data.

 Mosaic filter */

 Use GRBG */

	/* Generate VD0 on the last line of the image and VD1 on the

	 * 2/3 height line.

 CCDC_PAD_SOURCE_OF */

	/* The horizontal coordinates are expressed in pixel clock cycles. We

	 * need two cycles per pixel in BT.656 mode, and one cycle per pixel in

	 * SYNC mode regardless of the format as the bridge is enabled for YUV

	 * formats in that case.

	/* When interleaving fields enable processing of the field input signal.

	 * This will cause the line output control module to apply the field

	 * offset to field 1.

	/* The CCDC outputs data in UYVY order by default. Swap bytes to get

	 * YUYV.

	/* Use PACK8 mode for 1byte per pixel formats. Check for BT.656 mode

	 * explicitly as the driver reports 1X16 instead of 2X8 at the OF pad

	 * for simplicity.

 CCDC_PAD_SOURCE_VP */

 Lens shading correction. */

	/* Get last good LSC configuration. If it is not supported for

	 * the current active resolution discard it.

 Avoid restarting the CCDC when streaming is stopping. */

/* -----------------------------------------------------------------------------

 * Interrupt handling

/*

 * ccdc_sbl_busy - Poll idle state of CCDC and related SBL memory write bits

 * @ccdc: Pointer to ISP CCDC device.

 *

 * Returns zero if the CCDC is idle and the image has been written to

 * memory, too.

/*

 * ccdc_sbl_wait_idle - Wait until the CCDC and related SBL are idle

 * @ccdc: Pointer to ISP CCDC device.

 * @max_wait: Max retry count in us for wait for idle/busy transition.

 10 ms */

/* ccdc_handle_stopping - Handle CCDC and/or LSC stopping sequence

 * @ccdc: Pointer to ISP CCDC device.

 * @event: Pointing which event trigger handler

 *

 * Return 1 when the event and stopping request combination is satisfied,

 * zero otherwise.

 Frame number propagation */

/*

 * ccdc_lsc_isr - Handle LSC events

 * @ccdc: Pointer to ISP CCDC device.

 * @events: LSC events

	/* LSC_DONE interrupt occur, there are two cases

	 * 1. stopping for reconfiguration

	 * 2. stopping because of STREAM OFF command

 LSC is in STOPPING state, change to the new state */

	/* This is an exception. Start of frame and LSC_DONE interrupt

	 * have been received on the same time. Skip this event and wait

	 * for better times.

	/* The LSC engine is stopped at this point. Enable it if there's a

	 * pending request.

/*

 * Check whether the CCDC has captured all fields necessary to complete the

 * buffer.

 When the input is progressive fields don't matter. */

 Read the current field identifier. */

	/* When capturing fields in alternate order just store the current field

	 * identifier in the pipeline.

 The format is interlaced. Make sure we've captured both fields. */

	/* Verify that the field just captured corresponds to the last field

	 * needed based on the desired field order.

 The buffer can be completed, reset the fields for the next buffer. */

	/* The CCDC generates VD0 interrupts even when disabled (the datasheet

	 * doesn't explicitly state if that's supposed to happen or not, so it

	 * can be considered as a hardware bug or as a feature, but we have to

	 * deal with it anyway). Disabling the CCDC when no buffer is available

	 * would thus not be enough, we need to handle the situation explicitly.

	/* We're in continuous mode, and memory writes were disabled due to a

	 * buffer underrun. Re-enable them now that we have a buffer. The buffer

	 * address has been set in ccdc_video_queue.

 Wait for the CCDC to become idle. */

 Don't restart CCDC if we're just about to stop streaming. */

/*

 * ccdc_vd0_isr - Handle VD0 event

 * @ccdc: Pointer to ISP CCDC device.

 *

 * Executes LSC deferred enablement before next frame starts.

	/* In BT.656 mode the CCDC doesn't generate an HS/VS interrupt. We thus

	 * need to increment the frame counter here.

	/* Emulate a VD1 interrupt for BT.656 mode, as we can't stop the CCDC in

	 * the VD1 interrupt handler in that mode without risking a CCDC stall

	 * if a short frame is received.

/*

 * ccdc_vd1_isr - Handle VD1 event

 * @ccdc: Pointer to ISP CCDC device.

	/* In BT.656 mode the synchronization signals are generated by the CCDC

	 * from the embedded sync codes. The VD0 and VD1 interrupts are thus

	 * only triggered when the CCDC is enabled, unlike external sync mode

	 * where the line counter runs even when the CCDC is stopped. We can't

	 * disable the CCDC at VD1 time, as no VD0 interrupt would be generated

	 * for a short frame, which would result in the CCDC being stopped and

	 * no VD interrupt generated anymore. The CCDC is stopped from the VD0

	 * interrupt handler instead for BT.656.

	/*

	 * Depending on the CCDC pipeline state, CCDC stopping should be

	 * handled differently. In SINGLESHOT we emulate an internal CCDC

	 * stopping because the CCDC hw works only in continuous mode.

	 * When CONTINUOUS pipeline state is used and the CCDC writes it's

	 * data to memory the CCDC and LSC are stopped immediately but

	 * without change the CCDC stopping state machine. The CCDC

	 * stopping state machine should be used only when user request

	 * for stopping is received (SINGLESHOT is an exception).

	/*

	 * LSC need to be reconfigured. Stop it here and on next LSC_DONE IRQ

	 * do the appropriate changes in registers

 LSC has been in STOPPED state, enable it */

/*

 * omap3isp_ccdc_isr - Configure CCDC during interframe time.

 * @ccdc: Pointer to ISP CCDC device.

 * @events: CCDC events

/* -----------------------------------------------------------------------------

 * ISP video operations

	/* We now have a buffer queued on the output, restart the pipeline

	 * on the next CCDC interrupt if running in continuous mode (or when

	 * starting the stream) in external sync mode, or immediately in BT.656

	 * sync mode as no CCDC interrupt is generated when the CCDC is stopped

	 * in that case.

/* -----------------------------------------------------------------------------

 * V4L2 subdev operations

/*

 * ccdc_ioctl - CCDC module private ioctl's

 * @sd: ISP CCDC V4L2 subdevice

 * @cmd: ioctl command

 * @arg: ioctl argument

 *

 * Return 0 on success or a negative error code otherwise.

 line number is zero at frame start */

/*

 * ccdc_set_stream - Enable/Disable streaming on the CCDC module

 * @sd: ISP CCDC V4L2 subdevice

 * @enable: Enable/disable stream

 *

 * When writing to memory, the CCDC hardware can't be enabled without a memory

 * buffer to write to. As the s_stream operation is called in response to a

 * STREAMON call without any buffer queued yet, just update the enabled field

 * and return immediately. The CCDC will be enabled in ccdc_isr_buffer().

 *

 * When not writing to memory enable the CCDC immediately.

/*

 * ccdc_try_format - Try video format on a pad

 * @ccdc: ISP CCDC device

 * @cfg : V4L2 subdev pad configuration

 * @pad: Pad number

 * @fmt: Format

 If not found, use SGRBG10 as default */

 Clamp the input size. */

 Default to progressive field order. */

		/* In SYNC mode the bridge converts YUV formats from 2X8 to

		 * 1X16. In BT.656 no such conversion occurs. As we don't know

		 * at this point whether the source will use SYNC or BT.656 mode

		 * let's pretend the conversion always occurs. The CCDC will be

		 * configured to pack bytes in BT.656, hiding the inaccuracy.

		 * In all cases bytes can be swapped.

 Use the user requested format if YUV. */

 Hardcode the output size to the crop rectangle size. */

		/* When input format is interlaced with alternating fields the

		 * CCDC can interleave the fields.

 The video port interface truncates the data to 10 bits. */

 YUV formats are not supported by the video port. */

		/* The number of lines that can be clocked out from the video

		 * port output must be at least one line less than the number

		 * of input lines.

	/* Data is written to memory unpacked, each 10-bit or 12-bit pixel is

	 * stored on 2 bytes.

/*

 * ccdc_try_crop - Validate a crop rectangle

 * @ccdc: ISP CCDC device

 * @sink: format on the sink pad

 * @crop: crop rectangle to be validated

	/* For Bayer formats, restrict left/top and width/height to even values

	 * to keep the Bayer pattern.

	/* The data formatter truncates the number of horizontal output pixels

	 * to a multiple of 16. To avoid clipping data, allow callers to request

	 * an output size bigger than the input size up to the nearest multiple

	 * of 16.

 Odd width/height values don't make sense for Bayer formats. */

/*

 * ccdc_enum_mbus_code - Handle pixel format enumeration

 * @sd     : pointer to v4l2 subdev structure

 * @cfg : V4L2 subdev pad configuration

 * @code   : pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

 In YUV mode the CCDC can swap bytes. */

			/* In raw mode, no configurable format confversion is

			 * available.

		/* The CCDC supports no configurable format conversion

		 * compatible with the video port. Enumerate a single output

		 * format code.

		/* A pixel code equal to 0 means that the video port doesn't

		 * support the input format. Don't enumerate any pixel code.

/*

 * ccdc_get_selection - Retrieve a selection rectangle on a pad

 * @sd: ISP CCDC V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangles are the crop rectangles on the output formatter

 * source pad.

 *

 * Return 0 on success or a negative error code otherwise.

/*

 * ccdc_set_selection - Set a selection rectangle on a pad

 * @sd: ISP CCDC V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @sel: Selection rectangle

 *

 * The only supported rectangle is the actual crop rectangle on the output

 * formatter source pad.

 *

 * Return 0 on success or a negative error code otherwise.

 The crop rectangle can't be changed while streaming. */

	/* Modifying the crop rectangle always changes the format on the source

	 * pad. If the KEEP_CONFIG flag is set, just return the current crop

	 * rectangle.

 Update the source format. */

/*

 * ccdc_get_format - Retrieve the video format on a pad

 * @sd : ISP CCDC V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: Format

 *

 * Return 0 on success or -EINVAL if the pad is invalid or doesn't correspond

 * to the format type.

/*

 * ccdc_set_format - Set the video format on a pad

 * @sd : ISP CCDC V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: Format

 *

 * Return 0 on success or -EINVAL if the pad is invalid or doesn't correspond

 * to the format type.

 Propagate the format from sink to source */

 Reset the crop rectangle. */

 Update the source formats. */

/*

 * Decide whether desired output pixel code can be obtained with

 * the lane shifter by shifting the input pixel code.

 * @in: input pixelcode to shifter

 * @out: output pixelcode from shifter

 * @additional_shift: # of bits the sensor's LSB is offset from CAMEXT[0]

 *

 * return true if the combination is possible

 * return false otherwise

 Check if the two ends match */

 We've got a parallel sensor here. */

 Lane shifter may be used to drop bits on CCDC sink pad */

/*

 * ccdc_init_formats - Initialize formats on all pads

 * @sd: ISP CCDC V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values. If fh is not NULL, try

 * formats are initialized on the file handle. Otherwise active formats are

 * initialized on the device.

 V4L2 subdev core operations */

 V4L2 subdev video operations */

 V4L2 subdev pad operations */

 V4L2 subdev operations */

 V4L2 subdev internal operations */

/* -----------------------------------------------------------------------------

 * Media entity operations

/*

 * ccdc_link_setup - Setup CCDC connections

 * @entity: CCDC media entity

 * @local: Pad at the local end of the link

 * @remote: Pad at the remote end of the link

 * @flags: Link flags

 *

 * return -EINVAL or zero on success

 FIXME: this is actually a hack! */

		/* Read from the sensor (parallel interface), CCP2, CSI2a or

		 * CSI2c.

	/*

	 * The ISP core doesn't support pipelines with multiple video outputs.

	 * Revisit this when it will be implemented, and return -EBUSY for now.

		/* Write to preview engine, histogram and H3A. When none of

		 * those links are active, the video port can be disabled.

 Write to memory */

 Write to resizer */

 media operations */

 Register the subdev and video node. */

/* -----------------------------------------------------------------------------

 * ISP CCDC initialisation and cleanup

/*

 * ccdc_init_entities - Initialize V4L2 subdev and media entity

 * @ccdc: ISP CCDC module

 *

 * Return 0 on success and a negative error code on failure.

 group ID for isp subdevs */

/*

 * omap3isp_ccdc_init - CCDC module initialization.

 * @isp: Device pointer specific to the OMAP3 ISP.

 *

 * TODO: Get the initialisation values from platform data.

 *

 * Return 0 on success or a negative error code otherwise.

/*

 * omap3isp_ccdc_cleanup - CCDC module cleanup.

 * @isp: Device pointer specific to the OMAP3 ISP.

	/* Free LSC requests. As the CCDC is stopped there's no active request,

	 * so only the pending request and the free queue need to be handled.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * isph3a.c

 *

 * TI OMAP3 ISP - H3A module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: David Cohen <dacohen@gmail.com>

 *	     Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * h3a_aewb_update_regs - Helper function to update h3a registers.

 Converting config metadata into reg values */

 Number of configured windows + extra row for black data */

	/*

	 * Unsaturated block counts for each 8 windows.

	 * 1 extra for the last (win_count % 8) windows if win_count is not

	 * divisible by 8.

/*

 * h3a_aewb_set_params - Helper function to check & store user given params.

 * @new_conf: Pointer to AE and AWB parameters struct.

 *

 * As most of them are busy-lock registers, need to wait until AEW_BUSY = 0 to

 * program them during ISR.

/*

 * omap3isp_h3a_aewb_init - Module Initialisation.

 Set recover state configuration */

/*

 * omap3isp_h3a_aewb_cleanup - Module exit.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispcsi2.c

 *

 * TI OMAP3 ISP - CSI2 module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2009 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

/*

 * csi2_if_enable - Enable CSI2 Receiver interface.

 * @enable: enable flag

 *

/*

 * csi2_recv_config - CSI2 receiver module configuration.

 * @currctrl: isp_csi2_ctrl_cfg structure

 *

/* To set the format on the CSI2 requires a mapping function that takes

 * the following inputs:

 * - 3 different formats (at this time)

 * - 2 destinations (mem, vp+mem) (vp only handled separately)

 * - 2 decompression options (on, off)

 * - 2 isp revisions (certain format must be handled differently on OMAP3630)

 * Output should be CSI2 frame format code

 * Array indices as follows: [format][dest][decompr][is_3630]

 * Not all combinations are valid. 0 means invalid.

 RAW10 formats */

 Output to memory */

 No DPCM decompression */

 DPCM decompression */

 Output to both */

 No DPCM decompression */

 DPCM decompression */

 RAW10 DPCM8 formats */

 Output to memory */

 No DPCM decompression */

 DPCM decompression */

 Output to both */

 No DPCM decompression */

 DPCM decompression */

 YUYV8 2X8 formats */

 Output to memory */

 No DPCM decompression */

 DPCM decompression */

 Output to both */

 No DPCM decompression */

 DPCM decompression */

/*

 * csi2_ctx_map_format - Map CSI2 sink media bus format to CSI2 format ID

 * @csi2: ISP CSI2 device

 *

 * Returns CSI2 physical format id

 Neither output enabled is a valid combination */

	/* If we need to skip frames at the beginning of the stream disable the

	 * video port to avoid sending the skipped frames to the CCDC.

/*

 * csi2_set_outaddr - Set memory address to save output image

 * @csi2: Pointer to ISP CSI2a device.

 * @addr: ISP MMU Mapped 32-bit memory address aligned on 32 byte boundary.

 *

 * Sets the memory address where the output will be saved.

 *

 * Returns 0 if successful, or -EINVAL if the address is not in the 32 byte

 * boundary.

/*

 * is_usr_def_mapping - Checks whether USER_DEF_MAPPING should

 *			be enabled by CSI2.

 * @format_id: mapped format id

 *

/*

 * csi2_ctx_enable - Enable specified CSI2 context

 * @ctxnum: Context number, valid between 0 and 7 values.

 * @enable: enable

 *

/*

 * csi2_ctx_config - CSI2 context configuration.

 * @ctx: context configuration

 *

 Set up CSI2_CTx_CTRL1 */

 Set up CSI2_CTx_CTRL2 */

 Set up CSI2_CTx_CTRL3 */

 Set up CSI2_CTx_DAT_OFST */

/*

 * csi2_timing_config - CSI2 timing configuration.

 * @timing: csi2_timing_cfg structure

/*

 * csi2_irq_ctx_set - Enables CSI2 Context IRQs.

 * @enable: Enable/disable CSI2 Context interrupts

/*

 * csi2_irq_complexio1_set - Enables CSI2 ComplexIO IRQs.

 * @enable: Enable/disable CSI2 ComplexIO #1 interrupts

/*

 * csi2_irq_status_set - Enables CSI2 Status IRQs.

 * @enable: Enable/disable CSI2 Status interrupts

/*

 * omap3isp_csi2_reset - Resets the CSI2 module.

 *

 * Must be called with the phy lock held.

 *

 * Returns 0 if successful, or -EBUSY if power command didn't respond.

	/*

	 * CSI2 fields that can be updated while the context has

	 * been enabled or the interface has been enabled are not

	 * updated dynamically currently. So we do not allow to

	 * reconfigure if either has been enabled

	/*

	 * The CSI2 receiver can't do any format conversion except DPCM

	 * decompression, so every set_format call configures both pads

	 * and enables DPCM decompression as a special case:

	/*

	 * Enable end of frame and end of line signals generation for

	 * context 0. These signals are generated from CSI2 receiver to

	 * qualify the last pixel of a frame and the last pixel of a line.

	 * Without enabling the signals CSI2 receiver writes data to memory

	 * beyond buffer size and/or data line offset is not handled correctly.

 Set configuration (timings, format and links) */

/*

 * csi2_print_status - Prints CSI2 debug information.

/* -----------------------------------------------------------------------------

 * Interrupt handling

/*

 * csi2_isr_buffer - Does buffer handling at end-of-frame

 * when writing to memory.

	/*

	 * Let video queue operation restart engine if there is an underrun

	 * condition.

	/* Skip interrupts until we reach the frame skip count. The CSI2 will be

	 * automatically disabled, as the frame skip count has been programmed

	 * in the CSI2_CTx_CTRL1::COUNT field, so re-enable it.

	 *

	 * It would have been nice to rely on the FRAME_NUMBER interrupt instead

	 * but it turned out that the interrupt is only generated when the CSI2

	 * writes to memory (the CSI2_CTx_CTRL1::COUNT field is decreased

	 * correctly and reaches 0 when data is forwarded to the video port only

	 * but no interrupt arrives). Maybe a CSI2 hardware bug.

/*

 * omap3isp_csi2_isr - CSI2 interrupt handling.

 Failure Cases */

 Successful cases */

/* -----------------------------------------------------------------------------

 * ISP video operations

/*

 * csi2_queue - Queues the first buffer when using memory output

 * @video: The video node

 * @buffer: buffer to queue

	/*

	 * If streaming was enabled before there was a buffer queued

	 * or underrun happened in the ISR, the hardware was not enabled

	 * and DMA queue flag ISP_VIDEO_DMAQUEUE_UNDERRUN is still set.

	 * Enable it now.

 Enable / disable context 0 and IRQs */

/* -----------------------------------------------------------------------------

 * V4L2 subdev operations

 Clamp the width and height to valid range (1-8191). */

 If not found, use SGRBG10 as default */

		/* Source format same as sink format, except for DPCM

		 * compression.

		/*

		 * Only Allow DPCM decompression, and check that the

		 * pattern is preserved

 RGB, non-interlaced */

/*

 * csi2_enum_mbus_code - Handle pixel format enumeration

 * @sd     : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @code   : pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

 Passthrough sink pad code */

 Uncompressed code */

/*

 * csi2_get_format - Handle get format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

/*

 * csi2_set_format - Handle set format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

 Propagate the format from sink to source */

/*

 * csi2_init_formats - Initialize formats on all pads

 * @sd: ISP CSI2 V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values. If fh is not NULL, try

 * formats are initialized on the file handle. Otherwise active formats are

 * initialized on the device.

/*

 * csi2_set_stream - Enable/Disable streaming on the CSI2 module

 * @sd: ISP CSI2 V4L2 subdevice

 * @enable: ISP pipeline stream state

 *

 * Return 0 on success or a negative error code otherwise.

		/*

		 * When outputting to memory with no buffer available, let the

		 * buffer queue handler start the hardware. A DMA queue flag

		 * ISP_VIDEO_DMAQUEUE_QUEUED will be set as soon as there is

		 * a buffer available.

 Enable context 0 and IRQs */

 subdev video operations */

 subdev pad operations */

 subdev operations */

 subdev internal operations */

/* -----------------------------------------------------------------------------

 * Media entity operations

/*

 * csi2_link_setup - Setup CSI2 connections.

 * @entity : Pointer to media entity structure

 * @local  : Pointer to local pad array

 * @remote : Pointer to remote pad array

 * @flags  : Link flags

 * return -EINVAL or zero on success

	/*

	 * The ISP core doesn't support pipelines with multiple video outputs.

	 * Revisit this when it will be implemented, and return -EBUSY for now.

 FIXME: this is actually a hack! */

 Link from camera to CSI2 is fixed... */

 media operations */

 Register the subdev and video nodes. */

/* -----------------------------------------------------------------------------

 * ISP CSI2 initialisation and cleanup

/*

 * csi2_init_entities - Initialize subdev and media entity.

 * @csi2: Pointer to csi2 structure.

 * return -ENOMEM or zero on success

 group ID for isp subdevs */

 Video device node */

/*

 * omap3isp_csi2_init - Routine for module driver init

/*

 * omap3isp_csi2_cleanup - Routine for module driver cleanup

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ispccp2.c

 *

 * TI OMAP3 ISP - CCP2 module

 *

 * Copyright (C) 2010 Nokia Corporation

 * Copyright (C) 2010 Texas Instruments, Inc.

 *

 * Contacts: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

 *	     Sakari Ailus <sakari.ailus@iki.fi>

 Number of LCX channels */

 Max/Min size for CCP2 video port */

 Max/Min size for CCP2 memory channel */

 Set only the required bits */

/*

 * ccp2_print_status - Print current CCP2 module register values.

/*

 * ccp2_reset - Reset the CCP2

 * @ccp2: pointer to ISP CCP2 device

 Reset the CSI1/CCP2B and wait for reset to complete */

 try read 10 times */

/*

 * ccp2_pwr_cfg - Configure the power mode settings

 * @ccp2: pointer to ISP CCP2 device

/*

 * ccp2_if_enable - Enable CCP2 interface.

 * @ccp2: pointer to ISP CCP2 device

 * @enable: enable/disable flag

 Enable/Disable all the LCx channels */

 Enable/Disable ccp2 interface in ccp2 mode */

/*

 * ccp2_mem_enable - Enable CCP2 memory interface.

 * @ccp2: pointer to ISP CCP2 device

 * @enable: enable/disable flag

 Enable/Disable ccp2 interface in ccp2 mode */

/*

 * ccp2_phyif_config - Initialize CCP2 phy interface config

 * @ccp2: Pointer to ISP CCP2 device

 * @buscfg: CCP2 platform data

 *

 * Configure the CCP2 physical interface module from platform data.

 *

 * Returns -EIO if strobe is chosen in CSI1 mode, or 0 on success.

 Data/strobe physical layer */

 Strobe mode requires CCP2 */

/*

 * ccp2_vp_config - Initialize CCP2 video port interface.

 * @ccp2: Pointer to ISP CCP2 device

 * @vpclk_div: Video port divisor

 *

 * Configure the CCP2 video port with the given clock divisor. The valid divisor

 * values depend on the ISP revision:

 *

 * - revision 1.0 and 2.0	1 to 4

 * - revision 15.0		1 to 65536

 *

 * The exact divisor value used might differ from the requested value, as ISP

 * revision 15.0 represent the divisor by 65536 divided by an integer.

 ISPCCP2_CTRL Video port */

 Disable the memory write port */

/*

 * ccp2_lcx_config - Initialize CCP2 logical channel interface.

 * @ccp2: Pointer to ISP CCP2 device

 * @config: Pointer to ISP LCx config structure.

 *

 * This will analyze the parameters passed by the interface config

 * and configure CSI1/CCP2 logical channel

 *

 RAW10+VP */

 ISPCCP2_LCx_CTRL logical channel #0 */

 Region */

 CRC */

 Format = RAW10+VP or RAW8+DPCM10+VP*/

 ISPCCP2_DAT_START for logical channel #0 */

 ISPCCP2_DAT_SIZE for logical channel #0 */

 Enable error IRQs for logical channel #0 */

/*

 * ccp2_if_configure - Configure ccp2 with data from sensor

 * @ccp2: Pointer to ISP CCP2 device

 *

 * Return 0 on success or a negative error code

	/* Compute the minimum clock divisor, based on the pipeline maximum

	 * data rate. This is an absolute lower bound if we don't want SBL

	 * overflows, so round the value up.

	/* Compute the maximum clock divisor, based on the requested frame rate.

	 * This is a soft lower bound to achieve a frame rate equal or higher

	 * than the requested value, so round the value down.

/*

 * ccp2_mem_configure - Initialize CCP2 memory input/output interface

 * @ccp2: Pointer to ISP CCP2 device

 * @config: Pointer to ISP mem interface config structure

 *

 * This will analyze the parameters passed by the interface config

 * structure, and configure the respective registers for proper

 * CSI1/CCP2 memory input.

 Hsize, Skip */

 Vsize, no. of lines */

 Source and Destination formats */

 source format is RAW8 */

 RAW8 + DPCM10 - simple predictor */

 enable source DPCM decompression */

 source format is RAW10 */

 Burst size to 32x64 */

 Prefetch setup */

 Video port */

 Clear LCM interrupts */

 Enable LCM interrupts */

/*

 * ccp2_set_inaddr - Sets memory address of input frame.

 * @ccp2: Pointer to ISP CCP2 device

 * @addr: 32bit memory address aligned on 32byte boundary.

 *

 * Configures the memory address from which the input frame is to be read.

/* -----------------------------------------------------------------------------

 * Interrupt handling

/*

 * omap3isp_ccp2_isr - Handle ISP CCP2 interrupts

 * @ccp2: Pointer to ISP CCP2 device

 *

 * This will handle the CCP2 interrupts

 First clear the interrupts */

 Errors */

 Handle queued buffers on frame end interrupts */

/* -----------------------------------------------------------------------------

 * V4L2 subdev operations

/*

 * __ccp2_get_format - helper function for getting ccp2 format

 * @ccp2  : Pointer to ISP CCP2 device

 * @cfg: V4L2 subdev pad configuration

 * @pad   : pad number

 * @which : wanted subdev format

 * return format structure or NULL on error

/*

 * ccp2_try_format - Handle try format by pad subdev method

 * @ccp2  : Pointer to ISP CCP2 device

 * @cfg: V4L2 subdev pad configuration

 * @pad   : pad num

 * @fmt   : pointer to v4l2 mbus format structure

 * @which : wanted subdev format

		/* Source format - copy sink format and change pixel code

		 * to SGRBG10_1X10 as we don't support CCP2 write to memory.

		 * When CCP2 write to memory feature will be added this

		 * should be changed properly.

/*

 * ccp2_enum_mbus_code - Handle pixel format enumeration

 * @sd     : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @code   : pointer to v4l2_subdev_mbus_code_enum structure

 * return -EINVAL or zero on success

/*

 * ccp2_get_format - Handle get format by pads subdev method

 * @sd    : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt   : pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

/*

 * ccp2_set_format - Handle set format by pads subdev method

 * @sd    : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad configuration

 * @fmt   : pointer to v4l2 subdev format structure

 * returns zero

 Propagate the format from sink to source */

/*

 * ccp2_init_formats - Initialize formats on all pads

 * @sd: ISP CCP2 V4L2 subdevice

 * @fh: V4L2 subdev file handle

 *

 * Initialize all pad formats with default values. If fh is not NULL, try

 * formats are initialized on the file handle. Otherwise active formats are

 * initialized on the device.

/*

 * ccp2_s_stream - Enable/Disable streaming on ccp2 subdev

 * @sd    : pointer to v4l2 subdev structure

 * @enable: 1 == Enable, 0 == Disable

 * return zero

 Enable CSI1/CCP2 interface */

 Disable CSI1/CCP2 interface */

 subdev video operations */

 subdev pad operations */

 subdev operations */

 subdev internal operations */

/* --------------------------------------------------------------------------

 * ISP ccp2 video device node

/*

 * ccp2_video_queue - Queue video buffer.

 * @video : Pointer to isp video structure

 * @buffer: Pointer to isp_buffer structure

 * return -EIO or zero on success

/* -----------------------------------------------------------------------------

 * Media entity operations

/*

 * ccp2_link_setup - Setup ccp2 connections.

 * @entity : Pointer to media entity structure

 * @local  : Pointer to local pad array

 * @remote : Pointer to remote pad array

 * @flags  : Link flags

 * return -EINVAL on error or zero on success

 FIXME: this is actually a hack! */

 read from memory */

 read from sensor/phy */

 write to video port/ccdc */

 media operations */

/*

 * omap3isp_ccp2_unregister_entities - Unregister media entities: subdev

 * @ccp2: Pointer to ISP CCP2 device

/*

 * omap3isp_ccp2_register_entities - Register the subdev media entity

 * @ccp2: Pointer to ISP CCP2 device

 * @vdev: Pointer to v4l device

 * return negative error code or zero on success

 Register the subdev and video nodes. */

/* -----------------------------------------------------------------------------

 * ISP ccp2 initialisation and cleanup

/*

 * ccp2_init_entities - Initialize ccp2 subdev and media entity.

 * @ccp2: Pointer to ISP CCP2 device

 * return negative error code or zero on success

 group ID for isp subdevs */

	/*

	 * The CCP2 has weird line alignment requirements, possibly caused by

	 * DPCM8 decompression. Line length for data read from memory must be a

	 * multiple of 128 bits (16 bytes) in continuous mode (when no padding

	 * is present at end of lines). Additionally, if padding is used, the

	 * padded line length must be a multiple of 32 bytes. To simplify the

	 * implementation we use a fixed 32 bytes alignment regardless of the

	 * input format and width. If strict 128 bits alignment support is

	 * required ispvideo will need to be made aware of this special dual

	 * alignment requirements.

/*

 * omap3isp_ccp2_init - CCP2 initialization.

 * @isp : Pointer to ISP device

 * return negative error code or zero on success

	/*

	 * On the OMAP34xx the CSI1 receiver is operated in the CSIb IO

	 * complex, which is powered by vdds_csib power rail. Hence the

	 * request for the regulator.

	 *

	 * On the OMAP36xx, the CCP2 uses the CSI PHY1 or PHY2, shared with

	 * the CSI2c or CSI2a receivers. The PHY then needs to be explicitly

	 * configured.

	 *

	 * TODO: Don't hardcode the usage of PHY1 (shared with CSI2c).

/*

 * omap3isp_ccp2_cleanup - CCP2 un-initialization

 * @isp : Pointer to ISP device

 SPDX-License-Identifier: GPL-2.0-only

/* linux/drivers/media/platform/exynos3250-jpeg/jpeg-hw.h

 *

 * Copyright (c) 2014 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Author: Jacek Anaszewski <j.anaszewski@samsung.com>

 no other way but polling for when JPEG IP becomes operational */

 this driver uses table 0 for all color components */

 this driver uses table 0 for all color components */

 Currently unused */

 SPDX-License-Identifier: GPL-2.0-only

/* Copyright (c) 2013 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 *

 * Author: Jacek Anaszewski <j.anaszewski@samsung.com>

 *

 * Register interface file for JPEG driver on Exynos4x12.

 set exynos4_jpeg mod register */

 encode */

 disable both */

 clear except enc format */

 clear enc format */

 clear */

 SPDX-License-Identifier: GPL-2.0-only

/* linux/drivers/media/platform/s5p-jpeg/jpeg-core.c

 *

 * Copyright (c) 2011-2014 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Author: Andrzej Pietrasiewicz <andrzejtp2010@gmail.com>

 * Author: Jacek Anaszewski <j.anaszewski@samsung.com>

level 0 - high compression quality */

 level 1 */

 level 2 */

 level 3 - low compression quality */

level 0 - high compression quality */

 level 1 */

 level 2 */

 level 3 - low compression quality */

/*

 * Fourcc downgrade schema lookup tables for 422 and 420

 * chroma subsampling - fourcc on each position maps on the

 * fourcc from the table fourcc_to_dwngrd_schema_id which allows

 * to get the most suitable fourcc counterpart for the given

 * downgraded subsampling property.

/*

 * Lookup table for translation of a fourcc to the position

 * of its downgraded counterpart in the *fourcc_dwngrd_schema

 * tables.

 parsed from header */

 this driver fills quantisation table 0 with data for luma */

 this driver fills quantisation table 1 with data for chroma */

 this driver fills table 0 for this component */

 this driver fills table 0 for this component */

 this driver fills table 0 for this component */

 this driver fills table 0 for this component */

 this driver fills quantisation table 0 with data for luma */

 this driver fills quantisation table 1 with data for chroma */

	/*

	 * class: 0 - DC, 1 - AC

	 * id: 0 - Y, 1 - Cb/Cr

 class == 0 */

 Ls */

 P, Y, X */

 nonzero means extended mode - not supported */

/*

 * ============================================================================

 * Device file operations

 * ============================================================================

 Use separate control handler per file handle */

/*

 * ============================================================================

 * video ioctl operations

 * ============================================================================

		/*

		 * 4:1:1 subsampling only supported by 3250, 5420, and 5433

		 * variants

 JPEG_MARKER_SOF0: baseline JPEG */

 after 0xffc0 */

 after 0xffdb */

 after 0xffc4 */

 0xffda */

 skip payload-less markers */

 skip uninteresting payload markers */

 index-th format of type type found ? */

			/* Correct type but haven't reached our index yet,

			 * just increment per-type index

 Format not found */

		/*

		 * Rightmost and bottommost pixels are cropped by the

		 * Exynos3250/compatible JPEG IP for RGB formats, for the

		 * specific width and height values respectively. This

		 * assignment will result in v4l_bound_align_image returning

		 * dimensions reduced by 1 for the aforementioned cases.

	/* V4L2 specification suggests the driver corrects the format struct

	 * if any of the dimensions is unsupported

 planar */

 packed */

	/*

	 * The exynos4x12 device requires resulting YUV image

	 * subsampling not to be lower than the input jpeg subsampling.

	 * If this requirement is not met then downgrade the requested

	 * capture format to the one with subsampling equal to the input jpeg.

	/*

	 * Decompression of a JPEG file with 4:2:0 subsampling and odd

	 * width to the YUV 4:2:0 compliant formats produces a raw image

	 * with broken luma component. Adjust capture format to RGB565

	 * in such a case.

		/*

		 * During encoding Exynos4x12 SoCs access wider memory area

		 * than it results from Image_x and Image_y values written to

		 * the JPEG_IMAGE_SIZE register. In order to avoid sysmmu

		 * page fault calculate proper buffer size in such a case.

	/*

	 * For decoding init crop_rect with capture buffer dimmensions which

	 * contain aligned dimensions of the input JPEG image and do it only

	 * if crop rectangle hasn't been altered by the user space e.g. with

	 * S_SELECTION ioctl. For encoding assign output buffer dimensions.

	/*

	 * Prevent downscaling to YUV420 format by more than 2

	 * for Exynos3250/compatible SoC as it produces broken raw image

	 * in such cases.

 Align scale ratio to the nearest power of 2 */

/*

 * V4L2 controls

 For JPEG blob active == default == bounds */

/*

 * V4L2 controls

		/*

		 * The exynos3250/compatible device can produce JPEG image only

		 * of 4:4:4 subsampling when given RGB32 source image.

		/*

		 * The exynos4x12 device requires input raw image fourcc

		 * to be V4L2_PIX_FMT_GREY if gray jpeg format

		 * is to be set.

	/*

	 * The exynos4x12 and exynos3250/compatible devices require resulting

	 * jpeg subsampling not to be lower than the input raw image

	 * subsampling.

 444, 422, 420, GRAY */

 422, 420 */

/*

 * ============================================================================

 * mem2mem callbacks

 * ============================================================================

 ultimately comes from sizeimage from userspace */

 JPEG RGB to YCbCr conversion matrix */

		/*

		 * JPEG IP allows storing 4 quantization tables

		 * We fill table 0 for luma and table 1 for chroma

 use table 0 for Y */

 use table 1 for Cb and Cr*/

 Y, Cb, Cr use Huffman table 0 */

 S5P_JPEG_DECODE */

		/*

		 * JPEG IP allows storing 4 quantization tables

		 * We fill table 0 for luma and table 1 for chroma

		/*

		 * JPEG IP allows storing 4 quantization tables

		 * We fill table 0 for luma and table 1 for chroma

 use table 0 for Y */

 use table 1 for Cb and Cr*/

		/*

		 * Some SoCs require setting Huffman tables before each run

 Y, Cb, Cr use Huffman table 0 */

 ultimately comes from sizeimage from userspace */

 JPEG RGB to YCbCr conversion matrix */

		/*

		 * We have only one input buffer and one output buffer. If there

		 * is a resolution change event, no need to continue decoding.

/*

 * ============================================================================

 * Queue operations

 * ============================================================================

	/*

	 * header is parsed during decoding and parsed information stored

	 * in the context so we do not allow another buffer to overwrite it

	/*

	 * This call to jpeg_bound_align_image() takes care of width and

	 * height values alignment when user space calls the QBUF of

	 * OUTPUT buffer after the S_FMT of CAPTURE buffer.

	 * Please note that on Exynos4x12 SoCs, resigning from executing

	 * S_FMT on capture buffer for each JPEG image can result in a

	 * hardware hangup if subsampling is lower than the one of input

	 * JPEG.

		/*

		 * If there is a resolution change event, only update capture

		 * queue when it is not streaming. Otherwise, update it in

		 * STREAMOFF. See s5p_jpeg_stop_streaming for detail.

	/*

	 * STREAMOFF is an acknowledgment for resolution change event.

	 * Before STREAMOFF, we still have to return the old resolution and

	 * subsampling. Update capture queue when the stream is off.

/*

 * ============================================================================

 * ISR

 * ============================================================================

/*

 * ============================================================================

 * Driver basic infrastructure

 * ============================================================================

 JPEG IP abstraction struct */

 memory-mapped registers */

 interrupt service routine registration */

 clocks */

 v4l2 device */

 mem2mem device */

 JPEG encoder /dev/videoX node */

 JPEG decoder /dev/videoX node */

 final statements & power management */

	/*

	 * JPEG IP allows storing two Huffman tables for each component.

	 * We fill table 0 for each component and do this here only

	 * for S5PC210 and Exynos3250 SoCs. Exynos4x12 and Exynos542x SoC

	 * require programming their Huffman tables each time the encoding

	 * process is initialized, and thus it is accomplished in the

	 * device_run callback of m2m_ops.

 CONFIG_PM */

 intentionally 3250 */

 intentionally 3250 */

 intentionally 3250 */

 SPDX-License-Identifier: GPL-2.0-only

/* linux/drivers/media/platform/s5p-jpeg/jpeg-hw.h

 *

 * Copyright (c) 2011 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Author: Andrzej Pietrasiewicz <andrzejtp2010@gmail.com>

 no other way but polling for when JPEG IP becomes operational */

 this driver uses table 0 for all color components */

 this driver uses table 0 for all color components */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2011 - 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Samsung EXYNOS5 SoC series G-Scaler driver

 Set input pixel offset */

 Set input original size */

 Set input cropped size */

 Set output original size */

 Set output scaled size */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2011 - 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Samsung EXYNOS5 SoC series G-Scaler driver

 Reconfigure hardware if the context has changed. */

 update shadow registers */

 The source and target color format need to be set */

 Return 1 if rectangle a is enclosed in rectangle b, or 0 otherwise. */

 Check to see if scaling ratio is within supported range */

 Use separate control handler per file handle */

 Default color format */

 Setup the device context for mem2mem mode. */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2011 - 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * Samsung EXYNOS5 SoC series G-Scaler driver

	/* To check if image size is modified to adjust parameter against

 Packed */

 Planar */

 adjust left/top if cropping rectangle is out of bounds */

 Need to add code to algin left value with 2's multiple */

 The color format (num_comp, num_planes) must be already configured. */

 decompose Y into Y/Cb */

 decompose Y into Y/Cb/Cr */

 422 */

 wake_up job_abort, stop_streaming */

 yuv420 : 16, others : 8 */

 yuv420/422 : 2, others : 1 */

 yuv420/422 : 4~16, others : 2~8 */

 yuv420 : 4~16, others : 1 */

 yuv420/422 : 2, others : 1 */

 yuv420 : 2, others : 1 */

 Clear for full H/W setup in first run after resume */

 SPDX-License-Identifier: GPL-2.0

/*

 * The Marvell camera core.  This device appears in a number of settings,

 * so it needs platform-specific support outside of the core.

 *

 * Copyright 2011 Jonathan Corbet corbet@lwn.net

 * Copyright 2018 Lubomir Rintel <lkundrak@v3.sk>

/*

 * Internal DMA buffer management.  Since the controller cannot do S/G I/O,

 * we must have physically contiguous buffers to bring frames into.

 * These parameters control how many buffers we use, whether we

 * allocate them at load time (better chance of success, but nails down

 * memory) or when somebody tries to use the camera (riskier), and,

 * for load-time allocation, how big they should be.

 *

 * The controller can cycle through three buffers.  We could use

 * more by flipping pointers around, but it probably makes little

 * sense.

 Worst case */

 MCAM_MODE_VMALLOC */

 Used by S/G_PARM */

 MCAM_MODE_VMALLOC */

/*

 * Status flags.  Always manipulated with bit operations.

 Buffers valid - first three */

 A frame is incoming */

 Must configure hardware */

 Running with a single buffer */

 SG restart needed */

 Frame 0 started */

 Bytes per pixel */

 Not found? Then return the first format. */

/*

 * The default format we use until somebody says otherwise.

/*

 * The two-word DMA descriptor format used by the Armada 610 and like.  There

 * Is a three-word format as well (set C1_DESC_3WORD) where the third

 * word is a pointer to the next descriptor, but we don't use it.  Two-word

 * descriptors have to be contiguous in memory.

/*

 * Our buffer type for working with videobuf2.  Note that the vb2

 * developers have decreed that struct vb2_v4l2_buffer must be at the

 * beginning of this structure.

 Descriptor virtual address */

 Descriptor physical address */

/*

 * Hand a completed buffer back to user space.

/*

 * Debugging and related.

/*

 * Flag manipulation helpers

 ------------------------------------------------------------------- */

/*

 * Make the controller start grabbing images.  Everything must

 * be set up before doing this.

	/* set_bit performs a read, so no other barrier should be

 Using MIPI mode and enable MIPI */

 set the default value */

		/*

		 * 0x41 actives 1 lane

		 * 0x43 actives 2 lanes

		 * 0x45 actives 3 lanes (never happen)

		 * 0x47 actives 4 lanes

 Using Parallel mode or disable MIPI */

 ------------------------------------------------------------------- */

/*

 * Code specific to the vmalloc buffer mode.

/*

 * Allocate in-kernel DMA buffers for vmalloc mode.

/*

 * Set up DMA buffers when operating in vmalloc mode

	/*

	 * Store the first two YUV buffers. Then either

	 * set the third if it exists, or tell the controller

	 * to just use two.

 32 bits only */

/*

 * Copy data out to user space in the vmalloc case

 I/O got stopped */

 Leave it valid, hope for better later */

		/*

		 * Drop the lock during the big copy.  This *should* be safe...

/*

 * Make sure our allocated buffers are up to the task.

 MCAM_MODE_VMALLOC */

 MCAM_MODE_VMALLOC */

 ---------------------------------------------------------------------- */

/*

 * DMA-contiguous code.

/*

 * Set up a contiguous buffer for the given frame.  Here also is where

 * the underrun strategy is set: if there is no buffer available, reuse

 * the buffer from the other BAR and set the CF_SINGLE_BUFFER flag to

 * keep the interrupt handler from giving that buffer back to user

 * space.  In this way, we always have a buffer to DMA to and don't

 * have to try to play games stopping and restarting the controller.

	/*

	 * If there are no available buffers, go into single mode

		/*

		 * OK, we have a buffer we can use.

/*

 * Initial B_DMA_contig setup.

/*

 * Frame completion handling.

 MCAM_MODE_DMA_CONTIG */

 ---------------------------------------------------------------------- */

/*

 * Scatter/gather-specific code.

/*

 * Set up the next buffer for S/G I/O; caller should be sure that

 * the controller is stopped and a buffer is available.

	/*

	 * Very Bad Not Good Things happen if you don't clear

	 * C1_DESC_ENA before making any descriptor changes.

/*

 * Initial B_DMA_sg setup

	/*

	 * The list-empty condition can hit us at resume time

	 * if the buffer list was empty when the system was suspended.

/*

 * Frame completion with S/G is trickier.  We can't muck with

 * a descriptor chain on the fly, since the controller buffers it

 * internally.  So we have to actually stop and restart; Marvell

 * says this is the way to do it.

 *

 * Of course, stopping is easier said than done; experience shows

 * that the controller can start a frame *after* C0_ENABLE has been

 * cleared.  So when running in S/G mode, the controller is "stopped"

 * on receipt of the start-of-frame interrupt.  That means we can

 * safely change the DMA descriptor array here and restart things

 * (assuming there's another buffer waiting to go).

	/*

	 * If we're no longer supposed to be streaming, don't do anything.

	/*

	 * If we have another buffer available, put it in and

	 * restart the engine.

	/*

	 * Otherwise set CF_SG_RESTART and the controller will

	 * be restarted once another buffer shows up.

	/*

	 * Now we can give the completed frame back to user space.

/*

 * Scatter/gather mode requires stopping the controller between

 * frames so we can put in a new DMA descriptor array.  If no new

 * buffer exists at frame completion, the controller is left stopped;

 * this function is charged with getting things going again.

 MCAM_MODE_DMA_SG */

 MCAM_MODE_DMA_SG */

 ---------------------------------------------------------------------- */

/*

 * Buffer-mode-independent controller code.

/*

 * Image format setup

	/*

	 * Tell the controller about the image format we are using.

	/*

	 * Make sure it knows we want to use hsync/vsync.

/*

 * Configure the controller for operation; caller holds the

 * device mutex.

	/*

	 * Clear any pending interrupts, since we do not

	 * expect to have I/O active prior to enabling.

/*

 * Stop the controller, and don't return until we're really sure that no

 * further DMA is going on.

	/*

	 * Theory: stop the camera controller (whether it is operating

	 * or not).  Delay briefly just in case we race with the SOF

	 * interrupt, then wait until no DMA is active.

	/*

	 * This is a brutally long sleep, but experience shows that

	 * it can take the controller a while to get the message that

	 * it needs to stop grabbing frames.  In particular, we can

	 * sometimes (on mmp) get a frame at the end WITHOUT the

	 * start-of-frame indication.

 This would be bad news - what now? */

/*

 * Power up and down.

	/*

	 * School of hard knocks department: be sure we do any register

	 * twiddling on the controller *before* calling the platform

	 * power down routine.

 ---------------------------------------------------------------------- */

/*

 * Master sensor clock.

	/*

	 * Clock the sensor appropriately.  Controller clock should

	 * be 48MHz, sensor "typical" value is half that.

 -------------------------------------------------------------------- */

/*

 * Communications with the sensor.

/*

 * We have found the sensor on the i2c.  Let's try to have a

 * conversation.

 Get/set parameters? */

/*

 * Configure the sensor to match the parameters we have.  Caller should

 * hold s_mutex

	/*

	 * OV7670 does weird things if flip is set *before* format...

/*

 * Get everything ready, and start grabbing frames.

	/*

	 * Configuration.  If we still don't have DMA buffers,

	 * make one last, desperate attempt.

	/*

	 * Turn it loose.

 ----------------------------------------------------------------------- */

/*

 * Videobuf2 interface code.

 Someday we have to support planar formats... */

/*

 * These need to be called with the mutex held from vb2

	/*

	 * Videobuf2 sneakily hoards all the buffers and won't

	 * give them to us until *after* streaming starts.  But

	 * we can't actually start streaming until we have a

	 * destination.  So go into a wait state and hope they

	 * give us buffers soon.

	/*

	 * Ensure clear the left over frame flags

	 * before every really start streaming

 They never gave us buffers */

	/*

	 * VB2 reclaims the buffers, so we need to forget

	 * about them.

/*

 * Scatter/gather mode uses all of the above functions plus a

 * few extras to deal with DMA mapping.

 MCAM_MODE_DMA_SG */

 ---------------------------------------------------------------------- */

/*

 * The long list of V4L2 ioctl() operations.

	/*

	 * Can't do anything if the device is not idle

	 * Also can't if there are streaming buffers in place.

	/*

	 * See if the formatting works in principle.

	/*

	 * Now we start to change things for real, so let's do it

	 * under lock.

	/*

	 * Make sure we have appropriate DMA buffers.

/*

 * Return our stored notion of how the camera is/should be configured.

 * The V4l2 spec wants us to be smarter, and actually get this from

 * the camera (and not mess with it at open time).  Someday.

/*

 * We only have one input - the sensor - so minimize the nonsense here.

/*

 * G/S_PARM.  Most of this is done by the sensor, but we are

 * the level which controls the number of read buffers.

 ---------------------------------------------------------------------- */

/*

 * Our various file operations.

/*

 * This template device holds all of those v4l2 methods; we

 * clone it for specific real devices.

 ---------------------------------------------------------------------- */

/*

 * Interrupt handler stuff

	/*

	 * Basic frame housekeeping.

	/*

	 * "This should never happen"

	/*

	 * Process the frame and set up the next one.

/*

 * The interrupt handler; this needs to be called from the

 * platform irq handler with the lock held.

 Clear'em all */

	/*

	 * Handle any frame completions.  There really should

	 * not be more than one of these, or we have fallen

	 * far behind.

	 *

	 * When running in S/G mode, the frame number lacks any

	 * real meaning - there's only one descriptor array - but

	 * the controller still picks a different one to signal

	 * each time.

	/*

	 * If a frame starts, note that we have DMA active.  This

	 * code assumes that we won't get multiple frame interrupts

	 * at once; may want to rethink that.

 ---------------------------------------------------------------------- */

/*

 * Registration and such.

	/*

	 * Get the v4l2 setup done.

	/*

	 * Validate the requested buffer mode.

	/*

	 * Register with V4L

	/*

	 * Register sensor master clock.

	/*

	 * If so requested, try to get our DMA buffers now.

	/*

	 * If we have no users (and we really, really should have no

	 * users) the device will already be powered down.  Trying to

	 * take it down again will wedge the machine, which is frowned

	 * upon.

/*

 * Power management

		/*

		 * If there was a buffer in the DMA engine at suspend

		 * time, put it back on the queue or we'll forget about it.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Support for the camera device found on Marvell MMP processors; known

 * to work with the Armada 610 as used in the OLPC 1.75 system.

 *

 * Copyright 2011 Jonathan Corbet <corbet@lwn.net>

 * Copyright 2018 Lubomir Rintel <lkundrak@v3.sk>

/*

 * calc the dphy register values

 * There are three dphy registers being used.

 * dphy[0] - CSI2_DPHY3

 * dphy[1] - CSI2_DPHY5

 * dphy[2] - CSI2_DPHY6

 * CSI2_DPHY3 and CSI2_DPHY6 can be set with a default value

 * or be calculated dynamically

	/*

	 * If CSI2_DPHY3 is calculated dynamically,

	 * pdata->lane_clk should be already set

	 * either in the board driver statically

	 * or in the sensor driver dynamically.

	/*

	 * dphy[0] - CSI2_DPHY3:

	 *  bit 0 ~ bit 7: HS Term Enable.

	 *   defines the time that the DPHY

	 *   wait before enabling the data

	 *   lane termination after detecting

	 *   that the sensor has driven the data

	 *   lanes to the LP00 bridge state.

	 *   The value is calculated by:

	 *   (Max T(D_TERM_EN)/Period(DDR)) - 1

	 *  bit 8 ~ bit 15: HS_SETTLE

	 *   Time interval during which the HS

	 *   receiver shall ignore any Data Lane

	 *   HS transitions.

	 *   The value has been calibrated on

	 *   different boards. It seems to work well.

	 *

	 *  More detail please refer

	 *  MIPI Alliance Spectification for D-PHY

	 *  document for explanation of HS-SETTLE

	 *  and D-TERM-EN.

		/*

		 * Calculate CSI2_DPHY3 algo for PXA910

		/*

		 * Calculate CSI2_DPHY3 algo for PXA2128

		/*

		 * Use default CSI2_DPHY3 value for PXA688/PXA988

	/*

	 * mipi_clk will never be changed, it is a fixed value on MMP

 get the escape clk, this is hard coded */

	/*

	 * dphy[2] - CSI2_DPHY6:

	 * bit 0 ~ bit 7: CK Term Enable

	 *  Time for the Clock Lane receiver to enable the HS line

	 *  termination. The value is calculated similarly with

	 *  HS Term Enable

	 * bit 8 ~ bit 15: CK Settle

	 *  Time interval during which the HS receiver shall ignore

	 *  any Clock Lane HS transitions.

	 *  The value is calibrated on the boards.

			/* Some clks are not necessary on some boards

			 * We still try to run even it fails getting clk

		/*

		 * These are values that used to be hardcoded in mcam-core and

		 * work well on a OLPC XO 1.75 with a parallel bus sensor.

		 * If it turns out other setups make sense, the values should

		 * be obtained from the device tree.

	/*

	 * Get our I/O memory.

	/*

	 * Create a match of the sensor against its OF node.

	/*

	 * Register the device with the core.

	/*

	 * Add OF clock provider.

	/*

	 * Finally, set up our IRQ now that the core is ready to

	 * deal with it.

/*

 * Suspend/resume support.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * A driver for the CMOS camera controller in the Marvell 88ALP01 "cafe"

 * multifunction chip.  Currently works with the Omnivision OV7670

 * sensor.

 *

 * The data sheet for this device can be found at:

 *    http://wiki.laptop.org/images/5/5c/88ALP01_Datasheet_July_2007.pdf

 *

 * Copyright 2006-11 One Laptop Per Child Association, Inc.

 * Copyright 2006-11 Jonathan Corbet <corbet@lwn.net>

 * Copyright 2018 Lubomir Rintel <lkundrak@v3.sk>

 *

 * Written by Jonathan Corbet, corbet@lwn.net.

 *

 * v4l2_device/v4l2_subdev conversion by:

 * Copyright (C) 2009 Hans Verkuil <hverkuil@xs4all.nl>

/*

 * Parameters.

 Fully initialized? */

 Waiting on i2c events */

/*

 * Most of the camera controller registers are defined in mcam-core.h,

 * but the Cafe platform has some additional registers of its own;

 * they are described here.

/*

 * "General purpose register" has a couple of GPIOs used for sensor

 * power and reset on OLPC XO 1.0 systems.

 Pad 1 (power down) enable */

 Pad 0 (reset) enable */

 Control 1 value */

/*

 * Control 0 is wired to reset on OLPC machines.  For ov7x sensors,

 * it is active low.

 Control 0 value */

/*

 * These registers control the SMBUS module for communicating

 * with the sensor.

 TWSI (smbus) control 0 */

 TWSI enable */

 1 = 16-bit, 0 = 8-bit */

 Slave ID */

/*

 * Subtle trickery: the slave ID field starts with bit 2.  But the

 * Linux i2c stack wants to treat the bottommost bit as a separate

 * read/write bit, which is why slave ID's are usually presented

 * >>1.  For consistency with that behavior, we shift over three

 * bits instead of two.

 Clock divider */

 Mask ack from sensor */

 Make it work on OV sensors */

 TWSI control 1 */

 Data to/from camchip */

 Address (register) */

 Set for read op */

 Write status */

 Read data valid */

 Something screwed up */

/*

 * Here's the weird global control registers

 Control/status register */

 SW Reset set */

 SW Reset clear */

 Master reset set */

 HW Reset clear */

 CCIC Clock enable */

 Interrupt mask register */

 CCIC Interrupt enable */

 GPIO functional control register */

 Camera GPIO enabled */

 GPIO register */

 GPIO output */

 Output pin value */

/*

 * Debugging and related.

 -------------------------------------------------------------------- */

/*

 * The I2C/SMBUS interface to the camera itself starts here.  The

 * controller handles SMBUS itself, presenting a relatively simple register

 * interface; all we have to do is to tell it where to route the data.

 generous */

	/*

	 * We must delay after the interrupt, or the controller gets confused

	 * and never does give us good status.  Fortunately, we don't do this

	 * often.

 Make OV sensors work */

	/*

	 * Marvell sez set clkdiv to all 1's for now.

 force write */

	/* Unfortunately, reading TWSIC1 too soon after sending a command

	 * causes the device to die.

	 * Use a busy-wait because we often send a large quantity of small

	 * commands at-once; using msleep() would cause a lot of context

	 * switches which take longer than 2ms, resulting in a noticeable

	 * boot-time and capture-start delays.

	/*

	 * Another sad fact is that sometimes, commands silently complete but

	 * cafe_smbus_write_done() never becomes aware of this.

	 * This happens at random and appears to possible occur with any

	 * command.

	 * We don't understand why this is. We work around this issue

	 * with the timeout in the wait below, assuming that all commands

	 * complete within the timeout.

	/*

	 * We must delay after the interrupt, or the controller gets confused

	 * and never does give us good status.  Fortunately, we don't do this

	 * often.

 Make OV sensors work */

	/*

	 * Marvel sez set clkdiv to all 1's for now.

 force write */

/*

 * Perform a transfer over SMBUS.  This thing is called under

 * the i2c bus lock, so we shouldn't race with ourselves...

	/*

	 * This interface would appear to only do byte data ops.  OK

	 * it can do word too, but the cam chip has no use for that.

/*

 * Controller-level stuff

	/*

	 * Added magic to bring up the hardware on the B-Test board

	/*

	 * Go through the dance needed to wake the device up.

	 * Note that these registers are global and shared

	 * with the NAND and SD devices.  Interaction between the

	 * three still needs to be examined.

 Needed? */

	/*

	 * Here we must wait a bit for the controller to come around.

	/*

	 * Mask all interrupts.

	/*

	 * Part one of the sensor dance: turn the global

	 * GPIO signal on.

	/*

	 * Put the sensor into operational mode (assumes OLPC-style

	 * wiring).  Control 0 is reset - set to 1 to operate.

	 * Control 1 is power down, set to 0 to operate.

 pwr up, reset */

/*

 * The platform interrupt handler.

 -------------------------------------------------------------------------- */

	/*

	 * Exclude QCIF mode, because it only captures a tiny portion

	 * of the sensor FOV

	/*

	 * Set the clock speed for the XO 1; I don't believe this

	 * driver has ever run anywhere else.

 -------------------------------------------------------------------------- */

/*

 * PCI interface stuff.

	/*

	 * Start putting together one of our big camera structures.

	/*

	 * Vmalloc mode for buffers is traditional with this driver.

	 * We *might* be able to run DMA_contig, especially on a system

	 * with CMA in it.

	/*

	 * Get set up on the PCI bus.

	/*

	 * Initialize the controller.

	/*

	 * Set up I2C/SMBUS communications.  We have to drop the mutex here

	 * because the sensor could attach in this call chain, leading to

	 * unsightly deadlocks.

/*

 * Shut down an initialized device

/*

 * Basic power management.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2006-2009 Texas Instruments Inc

 *

 * CCDC hardware module for DM6446

 * ------------------------------

 *

 * This module is for configuring CCD controller of DM6446 VPFE to capture

 * Raw yuv or Bayer RGB data from a decoder. CCDC has several modules

 * such as Defect Pixel Correction, Color Space Conversion etc to

 * pre-process the Raw Bayer RGB data, before writing it to SDRAM.

 * This file is named DM644x so that other variants such DM6443

 * may be supported using the same module.

 *

 * TODO: Test Raw bayer parameter settings and bayer capture

 *	 Split module parameter structure to module specific ioctl structs

 *	 investigate if enum used for user space type definition

 *	 to be replaced by #defines or integer

 CCDC interface type */

 Raw Bayer configuration */

 YCbCr configuration */

 ccdc base address */

 Raw configurations */

 Raw Bayer formats */

 Raw YUV formats */

 CCDC Save/Restore context */

 register access routines */

 enable video port */

/*

 * ccdc_setwin()

 * This function will configure the window size

 * to be capture in CCDC reg

	/*

	 * ppc - per pixel count. indicates how many pixels per cell

	 * output to SDRAM. example, for ycbcr, it is one y and one c, so 2.

	 * raw capture this is 1

 Since first line doesn't have any data */

 configure VDINT0 */

 Since first line doesn't have any data */

		/*

		 * configure VDINT0 and VDINT1. VDINT1 will be at half

		 * of image height

/*

 * ccdc_restore_defaults()

 * This function will write defaults to all CCDC registers

 disable CCDC */

 set all registers to default value */

/*

 * ccdc_config_ycbcr()

 * This function will configure CCDC for YCbCr video capture

	/*

	 * first restore the CCDC registers to default values

	 * This is important since we assume default values to be set in

	 * a lot of registers that we didn't touch

	/*

	 * configure pixel format, frame format, configure video frame

	 * format, enable output to SDRAM, enable internal timing generator

	 * and 8bit pack mode

 setup BT.656 sync mode */

		/*

		 * configure the FID, VD, HD pin polarity,

		 * fld,hd pol positive, vd negative, 8-bit data

 y/c external sync mode */

 configure video window */

	/*

	 * configure the order of y cb cr in SDRAM, and disable latch

	 * internal register on vsync

	/*

	 * configure the horizontal line offset. This should be a

	 * on 32 byte boundary. So clear LSB 5 bits

 configure the memory line offset */

 two fields are interleaved in memory */

 configure DCSub */

	/*

	 * Configure gain,  Start pixel, No of line to be avg,

	 * No of pixel/line to be avg, & Enable the Black clamping

 If Black clamping is enable then make dcsub 0 */

/*

 * ccdc_config_raw()

 * This function will configure CCDC for Raw capture mode

      Reset CCDC */

 Disable latching function registers on VSYNC  */

	/*

	 * Configure the vertical sync polarity(SYN_MODE.VDPOL),

	 * horizontal sync polarity (SYN_MODE.HDPOL), frame id polarity

	 * (SYN_MODE.FLDPOL), frame format(progressive or interlace),

	 * data size(SYNMODE.DATSIZ), &pixel format (Input mode), output

	 * SDRAM, enable internal timing generator

 Enable and configure aLaw register if needed */

 Configure video window */

 Configure Black Clamp */

 Configure Black level compensation */

 If data size is 8 bit then pack the data */

 disable video port */

 Write value in FMTCFG */

 Configure the color pattern according to mt9t001 sensor */

	/*

	 * Configure Data formatter(Video port) pixel selection

	 * (FMT_HORZ, FMT_VERT)

	/*

	 * Configure Horizontal offset register. If pack 8 is enabled then

	 * 1 pixel will take 1 byte

 else one pixel will take 2 byte */

 Set value for SDOFST */

 For intelace inverse mode */

 For intelace non inverse mode */

	/*

	 * Configure video port pixel selection (VPOUT)

	 * Here -1 is to make the height value less than FMT_VERT.FMTLNV

 misc operations */

 TODO add support for raw bayer here */

	/*

	 * first try to register with vpfe. If not correct platform, then we

	 * don't have to iomap

 Save CCDC context */

 Disable CCDC */

 Restore CCDC context */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2010 Texas Instruments Inc

/**

 * vpbe_current_encoder_info - Get config info for current encoder

 * @vpbe_dev: vpbe device ptr

 *

 * Return ptr to current encoder config info

/**

 * vpbe_find_encoder_sd_index - Given a name find encoder sd index

 *

 * @cfg: ptr to vpbe cfg

 * @index: index used by application

 *

 * Return sd index of the encoder

 Venc is always first	*/

/**

 * vpbe_enum_outputs - enumerate outputs

 * @vpbe_dev: vpbe device ptr

 * @output: ptr to v4l2_output structure

 *

 * Enumerates the outputs available at the vpbe display

 * returns the status, -EINVAL if end of output list

 Get std by std id */

/**

 * vpbe_set_output - Set output

 * @vpbe_dev: vpbe device ptr

 * @index: index of output

 *

 * Set vpbe output to the output specified by the index

	/*

	 * Currently we switch the encoder based on output selected

	 * by the application. If media controller is implemented later

	 * there is will be an API added to setup_link between venc

	 * and external encoder. So in that case below comparison always

	 * match and encoder will not be switched. But if application

	 * chose not to use media controller, then this provides current

	 * way of switching encoder at the venc output.

 Need to switch the encoder at the output */

 Set output at the encoder */

	/*

	 * It is assumed that venc or external encoder will set a default

	 * mode in the sub device. For external encoder or LCD pannel output,

	 * we also need to set up the lcd port for the required mode. So setup

	 * the lcd port for the default mode that is configured in the board

	 * arch/arm/mach-davinci/board-dm355-evm.setup file for the external

	 * encoder.

/**

 * vpbe_get_output - Get output

 * @vpbe_dev: vpbe device ptr

 *

 * return current vpbe output to the the index

/*

 * vpbe_s_dv_timings - Set the given preset timings in the encoder

 *

 * Sets the timings if supported by the current encoder. Return the status.

 * 0 - success & -EINVAL on error

 Call amplifier subdevice */

 set the lcd controller output for the given mode */

/*

 * vpbe_g_dv_timings - Get the timings in the current encoder

 *

 * Get the timings in the current encoder. Return the status. 0 - success

 * -EINVAL on error

/*

 * vpbe_enum_dv_timings - Enumerate the dv timings in the current encoder

 *

 * Get the timings in the current encoder. Return the status. 0 - success

 * -EINVAL on error

/*

 * vpbe_s_std - Set the given standard in the encoder

 *

 * Sets the standard if supported by the current encoder. Return the status.

 * 0 - success & -EINVAL on error

 set the lcd controller output for the given mode */

/*

 * vpbe_g_std - Get the standard in the current encoder

 *

 * Get the standard in the current encoder. Return the status. 0 - success

 * -EINVAL on error

/*

 * vpbe_set_mode - Set mode in the current encoder using mode info

 *

 * Use the mode string to decide what timings to set in the encoder

 * This is typically useful when fbset command is used to change the current

 * timings by specifying a string to indicate the timings.

			/*

			 * it may be one of the 3 timings type. Check and

			 * invoke right API

 Only custom timing should reach here */

 set the default mode in the encoder */

/**

 * vpbe_initialize() - Initialize the vpbe display controller

 * @dev: Master and slave device ptr

 * @vpbe_dev: vpbe device ptr

 *

 * Master frame buffer device drivers calls this to initialize vpbe

 * display controller. This will then registers v4l2 device and the sub

 * devices and sets a current encoder sub device for display. v4l2 display

 * device driver is the master and frame buffer display device driver is

 * the slave. Frame buffer display driver checks the initialized during

 * probe and exit if not initialized. Returns status.

	/*

	 * v4l2 abd FBDev frame buffer devices will get the vpbe_dev pointer

	 * from the platform device by iteration of platform drivers and

	 * matching with device name

 We have dac clock available for platform */

 first enable vpss clocks */

 First register a v4l2 device */

 register venc sub device */

 initialize osd device */

	/*

	 * Register any external encoders that are configured. At index 0 we

	 * store venc sd index.

 venc is at index 0 */

 Add amplifier subdevice for dm365 */

 set the current encoder and output to that of venc by default */

 TBD handling of bootargs for default output and mode */

/**

 * vpbe_deinitialize() - de-initialize the vpbe display controller

 * @dev: Master and slave device ptr

 * @vpbe_dev: vpbe device ptr

 *

 * vpbe_master and slave frame buffer devices calls this to de-initialize

 * the display controller. It is called when master and slave device

 * driver modules are removed and no longer requires the display controller.

 disable vpss clocks */

 set the driver data in platform device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2008-2009 Texas Instruments Inc

 *

 * Image Sensor Interface (ISIF) driver

 *

 * This driver is for configuring the ISIF IP available on DM365 or any other

 * TI SoCs. This is used for capturing yuv or bayer video or image data

 * from a decoder or sensor. This IP is similar to the CCDC IP on DM355

 * and DM6446, but with enhanced or additional ip blocks. The driver

 * configures the ISIF upon commands from the vpfe bridge driver through

 * ccdc_hw_device interface.

 *

 * TODO: 1) Raw bayer parameter settings and bayer capture

 *	 2) Add support for control ioctl

 Defaults for module configuration parameters */

 ISIF operation configuration */

 ISIF base address */

 ISIF Linear Table 0 */

 ISIF Linear Table 1 */

 Raw Bayer formats */

 Raw YUV formats */

 register access routines */

 reg_modify() - read, modify and write register */

 disable BC */

 disable vdfc */

 disable CSC */

 disable linearization */

 disable other modules here as they are supported */

 Before disable isif, disable all ISIF modules */

		/*

		 * wait for next VD. Assume lowest scan rate is 12 Hz. So

		 * 100 msec delay is good enough

 Horizontal pattern */

 vertical pattern */

 LPF */

 Enable clock to ISIF, IPIPEIF and BL */

 Set default offset and gain */

 This function will configure the window size to be capture in ISIF reg */

	/*

	 * ppc - per pixel count. indicates how many pixels per cell

	 * output to SDRAM. example, for ycbcr, it is one y and one c, so 2.

	 * raw capture this is 1

 Writing the horizontal info into the registers */

 To account for VD since line 0 doesn't have any data */

 To account for VD since line 0 doesn't have any data */

 configure VDINT0 and VDINT1 */

	/*

	 * DC Offset is always added to image data irrespective of bc enable

	 * status

 Enable BC and horizontal clamp calculation parameters */

			/*

			 * Window count for calculation

			 * Base window selection

			 * pixel limit

			 * Horizontal size of window

			 * vertical size of the window

			 * Horizontal start position of the window

			 * Vertical start position of the window

 vertical clamp calculation parameters */

 Reset clamp value sel for previous line */

 Optical Black horizontal start position */

 Optical Black vertical start position */

 Optical Black vertical size for calculation */

 Vertical start position for BC subtraction */

 shift value for correction & enable linearization (set lsb) */

 Scale factor */

 initialize retries to loop for max ~ 250 usec */

 Correction mode */

 Correct whole line or partial */

 level shift value */

 Defect saturation level */

 set DFCMARST and set DFCMWR */

 clear DFCMARST and set DFCMWR */

 Extra cycle needed */

 enable VDFC */

 CSCM - LSB */

 CSCM - MSB */

 program the active area */

	/*

	 * one extra pixel as required for CSC. Actually number of

	 * pixel - 1 should be configured in this register. So we

	 * need to subtract 1 before writing to FMTSPH, but we will

	 * not do this since csc requires one extra pixel

	/*

	 * one extra line as required for CSC. See reason documented for

	 * num_pixels

 Enable CSC */

	/*

	 * Configure CCDCFG register:-

	 * Set CCD Not to swap input since input is RAW data

	 * Set FID detection function to Latch at V-Sync

	 * Set WENLOG - isif valid area

	 * Set TRGSEL

	 * Set EXTRG

	 * Packed to 8 or 16 bits

	/*

	 * Configure the vertical sync polarity(MODESET.VDPOL)

	 * Configure the horizontal sync polarity (MODESET.HDPOL)

	 * Configure frame id polarity (MODESET.FLDPOL)

	 * Configure data polarity

	 * Configure External WEN Selection

	 * Configure frame format(progressive or interlace)

	 * Configure pixel format (Input mode)

	 * Configure the data shift

	/*

	 * Configure GAMMAWD register

	 * CFA pattern setting

 Gamma msb */

 Configure DPCM compression settings */

 Configure Gain & Offset */

 Configure Color pattern */

 Configure HSIZE register  */

 calculate line offset in 32 bytes based on pack value */

 Configure SDOFST register  */

 For interlace inverse mode */

 For interlace non inverse mode */

 For progressive inverse mode */

 For progressive non inverse mode */

 Configure video window */

 Configure Black Clamp */

 Configure Vertical Defection Pixel Correction */

 Configure Color Space Conversion */

 Configure Culling */

 Configure horizontal and vertical offsets(DFC,LSC,Gain) */

 Setup test pattern if enabled */

 Use the HD/VD pol settings from user */

 misc operations */

 This function will configure ISIF for YCbCr parameters. */

 configure pixel format or input mode */

 pack the data to 8-bit ISIFCFG */

 setup BT.656, embedded sync  */

 enable 10 bit mode in ccdcfg */

 should never come here */

 Set up pix order */

 configure video window */

	/*

	 * configure the horizontal line offset

	 * this is done by rounding up width to a multiple of 16 pixels

	 * and multiply by two to account for y:cb:cr 4:2:2 data

 configure the memory line offset */

 two fields are interleaved in memory */

 copy defaults to module params */

 Platform data holds setup_pinmux function ptr */

	/*

	 * first try to register with vpfe. If not correct platform, then we

	 * don't have to iomap

	/*

	 * setup Mux configuration for ccdc which may be different for

	 * different SoCs using this CCDC

 Get the ISIF base address, linearization table0 and table1 addr. */

 ISIF base address */

 ISIF linear tbl0 address */

 ISIF linear tbl0 address */

/*

 * vpif - Video Port Interface driver

 * VPIF is a receiver and transmitter for video data. It has two channels(0, 1)

 * that receiving video byte stream and two channels(2, 3) for video output.

 * The hardware supports SDTV, HDTV formats, raw data capture.

 * Currently, the driver supports NTSC and PAL standards.

 *

 * Copyright (C) 2009 Texas Instruments Incorporated - https://www.ti.com/

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation version 2.

 *

 * This program is distributed .as is. WITHOUT ANY WARRANTY of any

 * kind, whether express or implied; without even the implied warranty

 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

/*

 * vpif_ch_params: video standard configuration parameters for vpif

 *

 * The table must include all presets from supported subdevices.

 HDTV formats */

 SDTV formats */

 This structure is used to keep track of VPIF size register's offsets */

 Channel0 */

 Channel1 */

 Channel2 */

 Channel3 */

/* vpif_set_mode_info:

 * This function is used to set horizontal and vertical config parameters

 * As per the standard in the channel, configure the values of L1, L3,

 * L5, L7  L9, L11 in VPIF Register , also write width and height

/* config_vpif_params

 * Function to set the parameters of a channel

 * Mainly modifies the channel ciontrol register

 * It sets frame format, yc mux mode

 Set raster scanning SDR Format */

 Set the Pixel enable bit */

 Set the polarity of various pins */

 Set data width */

 Write the pitch in the driver */

/* vpif_set_video_params

 * This function is used to set video parameters in VPIF register

 YC are on separate channels (HDTV formats) */

	/*

	 * If VPIF Node has endpoints, assume "new" DT support,

	 * where capture and display drivers don't have DT nodes

	 * so their devices need to be registered manually here

	 * for their legacy platform_drivers to work.

	/*

	 * For DT platforms, manually create platform_devices for

	 * capture/display drivers.

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2010 Texas Instruments Incorporated - https://www.ti.com/

 Make cur_frm pointing to next_frm */

	/*

	 * one field is displayed configure

	 * the next frame if it is available

	 * otherwise hold on current frame

	 * Get next from the buffer queue

 Remove that from the buffer queue */

 Mark state of the frame to active */

 interrupt service routine */

		/*

		* If the display is non-interlaced, then we need to flag the

		* end-of-frame event at every interrupt regardless of the

		* value of the FIDST bit.  We can conclude that the display is

		* non-interlaced if the value of the FIDST bit is unchanged

		* from the previous interrupt.

 end-of-frame for interlaced display */

 Check the field format */

 Progressive mode */

 Interlaced mode */

			/*

			* If field id does not match with store

			* field id

 Make them in sync */

			/*

			* device field id and local field id are

			* in sync. If this is even field

 odd field */

/*

 * vpbe_buffer_prepare()

 * This is the callback function called from vb2_qbuf() function

 * the buffer is prepared and user space virtual address is converted into

 * physical address

/*

 * vpbe_buffer_setup()

 * This function allocates memory for the buffers

 Get the file handle object and layer object */

 Store number of buffers allocated in numbuffer member */

/*

 * vpbe_buffer_queue()

 * This function adds the buffer to DMA queue

 Get the file handle object and layer object */

 add the buffer to the DMA queue */

 Get the next frame from the buffer queue */

 Remove buffer from the buffer queue */

 Mark state of the current frame to active */

 Initialize field_id and started member */

 Set parameters in OSD and VENC */

	/*

	 * if request format is yuv420 semiplanar, need to

	 * enable both video windows

 release all active buffers */

 Set address in the display registers */

 Enable the window */

	/*

	 * Application initially set the image format. Current display

	 * size is obtained from the vpbe display controller. expected_xsize

	 * and expected_ysize are set through S_SELECTION ioctl. Based on this,

	 * driver will calculate the scale factors for vertical and

	 * horizontal direction so that the image is displayed scaled

	 * and expanded. Application uses expansion to display the image

	 * in a square pixel. Otherwise it is displayed using displays

	 * pixel aspect ratio.It is expected that application chooses

	 * the crop coordinates for cropped or scaled display. if crop

	 * size is less than the image size, it is displayed cropped or

	 * it is displayed scaled and/or expanded.

	 *

	 * to begin with, set the crop window same as expected. Later we

	 * will override with scaled window size

 no horizontal zoom */

 no horizontal zoom */

 no horizontal zoom */

 no horizontal zoom */

 no scaling, only cropping. Set display area to crop area */

 no scaling, only cropping. Set display area to crop area */

 window height must be even for interlaced display */

/*

 * vpbe_try_format()

 * If user application provides width and height, and have bytesperline set

 * to zero, driver calculates bytesperline and sizeimage based on hardware

 * limits.

 choose default as V4L2_PIX_FMT_UYVY */

 Check the field format */

 Make the bytesperline 32 byte aligned */

 apply zooming and h or v expansion */

 Enable expansion filter */

 If buffer type is video output */

 Fill in the information about format */

 Fill in the information about format */

 Check for valid pixel format */

	/* YUV420 is requested, check availability of the

		/* if other layer is available, only

		 * claim it, do not configure it

 Get osd layer config */

 Store the pixel format in the layer object */

 Change of the default pixel format for both video windows */

 Set the layer config in the osd window */

 Readback and fill the local copy of current pix format */

 Check for valid field format */

/*

 * vpbe_display_s_std - Set the given standard in the encoder

 *

 * Sets the standard if supported by the current encoder. Return the status.

 * 0 - success & -EINVAL on error

/*

 * vpbe_display_g_std - Get the standard in the current encoder

 *

 * Get the standard in the current encoder. Return the status. 0 - success

 * -EINVAL on error

 Get the standard from the current encoder */

/*

 * vpbe_display_enum_output - enumerate outputs

 *

 * Enumerates the outputs available at the vpbe display

 * returns the status, -EINVAL if end of output list

 Enumerate outputs */

/*

 * vpbe_display_s_output - Set output to

 * the output specified by the index

/*

 * vpbe_display_g_output - Get output from subdevice

 * for a given by the index

 Get the standard from the current encoder */

/*

 * vpbe_display_enum_dv_timings - Enumerate the dv timings

 *

 * enum the timings in the current encoder. Return the status. 0 - success

 * -EINVAL on error

 Enumerate outputs */

/*

 * vpbe_display_s_dv_timings - Set the dv timings

 *

 * Set the timings in the current encoder. Return the status. 0 - success

 * -EINVAL on error

 Set the given standard in the encoder */

/*

 * vpbe_display_g_dv_timings - Set the dv timings

 *

 * Get the timings in the current encoder. Return the status. 0 - success

 * -EINVAL on error

 Get the given standard in the encoder */

/*

 * vpbe_display_open()

 * It creates object of file handle structure and stores it in private_data

 * member of filepointer

 creating context for file descriptor */

 leaving if layer is already initialized */

 First claim the layer for this device */

 Couldn't get layer */

 Increment layer usrs counter */

/*

 * vpbe_display_release()

 * This function deletes buffer queue, frees the buffers and the davinci

 * display file * handle

 Decrement layer usrs counter */

 If this file handle has initialize encoder device, reset it */

 vpbe capture ioctl operations */

 Allocate memory for four plane display objects */

 Get the pointer to the layer object */

 Initialize field of video device */

 set the driver data in platform device */

/*

 * vpbe_display_probe()

 * This function creates device entries by register itself to the V4L2 driver

 * and initializes fields of each layer objects

 Allocate memory for vpbe_display */

	/*

	 * Scan all the platform devices to find the vpbe

	 * controller device and get the vpbe_dev object

 Initialize the vpbe display controller */

 initialize vb2 queue */

 Unregister video device */

/*

 * vpbe_display_remove()

 * It un-register hardware layer from V4L2 driver

 deinitialize the vpbe display controller */

 un-register device */

 Get the pointer to the layer object */

 Unregister video device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2008-2009 Texas Instruments Inc

 *

 * Driver name : VPFE Capture driver

 *    VPFE Capture driver allows applications to capture and stream video

 *    frames on DaVinci SoCs (DM6446, DM355 etc) from a YUV source such as

 *    TVP5146 or  Raw Bayer RGB image data from an image sensor

 *    such as Microns' MT9T001, MT9T031 etc.

 *

 *    These SoCs have, in common, a Video Processing Subsystem (VPSS) that

 *    consists of a Video Processing Front End (VPFE) for capturing

 *    video/raw image data and Video Processing Back End (VPBE) for displaying

 *    YUV data through an in-built analog encoder or Digital LCD port. This

 *    driver is for capture through VPFE. A typical EVM using these SoCs have

 *    following high level configuration.

 *

 *    decoder(TVP5146/		YUV/

 *	     MT9T001)   -->  Raw Bayer RGB ---> MUX -> VPFE (CCDC/ISIF)

 *				data input              |      |

 *							V      |

 *						      SDRAM    |

 *							       V

 *							   Image Processor

 *							       |

 *							       V

 *							     SDRAM

 *    The data flow happens from a decoder connected to the VPFE over a

 *    YUV embedded (BT.656/BT.1120) or separate sync or raw bayer rgb interface

 *    and to the input of VPFE through an optional MUX (if more inputs are

 *    to be interfaced on the EVM). The input data is first passed through

 *    CCDC (CCD Controller, a.k.a Image Sensor Interface, ISIF). The CCDC

 *    does very little or no processing on YUV data and does pre-process Raw

 *    Bayer RGB data through modules such as Defect Pixel Correction (DFC)

 *    Color Space Conversion (CSC), data gain/offset etc. After this, data

 *    can be written to SDRAM or can be connected to the image processing

 *    block such as IPIPE (on DM355 only).

 *

 *    Features supported

 *		- MMAP IO

 *		- Capture using TVP5146 over BT.656

 *		- support for interfacing decoders using sub device model

 *		- Work with DM355 or DM6446 CCDC to do Raw Bayer RGB/YUV

 *		  data capture to SDRAM.

 *    TODO list

 *		- Support multiple REQBUF after open

 *		- Support for de-allocating buffers through REQBUF

 *		- Support for Raw Bayer RGB capture

 *		- Support for chaining Image Processor

 *		- Support for static allocation of buffers

 *		- Support for USERPTR IO

 *		- Support for STREAMON before QBUF

 *		- Support for control ioctls

 standard information */

 0 - progressive, 1 - interlaced */

 ccdc configuration */

 This make sure vpfe is probed and ready to go */

 name of ccdc device */

 data structures */

 ccdc device registered */

 lock for accessing ccdc information */

 ccdc configuration */

 Used when raw Bayer image from ccdc is directly captured to SDRAM */

/*

 * vpfe_lookup_pix_format()

 * lookup an entry in the vpfe pix format table based on pix_format

/*

 * vpfe_register_ccdc_device. CCDC module calls this to

 * register with vpfe capture

		/*

		 * TODO. Will this ever happen? if so, we need to fix it.

		 * Probably we need to add the request to a linked list and

		 * walk through it during vpfe probe

 ignore this ccdc */

/*

 * vpfe_unregister_ccdc_device. CCDC module calls this to

 * unregister with vpfe capture

 ignore this ccdc */

/*

 * vpfe_config_ccdc_image_format()

 * For a pix format, configure ccdc to setup the capture

 configure the image window */

 do nothing, since it is default */

 buffer type only applicable for interlaced scan */

 set the frame format */

/*

 * vpfe_config_image_format()

 * For a given standard, this functions sets up the default

 * pix format & crop values in the vpfe device and ccdc.  It first

 * starts with defaults based values from the standard table.

 * It then checks if sub device supports get_fmt and then override the

 * values based on that.Sets crop values to match with scan resolution

 * starting at 0,0. It calls vpfe_config_ccdc_image_format() set the

 * values in ccdc

 first field and frame format based on standard frame format */

 assume V4L2_PIX_FMT_UYVY as default */

 assume V4L2_PIX_FMT_SBGGR8 */

 if sub device supports get_fmt, override the defaults */

 Sets the values in CCDC */

 Update the values of sizeimage and bytesperline */

 set first input of current subdevice as the current input */

 set default standard */

 Configure the default format information */

 now open the ccdc device to initialize it */

 Clear all VPFE/CCDC interrupts */

/*

 * vpfe_open : It creates object of file handle structure and

 * stores it in private_data  member of filepointer

 Allocate memory for the file handle object */

 store pointer to fh in private_data member of file */

 If decoder is not initialized. initialize it */

 Increment device usrs counter */

 Set io_allowed member to false */

 ISR for VINT0*/

 if streaming not started, don't do anything */

 only for 6446 this will be applicable */

 handle progressive frame capture */

 interlaced or TB capture check which field we are in hardware */

 switch the software maintained field id */

 we are in-sync here,continue */

			/*

			 * One frame is just being captured. If the next frame

			 * is available, release the current frame and move on

			/*

			 * based on whether the two fields are stored

			 * interleavely or separately in memory, reconfigure

			 * the CCDC memory address

		/*

		 * if one field is just being captured configure

		 * the next frame get the next frame from the empty

		 * queue if no frame is available hold on to the

		 * current buffer

		/*

		 * out of sync. Recover from any hardware out-of-sync.

		 * May loose one frame

 vdint1_isr - isr handler for VINT1 interrupt */

 if streaming not started, don't do anything */

 vpfe_stop_ccdc_capture: stop streaming in ccdc/isif */

/*

 * vpfe_release : This function deletes buffer queue, frees the

 * buffers and the vpfe file  handle

 Get the device lock */

 if this instance is doing IO */

 Decrement device usrs counter */

 If this is the last file handle */

 Free memory allocated to file handle object */

/*

 * vpfe_mmap : It is used to map kernel space buffers

 * into user spaces

 Get the device object and file handle object */

/*

 * vpfe_poll: It is used for select/poll system call

 vpfe capture driver file operations */

/*

 * vpfe_check_format()

 * This function adjust the input pixel format as per hardware

 * capabilities and update the same in pixfmt.

 * Following algorithm used :-

 *

 *	If given pixformat is not in the vpfe list of pix formats or not

 *	supported by the hardware, current value of pixformat in the device

 *	is used

 *	If given field is not supported, then current field is used. If field

 *	is different from current, then it is matched with that from sub device.

 *	Minimum height is 2 lines for interlaced or tb field and 1 line for

 *	progressive. Maximum height is clamped to active active lines of scan

 *	Minimum width is 32 bytes in memory and width is clamped to active

 *	pixels of scan.

 *	bytesperline is a multiple of 32.

		/*

		 * use current pixel format in the vpfe device. We

		 * will find this pix format in the table

 check if hw supports it */

 use current pixel format */

		/*

		 * Since this is currently used in the vpfe device, we

		 * will find this pix format in the table

 check what field format is supported */

 if field is any, use current value as default */

	/*

	 * if field is not same as current field in the vpfe device

	 * try matching the field with the sub device field

		/*

		 * If field value is not in the supported fields, use current

		 * field used in the device as default

 if sub device is supporting progressive, use that */

 use current field as default */

 Now adjust image resolutions supported */

 If interlaced, adjust height to be a multiple of 2 */

	/*

	 * recalculate bytesperline and sizeimage since width

	 * and height might have changed

 Fill in the information about format */

 Fill in the information about format */

 If streaming is started, return error */

 Check for valid frame format */

 store the pixel format in the device  object */

 First detach any IRQ if currently attached */

 set image capture parameters in the ccdc */

/*

 * vpfe_get_subdev_input_index - Get subdev index and subdev input index for a

 * given app input index

/*

 * vpfe_get_app_input - Get app input index for a given subdev input index

 * driver stores the input index of the current sub device and translate it

 * when application request the current input

	/*

	 * If streaming is started return device busy

	 * error

 set the bus/interface parameter for the sub device in ccdc */

 set the default image parameters in the device */

 Call querystd function of decoder device */

 Call decoder driver function to set the standard */

 If streaming is started, return device busy error */

/*

 *  Videobuf operations

 If buffer is not initialized, initialize it */

 Make sure user addresses are aligned to 32 bytes */

 Get the file handle object and device object */

 add the buffer to the DMA queue */

 Change state of the buffer */

	/*

	 * We need to flush the buffer from the dma queue since

	 * they are de-allocated

/*

 * vpfe_reqbufs. currently support REQBUF only once opening

 * the device.

 Call videobuf_querybuf to get information */

	/*

	 * If this file handle is not allowed to do IO,

	 * return error

/*

 * vpfe_calculate_offsets : This function calculates buffers offset

 * for top and bottom field

 vpfe_start_ccdc_capture: start streaming in ccdc/isif */

/*

 * vpfe_streamon. Assume the DMA queue is not empty.

 * application is expected to call QBUF before calling

 * this ioctl. If not, driver returns error

 If file handle is not allowed IO, return error */

 If buffer queue is empty, return error */

 Call videobuf_streamon to start streaming * in videobuf */

 Get the next frame from the buffer queue */

 Remove buffer from the buffer queue */

 Mark state of the current frame to active */

 Initialize field_id and started member */

 Calculate field offset */

 If io is allowed for this file handle, return error */

 If streaming is not started, return error */

 If std_index is invalid, then just return (== 1:1 aspect) */

 make sure streaming is not started */

 adjust the width to 16 pixel boundary */

 make sure parameters are valid */

 vpfe capture ioctl operations */

 Default number of buffers should be 3 */

	/*

	 * Set buffer size to min buffers size if invalid buffer size is

	 * given

 Allocate memory for device objects */

/*

 * vpfe_probe : This function creates device entries by register

 * itself to the V4L2 driver and initializes fields of each

 * device objects

 Get the pointer to the device object */

 Allocate memory for ccdc configuration */

 Get VINT0 irq resource */

 Get VINT1 irq resource */

 Initialize field of video device */

 Initialize field of the device objects */

 register video device */

 set the driver data in platform device */

 set driver private data */

 Load up the subdevice */

 update tvnorms from the sub devices */

 set first sub device as current one */

 We have at least one sub device to work with */

/*

 * vpfe_remove : It un-register device from V4L2 driver

/*

 * vpif-display - VPIF display driver

 * Display driver for TI DaVinci VPIF

 *

 * Copyright (C) 2009 Texas Instruments Incorporated - https://www.ti.com/

 * Copyright (C) 2014 Lad, Prabhakar <prabhakar.csengg@gmail.com>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation version 2.

 *

 * This program is distributed .as is. WITHOUT ANY WARRANTY of any

 * kind, whether express or implied; without even the implied warranty

 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 Is set to 1 in case of SDTV formats, 2 in case of HDTV formats. */

/**

 * vpif_buffer_prepare :  callback function for buffer prepare

 * @vb: ptr to vb2_buffer

 *

 * This is the callback function for buffer prepare when vb2_qbuf()

 * function is called. The buffer is prepared and user space virtual address

 * or user address is converted into  physical address

/**

 * vpif_buffer_queue_setup : Callback function for buffer setup.

 * @vq: vb2_queue ptr

 * @nbuffers: ptr to number of buffers requested by application

 * @nplanes: contains number of distinct video planes needed to hold a frame

 * @sizes: contains the size (in bytes) of each plane.

 * @alloc_devs: ptr to allocation context

 *

 * This callback function is called when reqbuf() is called to adjust

 * the buffer count and buffer size

 Calculate the offset for Y and C data  in the buffer */

/**

 * vpif_buffer_queue : Callback function to add buffer to DMA queue

 * @vb: ptr to vb2_buffer

 *

 * This callback function queues the buffer to DMA engine

 add the buffer to the DMA queue */

/**

 * vpif_start_streaming : Starts the DMA engine for streaming

 * @vq: ptr to vb2_buffer

 * @count: number of buffers

 Initialize field_id */

 clock settings */

 set the parameters and addresses */

 Get the next frame from the buffer queue */

	/*

	 * Set interrupt for both the fields in VPIF

	 * Register enable channel in VPIF register

/**

 * vpif_stop_streaming : Stop the DMA engine

 * @vq: ptr to vb2_queue

 *

 * This callback stops the DMA engine and any remaining buffers

 * in the DMA queue are released.

 Disable channel */

 release all active buffers */

 Get the next buffer from buffer queue */

 Remove that buffer from the buffer queue */

 Set top and bottom field addrs in VPIF registers */

 device field id and local field id are in sync */

 If this is even field */

		/* one frame is displayed If next frame is

 Copy frame display time */

 Change status of the cur_frm */

 Make cur_frm pointing to next_frm */

 odd field */

		/* one field is displayed configure the next

		 * frame if it is available else hold on current

 Get next from the buffer queue */

/*

 * vpif_channel_isr: It changes status of the displayed buffer, takes next

 * buffer from the queue and sets its address in VPIF registers

 If streaming is started in this channel */

 Progressive mode */

				/* Mark status of the cur_frm to

 Make cur_frm pointing to next_frm */

 Interlaced mode */

 If it is first interrupt, ignore it */

 Get field id from VPIF registers */

 If fid does not match with stored field id */

 Make them in sync */

 Set height and width paramateres */

/*

 * vpif_calculate_offsets: This function calculates buffers offset for Y and C

 * in the top and bottom field

 functions implementing ioctls */

/**

 * vpif_querycap() - QUERYCAP handler

 * @file: file ptr

 * @priv: file handle

 * @cap: ptr to v4l2_capability structure

 Fill in the information about format */

 Check the validity of the buffer type */

	/*

	 * to suppress v4l-compliance warnings silently correct

	 * the pixelformat

 store the pix format in the channel object */

 store the format in the channel object */

 Call encoder subdevice function to set the standard */

 Get the information about the standard */

/**

 * vpif_output_to_subdev() - Maps output to sub device

 * @vpif_cfg: global config ptr

 * @chan_cfg: channel config ptr

 * @index: Given output index from application

 *

 * lookup the sub device information for a given output index.

 * we report all the output to application. output table also

 * has sub device name for the each output

 loop through the sub device list to get the sub device info */

/**

 * vpif_set_output() - Select an output

 * @vpif_cfg: global config ptr

 * @ch: channel

 * @index: Given output index from application

 *

 * Select the given output.

 update tvnorms from the sub device output info */

/**

 * vpif_enum_dv_timings() - ENUM_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: input timings

/**

 * vpif_s_dv_timings() - S_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: digital video timings

 Configure subdevice timings, if any */

 Configure video port timings */

/**

 * vpif_g_dv_timings() - G_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: digital video timings

/*

 * vpif_log_status() - Status information

 * @file: file ptr

 * @priv: file handle

 *

 * Returns zero.

 status for sub devices */

 vpif display ioctl operations */

Configure the channels, buffer sizei, request irq */

 Allocate memory for six channel objects */

 If memory allocation fails, return error */

 Initialize field of the channel objects */

 select output 0 */

 set initial format */

 Initialize vb2 queue */

 register video device */

 Initialize the video_device structure */

/*

 * vpif_probe: This function creates device entries by register itself to the

 * V4L2 driver and initializes fields of each channel objects

/*

 * vpif_remove: It un-register channels from V4L2 driver

 un-register device */

 Get the pointer to the channel object */

 Unregister video device */

 Get the pointer to the channel object */

 Disable channel */

 Get the pointer to the channel object */

 Enable channel */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2009 Texas Instruments.

 *

 * common vpss system module platform driver for all video drivers.

 DM644x defines */

 vpss BL register offsets */

 vpss CLK register offsets */

 masks and shifts */

/*

 * VDINT0 - vpss_int0, VDINT1 - vpss_int1, H3A - vpss_int4,

 * IPIPE_INT1_SDR - vpss_int5

 VENCINT - vpss_int8 */

/*

 * vpss interrupts. VDINT0 - vpss_int0, VDINT1 - vpss_int1,

 * AF - vpss_int3

 AEW - vpss_int6, RSZ_INT_DMA - vpss_int5 */

 VENC - vpss_int8 */

 masks and shifts for DM365*/

 Different SoC platforms supported by this driver */

/*

 * vpss operations. Depends on platform. Not all functions are available

 * on all platforms. The api, first check if a function is available before

 * invoking it. In the probe, the function ptrs are initialized based on

 * vpss name. vpss name can be "dm355_vpss", "dm644x_vpss" etc.

 enable clock */

 select input to ccdc */

 clear wbl overflow bit */

 set sync polarity */

 set the PG_FRAME_SIZE register*/

 check and clear interrupt if occurred */

 vpss configuration */

 register access routines */

 For DM365 only */

 For DM365 only */

 if we are using pattern generator, enable it */

 writing a 0 clear the overflow */

/*

 *  dm355_enable_clock - Enable VPSS Clock

 *  @clock_sel: Clock to be enabled/disabled

 *  @en: enable/disable flag

 *

 *  This is called to enable or disable a vpss clock

 nothing since lsb */

 Setup vpss interrupts */

 Setup vpss interrupts */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2009 Texas Instruments Inc

 * Copyright (C) 2014 Lad, Prabhakar <prabhakar.csengg@gmail.com>

 *

 * TODO : add support for VBI & HBI data service

 *	  add static buffer allocation

 global variables */

 Is set to 1 in case of SDTV formats, 2 in case of HDTV formats. */

/**

 * vpif_buffer_prepare :  callback function for buffer prepare

 * @vb: ptr to vb2_buffer

 *

 * This is the callback function for buffer prepare when vb2_qbuf()

 * function is called. The buffer is prepared and user space virtual address

 * or user address is converted into  physical address

/**

 * vpif_buffer_queue_setup : Callback function for buffer setup.

 * @vq: vb2_queue ptr

 * @nbuffers: ptr to number of buffers requested by application

 * @nplanes: contains number of distinct video planes needed to hold a frame

 * @sizes: contains the size (in bytes) of each plane.

 * @alloc_devs: ptr to allocation context

 *

 * This callback function is called when reqbuf() is called to adjust

 * the buffer count and buffer size

 Calculate the offset for Y and C data in the buffer */

/**

 * vpif_buffer_queue : Callback function to add buffer to DMA queue

 * @vb: ptr to vb2_buffer

 add the buffer to the DMA queue */

/**

 * vpif_start_streaming : Starts the DMA engine for streaming

 * @vq: ptr to vb2_buffer

 * @count: number of buffers

 Initialize field_id */

 configure 1 or 2 channel mode */

 Call vpif_set_params function to set the parameters and addresses */

 Get the next frame from the buffer queue */

 Remove buffer from the buffer queue */

	/**

	 * Set interrupt for both the fields in VPIF Register enable channel in

	 * VPIF register

/**

 * vpif_stop_streaming : Stop the DMA engine

 * @vq: ptr to vb2_queue

 *

 * This callback stops the DMA engine and any remaining buffers

 * in the DMA queue are released.

 Disable channel as per its device type and channel id */

 release all active buffers */

/**

 * vpif_process_buffer_complete: process a completed buffer

 * @common: ptr to common channel object

 *

 * This function time stamp the buffer and mark it as DONE. It also

 * wake up any process waiting on the QUEUE and set the next buffer

 * as current

 Make curFrm pointing to nextFrm */

/**

 * vpif_schedule_next_buffer: set next buffer address for capture

 * @common : ptr to common channel object

 *

 * This function will get next buffer from the dma queue and

 * set the buffer address in the vpif register for capture.

 * the buffer is marked active

 Remove that buffer from the buffer queue */

 Set top and bottom field addresses in VPIF registers */

/**

 * vpif_channel_isr : ISR handler for vpif capture

 * @irq: irq number

 * @dev_id: dev_id ptr

 *

 * It changes status of the captured buffer, takes next buffer from the queue

 * and sets its address in VPIF registers

 skip If streaming is not started in this channel */

 Check the field format */

 Progressive mode */

			/**

			 * Interlaced mode. If it is first interrupt, ignore

			 * it

 Get field id from VPIF registers */

					/**

					 * If field id does not match stored

					 * field id, make them in sync

 device field id and local field id are in sync */

 this is even field */

 mark the current buffer as done */

 odd field */

/**

 * vpif_update_std_info() - update standard related info

 * @ch: ptr to channel object

 *

 * For a given standard selected by application, update values

 * in the device data structures

	/*

	 * if called after try_fmt or g_fmt, there will already be a size

	 * so use that by default.

 10 bits/pixel.  */

		/*

		 * For raw formats from camera sensors, we don't need

		 * the std_info from table lookup, so nothing else to do here.

 CCD/raw mode */

 standard not found */

/**

 * vpif_calculate_offsets : This function calculates buffers offsets

 * @ch : ptr to channel object

 *

 * This function calculates buffer offsets for Y and C in the top and

 * bottom field

 Calculate offsets for Y top, Y Bottom, C top and C Bottom */

 Calculate offsets for Y top, Y Bottom, C top and C Bottom */

 Calculate offsets for Y top, Y Bottom, C top and C Bottom */

/**

 * vpif_get_default_field() - Get default field type based on interface

 * @iface: ptr to vpif interface

/**

 * vpif_config_addr() - function to configure buffer address in vpif

 * @ch: channel ptr

 * @muxmode: channel mux mode

/**

 * vpif_input_to_subdev() - Maps input to sub device

 * @vpif_cfg: global config ptr

 * @chan_cfg: channel config ptr

 * @input_index: Given input index from application

 *

 * lookup the sub device information for a given input index.

 * we report all the inputs to application. inputs table also

 * has sub device name for the each input

 loop through the sub device list to get the sub device info */

/**

 * vpif_set_input() - Select an input

 * @vpif_cfg: global config ptr

 * @ch: channel

 * @index: Given input index from application

 *

 * Select the given input.

 no subdevice, no input to setup */

 first setup input path from sub device to vpif */

 copy interface parameters to vpif */

 update tvnorms from the sub device input info */

/**

 * vpif_querystd() - querystd handler

 * @file: file ptr

 * @priv: file handle

 * @std_id: ptr to std id

 *

 * This function is called to detect standard at the selected input

 Call querystd function of decoder device */

/**

 * vpif_g_std() - get STD handler

 * @file: file ptr

 * @priv: file handle

 * @std: ptr to std id

/**

 * vpif_s_std() - set STD handler

 * @file: file ptr

 * @priv: file handle

 * @std_id: ptr to std id

 Call encoder subdevice function to set the standard */

 Get the information about the standard */

 set standard in the sub device */

/**

 * vpif_enum_input() - ENUMINPUT handler

 * @file: file ptr

 * @priv: file handle

 * @input: ptr to input structure

/**

 * vpif_g_input() - Get INPUT handler

 * @file: file ptr

 * @priv: file handle

 * @index: ptr to input index

/**

 * vpif_s_input() - Set INPUT handler

 * @file: file ptr

 * @priv: file handle

 * @index: input index

/**

 * vpif_enum_fmt_vid_cap() - ENUM_FMT handler

 * @file: file ptr

 * @priv: file handle

 * @fmt: ptr to V4L2 format descriptor

 Fill in the information about format */

/**

 * vpif_try_fmt_vid_cap() - TRY_FMT handler

 * @file: file ptr

 * @priv: file handle

 * @fmt: ptr to v4l2 format structure

/**

 * vpif_g_fmt_vid_cap() - Set INPUT handler

 * @file: file ptr

 * @priv: file handle

 * @fmt: ptr to v4l2 format structure

 Check the validity of the buffer type */

 By default, use currently set fmt */

 If subdev has get_fmt, use that to override */

 e.g. mt9v032 */

 e.g. tvp514x */

/**

 * vpif_s_fmt_vid_cap() - Set FMT handler

 * @file: file ptr

 * @priv: file handle

 * @fmt: ptr to v4l2 format structure

 store the format in the channel object */

/**

 * vpif_querycap() - QUERYCAP handler

 * @file: file ptr

 * @priv: file handle

 * @cap: ptr to v4l2_capability structure

/**

 * vpif_enum_dv_timings() - ENUM_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: input timings

/**

 * vpif_query_dv_timings() - QUERY_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: input timings

/**

 * vpif_s_dv_timings() - S_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: digital video timings

 Configure subdevice timings, if any */

 Configure video port timings */

/**

 * vpif_g_dv_timings() - G_DV_TIMINGS handler

 * @file: file ptr

 * @priv: file handle

 * @timings: digital video timings

/*

 * vpif_log_status() - Status information

 * @file: file ptr

 * @priv: file handle

 *

 * Returns zero.

 status for sub devices */

 vpif capture ioctl operations */

 vpif file operations */

/**

 * initialize_vpif() - Initialize vpif data structures

 *

 * Allocate memory for data structures and initialize them

 Allocate memory for six channel objects */

 If memory allocation fails, return error */

 select input 0 */

 set initial format */

 Initialize vb2 queue */

 Initialize the video_device structure */

 Get the pointer to the channel object */

 Unregister video device */

	/*

	 * DT boot: OF node from parent device contains

	 * video ports & endpoints data.

/**

 * vpif_probe : This function probes the vpif capture driver

 * @pdev: platform device pointer

 *

 * This creates device entries by register itself to the V4L2 driver and

 * initializes fields of each channel objects

 free sub devices memory */

/**

 * vpif_remove() - driver remove handler

 * @device: ptr to platform device structure

 *

 * The vidoe device is unregistered

 un-register device */

 Get the pointer to the channel object */

 Unregister video device */

/**

 * vpif_suspend: vpif device suspend

 * @dev: pointer to &struct device

 Get the pointer to the channel object */

 Disable channel */

/*

 * vpif_resume: vpif device suspend

 Get the pointer to the channel object */

 Enable channel */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2010 Texas Instruments Inc

 sentinel */

/* This function sets the dac of the VPBE for various outputs

 disable VCLK output pin enable */

 Disable output sync pins */

 Disable DCLOCK */

 Disable LCD output control (accepting default polarity) */

 Set OSD clock and OSD Sync Adavance registers */

/*

 * setting NTSC mode

 Setup clock at VPSS & VENC for SD */

 to set VENC CLK DIV to 1 - final clock is 54 MHz */

 Set REC656 Mode */

/*

 * setting PAL mode

 Setup clock at VPSS & VENC for SD */

 to set VENC CLK DIV to 1 - final clock is 54 MHz */

 Set REC656 Mode */

/*

 * venc_set_480p59_94

 *

 * This function configures the video encoder to EDTV(525p) component setting.

 Setup clock at VPSS & VENC for SD */

/*

 * venc_set_625p

 *

 * This function configures the video encoder to HDTV(625p) component setting

 Setup clock at VPSS & VENC for SD */

/*

 * venc_set_720p60_internal - Setup 720p60 in venc for dm365 only

 DM365 component HD mode */

/*

 * venc_set_1080i30_internal - Setup 1080i30 in venc for dm365 only

 DM365 component HD mode */

 TBD setup internal 720p mode here */

 for DM365 VPBE, there is DAC inside */

 TBD setup internal 1080i mode here */

 for DM365 VPBE, there is DAC inside */

 Set default to output to composite and std to NTSC */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2007-2010 Texas Instruments Inc

 * Copyright (C) 2007 MontaVista Software, Inc.

 *

 * Andy Lowe (alowe@mvista.com), MontaVista Software

 * - Initial version

 * Murali Karicheri (mkaricheri@gmail.com), Texas Instruments Ltd.

 * - ported to sub device interface

 sentinel */

 register access routines */

 define some macros for layer and pixfmt classification */

/**

 * _osd_dm6446_vid0_pingpong() - field inversion fix for DM6446

 * @sd: ptr to struct osd_state

 * @field_inversion: inversion flag

 * @fb_base_phys: frame buffer address

 * @lconfig: ptr to layer config

 *

 * This routine implements a workaround for the field signal inversion silicon

 * erratum described in Advisory 1.3.8 for the DM6446.  The fb_base_phys and

 * lconfig parameters apply to the vid0 window.  This routine should be called

 * whenever the vid0 layer configuration or start address is modified, or when

 * the OSD field inversion setting is modified.

 * Returns: 1 if the ping-pong buffers need to be toggled in the vsync isr, or

 *          0 otherwise

 caller must ensure that OSD1 is configured in attribute mode */

 disable attribute mode as well as disabling the window */

 enable attribute mode for OSD1 */

 enable OSD1 and disable attribute mode */

	/*

	 * use otherwin flag to know this is the other vid window

	 * in YUV420 mode, if is, skip this check

		/*

		 * DM365: start address is 27-bit long address b26 - b23 are

		 * in offset register b12 - b9, and * bit 26 has to be '1'

 Y is in VID0 */

 CbCr is in VID1 */

/**

 * try_layer_config() - Try a specific configuration for the layer

 * @sd: ptr to struct osd_state

 * @layer: layer to configure

 * @lconfig: layer configuration to try

 *

 * If the requested lconfig is completely rejected and the value of lconfig on

 * exit is the current lconfig, then try_layer_config() returns 1.  Otherwise,

 * try_layer_config() returns 0.  A return value of 0 does not necessarily mean

 * that the value of lconfig on exit is identical to the value of lconfig on

 * entry, but merely that it represents a change from the current lconfig.

 verify that the pixel format is compatible with the layer */

		/*

		 * The requested pixel format is incompatible with the layer,

		 * so keep the current layer configuration.

 DM6446: */

 only one OSD window at a time can use RGB pixel formats */

			/*

			 * The other OSD window is already configured for an

			 * RGB, so keep the current layer configuration.

 DM6446: only one video window at a time can use RGB888 */

			/*

			 * The other video window is already configured for

			 * RGB888, so keep the current layer configuration.

 window dimensions must be non-zero */

 round line_length up to a multiple of 32 */

 ysize and ypos must be even for interlaced displays */

	/*

	 * The DM6446 supports RGB888 pixel format in a single video window.

	 * This routine disables RGB888 pixel format for both video windows.

	 * The caller must ensure that neither video window is currently

	 * configured for RGB888 pixel format.

	/*

	 * The DM6446 supports RGB888 pixel format in a single video window.

	 * This routine enables RGB888 pixel format for the specified video

	 * window.  The caller must ensure that the other video window is not

	 * currently configured for RGB888 pixel format, as this routine will

	 * disable RGB888 pixel format for the other window.

	/*

	 * The caller must ensure that all windows using YC pixfmt use the same

	 * Cb/Cr order.

		/*

		 * For YUV420P format the register contents are

		 * duplicated in both VID registers

 other window also */

			/*

			  * if NV21 pixfmt and line length not 32B

			  * aligned (e.g. NTSC), Need to set window

			  * X pixel size to be 32B aligned as well

		/*

		 * The caller must ensure that OSD1 is disabled prior to

		 * switching from a normal mode to attribute mode or from

		 * attribute mode to a normal mode.

		/*

		 * For YUV420P format the register contents are

		 * duplicated in both VID registers

 other window also */

 update the current Cb/Cr order */

	/*

	 * If we are switching OSD1 from normal mode to attribute mode or from

	 * attribute mode to normal mode, then we must disable the window.

			/*

			 * We just switched OSD1 from attribute mode to normal

			 * mode, so we must initialize the CLUT select, the

			 * blend factor, transparency colorkey enable, and

			 * attenuation enable (DM6446 only) bits in the

			 * OSDWIN1MD register.

			/*

			 * We just switched OSD1 from normal mode to attribute

			 * mode, so we must initialize the blink enable and

			 * blink interval bits in the OSDATRMD register.

	/*

	 * If we just switched to a 1-, 2-, or 4-bits-per-pixel bitmap format

	 * then configure a default palette map.

		/*

		 * The default palette map maps the pixel value to the clut

		 * index, i.e. pixel value 0 maps to clut entry 0, pixel value

		 * 1 maps to clut entry 1, etc.

 DM6446: configure the RGB888 enable and window selection */

		/*

		 * Other code relies on the fact that OSD windows default to a

		 * bitmap pixel format when they are deallocated, so don't

		 * change this default pixel format.

 set default Cb/Cr order */

		/*

		 * ROM CLUT1 on the DM355 is similar (identical?) to ROM CLUT0

		 * on the DM6446, so make ROM_CLUT1 the default on the DM355.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2005-2009 Texas Instruments Inc

 *

 * CCDC hardware module for DM355

 * ------------------------------

 *

 * This module is for configuring DM355 CCD controller of VPFE to capture

 * Raw yuv or Bayer RGB data from a decoder. CCDC has several modules

 * such as Defect Pixel Correction, Color Space Conversion etc to

 * pre-process the Bayer RGB data, before writing it to SDRAM.

 *

 * TODO: 1) Raw bayer parameter settings and bayer capture

 *	 2) Split module parameter structure to module specific ioctl structs

 *	 3) add support for lense shading correction

 *	 4) investigate if enum used for user space type definition

 *	    to be replaced by #defines or integer

 CCDC interface type */

 Raw Bayer configuration */

 YCbCr configuration */

 ccdc base address */

 Raw configurations */

 YCbCr configuration */

 Raw Bayer formats */

 Raw YUV formats */

 register access routines */

 configure gain */

 configure offset */

/*

 * ccdc_restore_defaults()

 * This function restore power on defaults in the ccdc registers

 set all registers to zero */

 now override the values with power on defaults in registers */

 no culling support */

 Set default Gain and Offset */

 select ccdc input */

 select ccdc clock */

 disable clock */

 do nothing for now */

/*

 * ccdc_setwin()

 * This function will configure the window size to

 * be capture in CCDC reg.

	/*

	 * ppc - per pixel count. indicates how many pixels per cell

	 * output to SDRAM. example, for ycbcr, it is one y and one c, so 2.

	 * raw capture this is 1

 Writing the horizontal info into the registers */

 Since first line doesn't have any data */

 configure VDINT0 and VDINT1 */

 Since first line doesn't have any data */

 configure VDINT0 and VDINT1 */

 This function will configure CCDC for YCbCr video capture */

 first set the CCDC power on defaults values in all registers */

 configure pixel format & video frame format */

 setup BT.656 sync mode */

		/*

		 * configure the FID, VD, HD pin polarity fld,hd pol positive,

		 * vd negative, 8-bit pack mode

 y/c external sync mode */

 pack the data to 8-bit */

 configure video window */

 configure the order of y cb cr in SD-RAM */

	/*

	 * configure the horizontal line offset. This is done by rounding up

	 * width to a multiple of 16 pixels and multiply by two to account for

	 * y:cb:cr 4:2:2 data

 configure the memory line offset */

 two fields are interleaved in memory */

/*

 * ccdc_config_black_clamp()

 * configure parameters for Optical Black Clamp

 configure DCSub */

 Enable the Black clamping, set sample lines and pixels */

 If Black clamping is enable then make dcsub 0 */

/*

 * ccdc_config_black_compense()

 * configure parameters for Black Compensation

/*

 * ccdc_write_dfc_entry()

 * write an entry in the dfc table.

 TODO This is to be re-visited and adjusted */

 set WR bit to write */

	/*

	 * Assume, it is very short. If we get an error, we need to

	 * adjust this value

	/*

	 * TODO We expect the count to be non-zero to be successful. Adjust

	 * the count if write requires more time

/*

 * ccdc_config_vdfc()

 * configure parameters for Vertical Defect Correction

 Configure General Defect Correction. The table used is from IPIPE */

 Configure Vertical Defect Correction if needed */

 Enable only General Defect Correction */

 clear address ptr to offset 0 */

 write defect table entries */

 increment address for non zero index */

 update saturation level and enable dfc */

/*

 * ccdc_config_csc()

 * configure parameters for color space conversion

 * Each register CSCM0-7 has two values in S8Q5 format.

 Enable the CSC sub-module */

 Converting the co-eff as per the format of the register */

 CSCM - LSB */

			/*

			 * convert decimal part to binary. Use 2 decimal

			 * precision, user values range from .00 - 0.99

 CSCM - MSB */

/*

 * ccdc_config_color_patterns()

 * configure parameters for color patterns

 This function will configure CCDC for Raw mode image capture */

 restore power on defaults to register */

	/* CCDCFG register:

	 * set CCD Not to swap input since input is RAW data

	 * set FID detection function to Latch at V-Sync

	 * set WENLOG - ccdc valid area to AND

	 * set TRGSEL to WENBIT

	 * set EXTRG to DISABLE

	 * disable latching function on VSYNC - shadowed registers

	/*

	 * Set VDHD direction to input,  input type to raw input

	 * normal data polarity, do not use external WEN

	/*

	 * Configure the vertical sync polarity (MODESET.VDPOL), horizontal

	 * sync polarity (MODESET.HDPOL), field id polarity (MODESET.FLDPOL),

	 * frame format(progressive or interlace), & pixel format (Input mode)

 set pack for alaw compression */

 Configure for LPF */

 Configure the data shift */

 Configure the Median Filter threshold */

 Configure GAMMAWD register. defaur 11-2, and Mosaic cfa pattern */

 Enable and configure aLaw register if needed */

 Configure Median filter1 & filter2 */

 configure video window */

 Optical Clamp Averaging */

 Black level compensation */

 Vertical Defect Correction if needed */

 color space conversion */

 color pattern */

 Configure the Gain  & offset control */

 Configure DATAOFST  register */

 configuring HSIZE register */

 If pack 8 is enable then 1 pixel will take 1 byte */

 adjust to multiple of 32 */

 else one pixel will take 2 byte */

 Configure SDOFST register */

 For interlace inverse mode */

 For interlace non inverse mode */

 For progessive inverse mode */

 For progessive non inverse mode */

 misc operations */

 TODO add support for raw bayer here */

	/*

	 * first try to register with vpfe. If not correct platform, then we

	 * don't have to iomap

 Platform data holds setup_pinmux function ptr */

	/*

	 * setup Mux configuration for ccdc which may be different for

	 * different SoCs using this CCDC

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_cmd_v5.c

 *

 * Copyright (C) 2011 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 This function is used to send a command to the MFC */

 wait until host to risc command register becomes 'H2R_CMD_EMPTY' */

 Issue the command */

 Initialize the MFC */

 Suspend the MFC hardware */

 Wake up the MFC hardware */

 Preparing decoding - getting instance number */

 no crc & no pixelcache */

 Closing decoding instance  */

 Initialize cmd function pointers for MFC v5 */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * drivers/media/platform/samsung/mfc5/s5p_mfc_opr_v5.c

 *

 * Samsung MFC (Multi Function Codec - FIMV) driver

 * This file contains hw related functions.

 *

 * Kamil Debski, Copyright (c) 2011 Samsung Electronics

 * http://www.samsung.com/

 Allocate temporary buffers for decoding */

 Release temporary buffers for decoding */

 Allocate codec buffers */

 Codecs have different memory requirements */

 Allocate only if memory from bank 1 is necessary */

 Allocate only if memory from bank 2 is necessary */

 Release buffers allocated for codec */

 Allocate memory for instance data buffer */

 Zero content of the allocated memory */

 Initialize shared memory */

 shared memory offset only keeps the offset from base (port a) */

 Release instance buffer */

 NOP */

 NOP */

 Set registers for decoding temporary buffers */

 Set registers for shared buffer */

 Set registers for decoding stream buffer */

 Set decoding frame buffer */

 Bank2 */

 Set registers for encoding stream buffer */

 Set encoding ref & codec buffer */

 width */

 height */

 pictype : enable, IDR period */

 multi-slice control */

 multi-slice MB number or bit size */

 cyclic intra refresh */

 memory structure cur. frame */

 padding control & value */

* enable */

* cr value */

* cb value */

* y value */

* disable & all value clear */

 rate control config. */

* frame-level rate control */

 bit rate */

 reaction coefficient */

 seq header ctrl */

 frame skip mode */

 fixed target bit */

 pictype : number of B */

 num_b_frame - 0 ~ 2 */

 profile & level */

 level */

 profile - 0 ~ 2 */

 interlace  */

 height */

 loopfilter ctrl */

 loopfilter alpha offset */

 loopfilter beta offset */

 entropy coding mode */

 number of ref. picture */

 num of ref. pictures of P */

 max number of ref. pictures */

 8x8 transform enable */

 rate control config. */

 macroblock level rate control */

 frame QP */

 frame rate */

 max & min value of QP */

 max QP */

 min QP */

 macroblock adaptive scaling features */

 dark region */

 smooth region */

 static region */

 high activity region */

 extended encoder ctrl */

 AR VUI control */

 aspect ration IDC */

 sample  AR info */

 intra picture period for H.264 */

 control */

 value */

 extended encoder ctrl */

 vbv buffer size */

 pictype : number of B */

 num_b_frame - 0 ~ 2 */

 profile & level */

 level */

 profile - 0 ~ 2 */

 quarter_pixel */

 qp */

 frame rate */

 rate control config. */

 frame QP */

 max & min value of QP */

 max QP */

 min QP */

 extended encoder ctrl */

 vbv buffer size */

 qp */

 frame rate */

 rate control config. */

 frame QP */

 max & min value of QP */

 max QP */

 min QP */

 extended encoder ctrl */

 vbv buffer size */

 Initialize decoding */

 Setup loop filter, for decoding this is only valid for MPEG4 */

 Decode a single frame */

	/* Issue different commands to instance basing on whether it

 Encode a single frame */

 memory structure cur. frame */

 Frames are being decoded */

 Get the next source buffer */

 send null frame */

 send null frame */

 Initializing decoding - parsing header */

	/*

	 * Header was parsed now starting processing

	 * First set the output frame buffers

 Try running an operation on hardware */

 Check whether hardware is not running */

 This is perfectly ok, the scheduled ctx should wait */

 Choose the context to run */

 No contexts to run */

 Got context to run in ctx */

	/*

	 * Last frame has already been sent to MFC.

	 * Now obtaining frames from MFC buffer

 Free hardware lock */

		/* This is indeed important, as no operation has been

		 * scheduled, reduce the clock count as no one will

		 * ever do this, because no interrupt related to this try_run

 NOP */

 Initialize opr function pointers for MFC v5 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Samsung S5P Multi Format Codec v 5.1

 *

 * Copyright (c) 2011 Samsung Electronics Co., Ltd.

 * Kamil Debski, <k.debski@samsung.com>

 Helper functions for interrupt processing */

 Remove from hw execution round robin */

 Add to hw execution round robin */

 Remove from hw execution round robin */

 Add to hw execution round robin */

 Wake up context wait_queue */

 Wake up device wait_queue */

		/* This means that hw is busy and no interrupts were

		 * generated by hw for the Nth time of running this

		 * watchdog timer. This usually means a serious hw

		 * error. Now it is time to kill all instances and

	/* Lock the mutex that protects open and release.

 De-init MFC */

	/* Double check if there is at least one instance running.

 Make sure we actually have a new frame before continuing. */

	/* Copy timestamp / timecode from decoded src to dst and set

				/* Don't know how to handle

 If frame is same as previous then skip and do not dequeue */

	/* The MFC returns address of the buffer, now we have to

 Check if this is the buffer we're looking for */

 Handle frame decoding interrupt */

 All frames remaining in the buffer have been extracted  */

 A frame has been decoded and is in the buffer  */

 Mark source buffer as complete */

 Run MFC again on the same buffer */

 if suspending, wake up device and do not try_run again*/

 Error handling for interrupt */

 Error recovery is dependent on the state of context */

			/* It is highly probable that an error occurred

 Mark all dst buffers as having an error */

 Mark all src buffers as having an error */

 Header parsing interrupt handling */

 Header parsing interrupt handling */

 Interrupt processing */

 Reset the timeout watchdog */

 Get the reason of interrupt and the error code */

 An error has occurred */

 Open an MFC node */

 It is guarded by mfc_mutex in vfd */

 Allocate memory for context */

 Get context number */

 Mark context as idle */

 Setup ctrl handler */

 only for encoder */

 Setup ctrl handler */

 Load firmware if this is the first instance */

 Init the FW */

 Init videobuf2 queue for CAPTURE */

	/*

	 * We'll do mostly sequential access, so sacrifice TLB efficiency for

	 * faster allocation.

 Init videobuf2 queue for OUTPUT */

	/* One way to indicate end-of-stream for MFC is to set the

	 * bytesused == 0. However by default videobuf2 handles bytesused

	 * equal to 0 as a special case and changes its value to the size

	 * of the buffer. Set the allow_zero_bytesused flag so that videobuf2

	 * will keep the value of bytesused intact.

	/*

	 * We'll do mostly sequential access, so sacrifice TLB efficiency for

	 * faster allocation.

 Deinit when failure occurred */

 Release MFC context */

 if dev is null, do cleanup that doesn't need dev */

 Mark context as idle */

		/*

		 * If instance was initialised and not yet freed,

		 * return instance and free resources

 hardware locking scheme */

 vdev is gone if dev is null */

 Poll */

	/*

	 * There has to be at least one buffer queued on each queued_list, which

	 * means either in driver already or waiting for driver to claim it

	 * and start processing.

 Mmap */

 capture */

 v4l2 ops */

 DMA memory related helper functions */

	/*

	 * The memdevs are not proper OF platform devices, so in order for them

	 * to be treated as valid DMA masters we need a bit of a hack to force

	 * them to inherit the MFC node's DMA configuration.

	/*

	 * Create and initialize virtual devices for accessing

	 * reserved memory regions.

 Allocate memory for firmware and initialize both banks addresses */

	/* Valid buffers passed to MFC encoder with LAST_FRAME command

	 * should not have address of bank2 - MFC will treat it as a null frame.

	 * To avoid such situation we set bank2 address below the pool address.

	/*

	 * MFC hardware cannot handle 0 as a base address, so mark first 128K

	 * as used (to keep required base alignment) and adjust base address

 Firmware allocation cannot fail in this case */

 MFC probe function */

	/*

	 * Load fails if fs isn't mounted. Try loading anyway.

	 * _open() will load it, it it fails now. Ignore failure.

 decoder */

 encoder */

 Initialize HW ops and commands based on MFC version */

 Register decoder and encoder */

 Deinit MFC if probe had failed */

 Remove the driver */

	/*

	 * Clear ctx dev pointer to avoid races between s5p_mfc_remove()

	 * and s5p_mfc_release() and s5p_mfc_release() accessing ctx->dev

	 * after s5p_mfc_remove() is run during unbind.

 clear ctx->dev */

 Check if we're processing then wait if it necessary. */

 Try and lock the HW */

 Wait on the interrupt waitqueue */

 Power management */

	/*

	 * v6-v2 firmware contains bug fixes and interface change

	 * for init buffer command

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_ctrl.c

 *

 * Copyright (c) 2010 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 Allocate memory for firmware */

 Load firmware */

	/* Firmware has to be present as a separate file or compiled

 Release firmware memory */

	/* Before calling this function one has to make sure

 Reset */

 Check bus status */

 Reset the device */

 Zero Initialization of MFC registers */

 check bus reset control before reset */

		/* Reset

		 * set RISC_ON to 0 during power_on & wake_up.

		 * V6 needs RISC_ON set to 0 during reset also.

 Stop procedure */

  reset RISC */

  All reset except for MC */

 Check MC status */

		/* Zero initialization should be done before RESET.

 Initialize hardware */

 0. MFC reset */

 1. Set DRAM base Addr */

 2. Initialize registers of channel I/F */

 3. Release reset signal to the RISC */

 4. Initialize firmware */

 Failure. */

 Deinitialize hardware */

 Failure. */

 Release reset signal to the RISC */

 Send MFC wakeup command */

 Release reset signal to the RISC */

 0. MFC reset */

 1. Set DRAM base Addr */

 2. Initialize registers of channel I/F */

 3. Send MFC wakeup command and wait for completion*/

 Failure. */

 Error or timeout */

 Wait until instance is returned or timeout occurred */

 Free resources */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * drivers/media/platform/s5p-mfc/s5p_mfc_opr_v6.c

 *

 * Samsung MFC (Multi Function Codec - FIMV) driver

 * This file contains hw related functions.

 *

 * Copyright (c) 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 #define S5P_MFC_DEBUG_REGWRITE  */

 S5P_MFC_DEBUG_REGWRITE */

 Allocate temporary buffers for decoding */

 NOP */

 Release temporary buffers for decoding */

 NOP */

 Allocate codec buffers */

 Codecs have different memory requirements */

 Allocate only if memory from bank 1 is necessary */

 Release buffers allocated for codec */

 Allocate memory for instance data buffer */

 Release instance buffer */

 Allocate context buffers for SYS_INIT */

 Release context buffers for SYS_INIT */

 MFCv8 needs additional 64 bytes for luma,chroma dpb*/

 MFCv7 needs pad bytes for Luma and Chroma */

 Set registers for decoding stream buffer */

 Set decoding frame buffer */

 Bank2 */

 To test alignment */

 Set registers for encoding stream buffer */

 16B align */

 Set encoding ref & codec buffer */

 start address of per buffer is aligned */

 multi-slice control */

 multi-slice MB number or bit size */

 width */

 16 align */

 height */

 16 align */

 cropped width */

 cropped height */

 cropped offset */

 pictype : IDR period */

 multi-slice control */

 multi-slice MB number or bit size */

 cyclic intra refresh */

 'NON_REFERENCE_STORE_ENABLE' for debugging */

 memory structure cur. frame */

 0: Linear, 1: 2D tiled*/

 0: NV12(CbCr), 1: NV21(CrCb) */

 0: Linear, 1: 2D tiled*/

 0: NV12(CbCr), 1: NV21(CrCb) */

 0: Linear, 1: 2D tiled*/

 0: NV12(CbCr), 1: NV21(CrCb) */

 memory structure recon. frame */

 0: Linear, 1: 2D tiled */

 padding control & value */

* enable */

* cr value */

* cb value */

* y value */

 rate control config. */

 frame-level rate control */

 bit rate */

 reaction coefficient */

 tight CBR */

 loose CBR */

 seq header ctrl */

 frame skip mode */

 'DROP_CONTROL_ENABLE', disable */

 setting for MV range [16, 256] */

 pictype : number of B */

 profile & level */

* level */

* profile - 0 ~ 3 */

 rate control config. */

* macroblock level rate control */

* frame QP */

 max & min value of QP */

* max QP */

* min QP */

 other QPs */

 frame rate */

 vbv buffer size */

 interlace */

 height */

 32 align */

 cropped height */

 loop filter ctrl */

 loopfilter alpha offset */

 loopfilter beta offset */

 entropy coding mode */

 number of ref. picture */

 8x8 transform enable */

 macroblock adaptive scaling features */

* dark region */

* smooth region */

* static region */

* high activity region */

 aspect ratio VUI */

 aspect ration IDC */

 extended SAR */

 intra picture period for H.264 open GOP */

 control */

 value */

 'WEIGHTED_BI_PREDICTION' for B is disable */

 'CONSTRAINED_INTRA_PRED_ENABLE' is disable */

 ASO */

 hier qp enable */

 QP value for each layer */

 number of coding layer should be zero when hierarchical is disable */

 frame packing SEI generation */

* current frame0 flag */

* arrangement type */

 the valid range is 0 ~ number of macroblocks -1 */

 pictype : number of B */

 profile & level */

* level */

* profile - 0 ~ 1 */

 rate control config. */

* macroblock level rate control */

* frame QP */

 max & min value of QP */

* max QP */

* min QP */

 other QPs */

 frame rate */

 vbv buffer size */

 Disable HEC */

 profile & level */

* profile */

 rate control config. */

* macroblock level rate control */

* frame QP */

 max & min value of QP */

* max QP */

* min QP */

 other QPs */

 frame rate */

 vbv buffer size */

 pictype : number of B */

 profile - 0 ~ 3 */

 rate control config. */

* macroblock level rate control */

 frame rate */

 frame QP */

 other QPs */

 max QP */

 min QP */

 vbv buffer size */

 VP8 specific params */

 pictype : number of B */

 num_b_frame - 0 ~ 2 */

 UHD encoding case */

 this tier can be changed */

 tier & level */

 profile */

 level */

 tier - 0 ~ 1 */

 max partition depth */

 refresh period */

 loop filter setting */

 hier qp enable */

 QP value for each layer */

 rate control config. */

 macroblock level rate control */

 frame QP */

 frame rate */

 max & min value of QP */

 max QP */

 min QP */

 Initialize decoding */

 FMO_ASO_CTRL - 0: Enable, 1: Disable */

 Setup loop filter, for decoding this is only valid for MPEG4 */

 0: NV12(CbCr), 1: NV21(CrCb) */

 sei parse */

 Decode a single frame */

	/* Issue different commands to instance basing on whether it

 Set stride lengths for v7 & above */

 Encode a single frame */

 memory structure cur. frame */

 Frames are being decoded */

 Get the next source buffer */

	/*

	unsigned int src_y_size, src_c_size;

 send null frame */

 Initializing decoding - parsing header */

	/* Header was parsed now start processing

	 * First set the output frame buffers

 Try running an operation on hardware */

 Check whether hardware is not running */

 This is perfectly ok, the scheduled ctx should wait */

 Choose the context to run */

 No contexts to run */

 Got context to run in ctx */

	/* Last frame has already been sent to MFC

 Free hardware lock */

		/* This is in deed imporant, as no operation has been

		 * scheduled, reduce the clock count as no one will

		 * ever do this, because no interrupt related to this try_run

 Initialize registers for MFC v6 onwards */

 codec common registers */

 decoder registers */

 encoder registers */

 Initialize registers used in MFC v7+ */

	/* Initialize registers used in MFC v8 only.

	 * Also, over-write the registers which have

 encoder registers */

	/* Initialize registers used in MFC v10 only.

	 * Also, over-write the registers which have

	 * a different offset for MFC v10.

 decoder registers */

 encoder registers */

 Initialize opr function pointers for MFC v6 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_cmd.c

 *

 * Copyright (C) 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_pm.c

 *

 * Copyright (c) 2010 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 clock control */

 additional clocks are optional */

 clock control */

 prepare for software clock gating */

 finish software clock gating */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_enc.c

 *

 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 *

 * Jeongtae Park	<jtp.park@samsung.com>

 * Kamil Debski		<k.debski@samsung.com>

 context is ready to make header */

 context is ready to encode a frame */

 context is ready to encode remaining frames */

 move buffers in ref queue to src queue */

 Query capabilities of the device */

 This is run on output (encoder dest) */

 This is run on capture (encoder src) */

 dst_fmt is validated by call to vidioc_try_fmt */

 src_fmt is validated by call to vidioc_try_fmt */

 if memory is not mmp or userptr return error */

 Check for min encoder buffers */

 if memory is not mmp or userptr return error */

 Queue a buffer */

 Dequeue a buffer */

 Export DMA buffer */

 Stream on */

 Stream off, which equals to a pause */

 V4L2_MPEG_VIDEO_H264_LEVEL_1_0   */ 10,

 V4L2_MPEG_VIDEO_H264_LEVEL_1B    */ 9,

 V4L2_MPEG_VIDEO_H264_LEVEL_1_1   */ 11,

 V4L2_MPEG_VIDEO_H264_LEVEL_1_2   */ 12,

 V4L2_MPEG_VIDEO_H264_LEVEL_1_3   */ 13,

 V4L2_MPEG_VIDEO_H264_LEVEL_2_0   */ 20,

 V4L2_MPEG_VIDEO_H264_LEVEL_2_1   */ 21,

 V4L2_MPEG_VIDEO_H264_LEVEL_2_2   */ 22,

 V4L2_MPEG_VIDEO_H264_LEVEL_3_0   */ 30,

 V4L2_MPEG_VIDEO_H264_LEVEL_3_1   */ 31,

 V4L2_MPEG_VIDEO_H264_LEVEL_3_2   */ 32,

 V4L2_MPEG_VIDEO_H264_LEVEL_4_0   */ 40,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_0    */ 0,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_0B   */ 9,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_1    */ 1,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_2    */ 2,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_3    */ 3,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_3B   */ 7,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_4    */ 4,

 V4L2_MPEG_VIDEO_MPEG4_LEVEL_5    */ 5,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_1    */ 10,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_2    */ 20,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_2_1  */ 21,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_3    */ 30,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_3_1  */ 31,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_4    */ 40,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_4_1  */ 41,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_5    */ 50,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_5_1  */ 51,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_5_2  */ 52,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_6    */ 60,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_6_1  */ 61,

 V4L2_MPEG_VIDEO_HEVC_LEVEL_6_2  */ 62,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_UNSPECIFIED     */ 0,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_1x1             */ 1,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_12x11           */ 2,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_10x11           */ 3,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_16x11           */ 4,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_40x33           */ 5,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_24x11           */ 6,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_20x11           */ 7,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_32x11           */ 8,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_80x33           */ 9,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_18x11           */ 10,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_15x11           */ 11,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_64x33           */ 12,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_160x99          */ 13,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_4x3             */ 14,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_3x2             */ 15,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_2x1             */ 16,

 V4L2_MPEG_VIDEO_H264_VUI_SAR_IDC_EXTENDED        */ 255,

/*

 * Update range of all HEVC quantization parameter controls that depend on the

 * V4L2_CID_MPEG_VIDEO_HEVC_MIN_QP, V4L2_CID_MPEG_VIDEO_HEVC_MAX_QP controls.

 Should wait for the header to be produced */

 If context is ready then dev = work->data;schedule it to run */

 Mark destination as available for use by MFC */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_dec.c

 *

 * Copyright (C) 2011 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 * Kamil Debski, <k.debski@samsung.com>

 Find selected format description */

 Check whether a context should be run on hardware */

 Context is to parse header */

 Context is to decode a frame */

 Context is to return last frame */

 Context is to set buffers */

 Resolution change */

 Query capabilities of the device */

 Enumerate format */

 Get format */

		/* If the MFC is parsing the header,

 This is run on CAPTURE (decode output) */

		/* Width and height are set to the dimensions

		   of the movie, the buffer is bigger and

		   further processing stages should crop to this

		/* Set pixelformat to the format in which MFC

		/* This is run on OUTPUT

		   The buffer contains compressed image

 Try format */

 Set format */

 dst_fmt is validated by call to vidioc_try_fmt */

 src_fmt is validated by call to vidioc_try_fmt */

 Can only request buffers when we have a valid format set. */

 Request buffers */

 Query buffer */

 Queue a buffer */

 Dequeue a buffer */

 Export DMA buffer */

 Stream on */

 Stream off, which equals to a pause */

 Set controls - v4l2 control framework */

 Should wait for the header to be parsed */

 Get compose information */

 v4l2_ioctl_ops */

	/* Video output for decoding (source)

 A single plane is required for input */

	/* Video capture for decoding (destination)

 Output plane count is 2 - one for Y and one for CbCr */

 Setup buffer count */

 If context is ready then dev = work->data;schedule it to run */

 Mark destination as available for use by MFC */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * drivers/media/platform/s5p-mfc/s5p_mfc_opr.c

 *

 * Samsung MFC (Multi Function Codec - FIMV) driver

 * This file contains hw related functions.

 *

 * Kamil Debski, Copyright (c) 2012 Samsung Electronics Co., Ltd.

 * http://www.samsung.com/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * linux/drivers/media/platform/s5p-mfc/s5p_mfc_cmd_v6.c

 *

 * Copyright (c) 2012 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com/

 Reset RISC2HOST command */

 Issue the command */

 Open a new instance and get its number */

 no crc */

 Close instance */

 Initialize cmd function pointers for MFC v6 */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * drivers/media/platform/samsung/mfc5/s5p_mfc_intr.c

 *

 * C file for Samsung MFC (Multi Function Codec - FIMV) driver

 * This file contains functions used to wait for command completion.

 *

 * Kamil Debski, Copyright (C) 2011 Samsung Electronics Co., Ltd.

 * http://www.samsung.com/

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd

 * Author: Jacob Chen <jacob-chen@iotwrt.com>

 Set default formats */

 Write the default values to the ctx struct */

	/* Adjust all values accordingly to the hardware capabilities

	 * and chosen format.

 Reset crop settings */

		/*

		 * COMPOSE target is only valid for capture buffer type, return

		 * error for output buffer type

		/*

		 * CROP target is only valid for output buffer type, return

		 * error for capture buffer type

	/*

	 * bound and default crop/compose targets are invalid targets to

	 * try/set

 Create CMD buffer */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd

 * Author: Jacob Chen <jacob-chen@iotwrt.com>

	/*

	 * The rga hw scaling factor is a normalized inverse of the

	 * scaling factor.

	 * For example: When source width is 100 and destination width is 200

	 * (scaling of 2x), then the hw factor is NC * 100 / 200.

	 * The normalization factor (NC) is 2^16 = 0x10000.

	/*

	 * CSC mode must only be set when the colorspace families differ between

	 * input and output. It must remain unset (zeroed) if both are the same.

	/*

	 * Calculate the up/down scaling mode/factor.

	 *

	 * RGA used to scale the picture first, and then rotate second,

	 * so we need to swap the w/h when rotate degree is 90/270.

	/*

	 * Calculate the framebuffer virtual strides and active size,

	 * note that the step of vir_stride / vir_width is 4 byte words

	/*

	 * Calculate the source framebuffer base address with offset pixel.

	/*

	 * Configure the dest framebuffer base address with pixel offset.

 disable alpha blending */

	/*

	 * Due to hardware bug,

	 * src1 mmu also should be configured when using alpha blending.

 sync CMD buf for RGA */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2017 Fuzhou Rockchip Electronics Co.Ltd

 * Author: Jacob Chen <jacob-chen@iotwrt.com>

/* RGA MMU is a 1-Level MMU, so it can't be used through the IOMMU API.

 * We use it more like a scatter-gather list.

 Create local MMU table for RGA */

 sync local MMU table for RGA */

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - Base driver

 *

 * Copyright (C) 2019 Collabora, Ltd.

 *

 * Based on Rockchip ISP1 driver by Rockchip Electronics Co., Ltd.

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

/*

 * ISP Details

 * -----------

 *

 * ISP Comprises with:

 *	MIPI serial camera interface

 *	Image Signal Processing

 *	Many Image Enhancement Blocks

 *	Crop

 *	Resizer

 *	RBG display ready image

 *	Image Rotation

 *

 * ISP Block Diagram

 * -----------------

 *                                                             rkisp1-resizer.c          rkisp1-capture.c

 *                                                          |====================|  |=======================|

 *                                rkisp1-isp.c                              Main Picture Path

 *                        |==========================|      |===============================================|

 *                        +-----------+  +--+--+--+--+      +--------+  +--------+              +-----------+

 *                        |           |  |  |  |  |  |      |        |  |        |              |           |

 * +--------+    |\       |           |  |  |  |  |  |   -->|  Crop  |->|  RSZ   |------------->|           |

 * |  MIPI  |--->|  \     |           |  |  |  |  |  |   |  |        |  |        |              |           |

 * +--------+    |   |    |           |  |IE|IE|IE|IE|   |  +--------+  +--------+              |  Memory   |

 *               |MUX|--->|    ISP    |->|0 |1 |2 |3 |---+                                      | Interface |

 * +--------+    |   |    |           |  |  |  |  |  |   |  +--------+  +--------+  +--------+  |           |

 * |Parallel|--->|  /     |           |  |  |  |  |  |   |  |        |  |        |  |        |  |           |

 * +--------+    |/       |           |  |  |  |  |  |   -->|  Crop  |->|  RSZ   |->|  RGB   |->|           |

 *                        |           |  |  |  |  |  |      |        |  |        |  | Rotate |  |           |

 *                        +-----------+  +--+--+--+--+      +--------+  +--------+  +--------+  +-----------+

 *                                               ^

 * +--------+                                    |          |===============================================|

 * |  DMA   |------------------------------------+                          Self Picture Path

 * +--------+

 *

 *         rkisp1-stats.c        rkisp1-params.c

 *       |===============|      |===============|

 *       +---------------+      +---------------+

 *       |               |      |               |

 *       |      ISP      |      |      ISP      |

 *       |               |      |               |

 *       +---------------+      +---------------+

 *

 *

 * Media Topology

 * --------------

 *      +----------+     +----------+

 *      | Sensor 2 |     | Sensor X |

 *      ------------ ... ------------

 *      |    0     |     |    0     |

 *      +----------+     +----------+      +-----------+

 *                  \      |               |  params   |

 *                   \     |               | (output)  |

 *    +----------+    \    |               +-----------+

 *    | Sensor 1 |     v   v                     |

 *    ------------      +------+------+          |

 *    |    0     |----->|  0   |  1   |<---------+

 *    +----------+      |------+------|

 *                      |     ISP     |

 *                      |------+------|

 *        +-------------|  2   |  3   |----------+

 *        |             +------+------+          |

 *        |                |                     |

 *        v                v                     v

 *  +- ---------+    +-----------+         +-----------+

 *  |     0     |    |     0     |         |   stats   |

 *  -------------    -------------         | (capture) |

 *  |  Resizer  |    |  Resizer  |         +-----------+

 *  ------------|    ------------|

 *  |     1     |    |     1     |

 *  +-----------+    +-----------+

 *        |                |

 *        v                v

 *  +-----------+    +-----------+

 *  | selfpath  |    | mainpath  |

 *  | (capture) |    | (capture) |

 *  +-----------+    +-----------+

/* ----------------------------------------------------------------------------

 * Sensor DT bindings

 sensor links */

 create ISP->RSZ->CAP links */

 params links */

 3A stats links */

/* ----------------------------------------------------------------------------

 * Power

/* ----------------------------------------------------------------------------

 * Core

	/*

	 * Call rkisp1_capture_isr() first to handle the frame that

	 * potentially completed using the current frame_sequence number before

	 * it is potentially incremented by rkisp1_isp_isr() in the vertical

	 * sync.

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - Stats subdevice

 *

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

 for ISP statistics */

 ISP video device IOCTLs */

 Protect against concurrent access from ISR? */

 Protect against concurrent access from ISR? */

 get one empty buffer */

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - ISP Subdevice

 *

 * Copyright (C) 2019 Collabora, Ltd.

 *

 * Based on Rockchip ISP1 driver by Rockchip Electronics Co., Ltd.

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

/*

 * NOTE: MIPI controller and input MUX are also configured in this file.

 * This is because ISP Subdev describes not only ISP submodule (input size,

 * format, output size, format), but also a virtual route device.

/*

 * There are many variables named with format/frame in below code,

 * please see here for their meaning.

 * Cropping in the sink pad defines the image region from the sensor.

 * Cropping in the source pad defines the region for the Image Stabilizer (IS)

 *

 * Cropping regions of ISP

 *

 * +---------------------------------------------------------+

 * | Sensor image                                            |

 * | +---------------------------------------------------+   |

 * | | CIF_ISP_ACQ (for black level)                     |   |

 * | | sink pad format                                   |   |

 * | | +--------------------------------------------+    |   |

 * | | |    CIF_ISP_OUT                             |    |   |

 * | | |    sink pad crop                           |    |   |

 * | | |    +---------------------------------+     |    |   |

 * | | |    |   CIF_ISP_IS                    |     |    |   |

 * | | |    |   source pad crop and format    |     |    |   |

 * | | |    +---------------------------------+     |    |   |

 * | | +--------------------------------------------+    |   |

 * | +---------------------------------------------------+   |

 * +---------------------------------------------------------+

/* ----------------------------------------------------------------------------

 * Helpers

/* ----------------------------------------------------------------------------

 * Camera Interface registers configurations

/*

 * Image Stabilization.

 * This should only be called when configuring CIF

 * or at the frame end interrupt

 IS(Image Stabilization) is always on, working as output crop */

/*

 * configure ISP blocks with input format, size......

 Set up input acquisition properties */

 Acquisition Size */

 ISP Out Area */

 V12 could also use a newer csi2-host, but we don't want that yet */

 Configure Data Type and Virtual Channel */

 Clear MIPI interrupts */

	/*

	 * Disable RKISP1_CIF_MIPI_ERR_DPHY interrupt here temporary for

	 * isp bus may be dead when switch isp.

 Configure MUX */

 Hardware configure Entry */

	/*

	 * ISP(mi) stop in mi frame end -> Stop ISP(mipi) ->

	 * Stop ISP(isp) ->wait for ISP isp off

 stop and clear MI, MIPI, and ISP interrupts */

 stop ISP */

 ensure sp and mp can run at the same time in V12 */

 Activate MIPI */

 Activate ISP */

	/*

	 * CIF spec says to wait for sufficient time after enabling

	 * the MIPI interface and before starting the sensor output.

/* ----------------------------------------------------------------------------

 * Subdev pad operations

	/*

	 * The CSC API is used to allow userspace to force full

	 * quantization on YUV formats.

 Propagate to out format */

 Propagate to out crop */

 Propagate to in crop */

/* ----------------------------------------------------------------------------

 * Stream operations

 V4L2_EVENT_FRAME_SYNC doesn't require an id, so zero should be set */

/* ----------------------------------------------------------------------------

 * Interrupt handlers

	/*

	 * Disable DPHY errctrl interrupt, because this dphy

	 * erctrl signal is asserted until the next changes

	 * of line state. This time is may be too long and cpu

	 * is hold in this interrupt.

	/*

	 * Enable DPHY errctrl interrupt again, if mipi have receive

	 * the whole frame without any error.

		/*

		 * Enable DPHY errctrl interrupt again, if mipi have receive

		 * the whole frame without any error.

 Vertical sync signal, starting generating new frame */

 Clear pic_size_error */

 keep track of data_loss in debugfs */

 New frame from the sensor received */

		/*

		 * Then update changed configs. Some of them involve

		 * lot of register writes. Do those only one per frame.

		 * Do the updates in the order of the processing flow.

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - V4l capture device

 *

 * Copyright (C) 2019 Collabora, Ltd.

 *

 * Based on Rockchip ISP1 driver by Rockchip Electronics Co., Ltd.

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

/*

 * NOTE: There are two capture video devices in rkisp1, selfpath and mainpath.

 *

 * differences between selfpath and mainpath

 * available mp sink input: isp

 * available sp sink input : isp, dma(TODO)

 * available mp sink pad fmts: yuv422, raw

 * available sp sink pad fmts: yuv422, yuv420......

 * available mp source fmts: yuv, raw, jpeg(TODO)

 * available sp source fmts: yuv, rgb

/*

 * @fourcc: pixel format

 * @fmt_type: helper filed for pixel format

 * @uv_swap: if cb cr swapped, for yuv

 * @write_format: defines how YCbCr self picture data is written to memory

 * @output_format: defines sp output format

 * @mbus: the mbus code on the src resizer pad that matches the pixel format

/*

 * The supported pixel formats for mainpath. NOTE, pixel formats with identical 'mbus'

 * are grouped together. This is assumed and used by the function rkisp1_cap_enum_mbus_codes

 yuv422 */

 yuv400 */

 yuv420 */

 raw */

/*

 * The supported pixel formats for selfpath. NOTE, pixel formats with identical 'mbus'

 * are grouped together. This is assumed and used by the function rkisp1_cap_enum_mbus_codes

 yuv422 */

 yuv400 */

 rgb */

 yuv420 */

	/*

	 * initialize curr_mbus to non existing mbus code 0 to ensure it is

	 * different from fmts[0].mbus

/* ----------------------------------------------------------------------------

 * Stream operations for self-picture path (sp) and main-picture path (mp)

	/*

	 * If packed format, then plane_fmt[0].sizeimage is the sum of all

	 * components, so we need to calculate just the size of Y component.

	 * See rkisp1_fill_pixfmt().

 set uv swapping for semiplanar formats */

 set uv swapping for semiplanar formats */

 YUV */

/* ----------------------------------------------------------------------------

 * Frame buffer operations

 The driver never access vaddr, no mapping is required */

		/*

		 * Use the dummy space allocated by dma_alloc_coherent to

		 * throw data if there is no available buffer.

 Set plane offsets */

/*

 * This function is called when a frame end comes. The next frame

 * is processing and we should set up buffer for next-next frame,

 * otherwise it will overflow.

		/*

		 * Make sure stream is actually stopped, whose state

		 * can be read from the shadow register, before

		 * wake_up() thread which would immediately free all

		 * frame buffers. stop() takes effect at the next

		 * frame end that sync the configurations to shadow

		 * regs.

/* ----------------------------------------------------------------------------

 * Vb2 operations

 Convert to non-MPLANE */

	/*

	 * uv swap can be supported for planar formats by switching

	 * the address of cb and cr

/*

 * Most registers inside the rockchip ISP1 have shadow register since

 * they must not be changed while processing a frame.

 * Usually, each sub-module updates its shadow register after

 * processing the last pixel of a frame.

 Setup a buffer for the next frame */

	/* It's safe to configure ACTIVE and SHADOW registers for the

	 * first stream. While when the second is starting, do NOT

	 * force update because it also updates the first one.

	 *

	 * The latter case would drop one more buffer(that is 2) since

	 * there's no buffer in a shadow register when the second FE received.

	 * This's also required because the second FE maybe corrupt

	 * especially when run at 120fps.

 force cfg update */

 Stream should stop in interrupt. If it doesn't, stop it by force. */

/*

 * rkisp1_pipeline_stream_disable - disable nodes in the pipeline

 *

 * Call s_stream(false) in the reverse order from

 * rkisp1_pipeline_stream_enable() and disable the DMA engine.

 * Should be called before media_pipeline_stop()

	/*

	 * If the other capture is streaming, isp and sensor nodes shouldn't

	 * be disabled, skip them.

/*

 * rkisp1_pipeline_stream_enable - enable nodes in the pipeline

 *

 * Enable the DMA Engine and call s_stream(true) through the pipeline.

 * Should be called after media_pipeline_start()

	/*

	 * If the other capture is streaming, isp and sensor nodes are already

	 * enabled, skip them.

/* ----------------------------------------------------------------------------

 * IOCTLs operations

 Self path supports custom stride but Main path doesn't */

 normalize stride to pixels per line */

 bytesperline for other components derive from Y component */

	/*

	 * If pixfmt is packed, then plane_fmt[0] should contain the total size

	 * considering all components. plane_fmt[i] for i > 0 should be ignored

	 * by userspace as mem_planes == 1, but we are keeping information there

	 * for convenience.

 SP supports custom stride in number of pixels of the Y plane */

/* ----------------------------------------------------------------------------

 * core functions

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - V4l resizer device

 *

 * Copyright (C) 2019 Collabora, Ltd.

 *

 * Based on Rockchip ISP1 driver by Rockchip Electronics Co., Ltd.

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

 YUV422 */

 YUV420 */

 constrains */

 registers */

 constraints */

 registers */

 constraints */

 registers */

/* ----------------------------------------------------------------------------

 * Dual crop hw configs

 configure dual-crop unit */

/* ----------------------------------------------------------------------------

 * Resizer hw configs

 No phase offset */

 Linear interpolation */

	/*

	 * The resizer only works on yuv formats,

	 * so return if it is bayer format.

	/*

	 * The resizer is used not only to change the dimensions of the frame

	 * but also to change the scale for YUV formats,

	 * (4:2:2 -> 4:2:0 for example). So the width/height of the CbCr

	 * streams should be set according to the media bus format in the src pad.

 set values in the hw */

/* ----------------------------------------------------------------------------

 * Subdev pad operations

 supported mbus codes on the src are the same as in the capture */

	/*

	 * The selfpath capture doesn't support bayer formats. Therefore the selfpath resizer

	 * should support only YUV422 on the sink pad

 supported mbus codes on the sink pad are the same as isp src pad */

 restore pad */

 NOTE: there is no crop in the source pad, only in the sink */

 for YUV formats, userspace can change the mbus code on the src pad if it is supported */

 Not crop for MP bayer raw data */

 Propagete to source pad */

 Update sink crop */

/* ----------------------------------------------------------------------------

 * Stream operations

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - Params subdevice

 *

 * Copyright (C) 2017 Rockchip Electronics Co., Ltd.

 for ISP params */

 ISP BP interface function */

 avoid to override the old enable value */

 ISP black level subtraction interface function */

 avoid to override the old enable value */

 fixed subtraction values */

 ISP LS correction interface function */

 RKISP1_CIF_ISP_LSC_TABLE_ADDRESS_153 = ( 17 * 18 ) >> 1 */

 program data tables (table size is 9 * 17 = 153) */

		/*

		 * 17 sectors with 2 values in one DWORD = 9

		 * DWORDs (2nd value of last DWORD unused)

 RKISP1_CIF_ISP_LSC_TABLE_ADDRESS_153 = ( 17 * 18 ) >> 1 */

 program data tables (table size is 9 * 17 = 153) */

		/*

		 * 17 sectors with 2 values in one DWORD = 9

		 * DWORDs (2nd value of last DWORD unused)

 To config must be off , store the current status firstly */

 program x size tables */

 program x grad tables */

 program y size tables */

 program y grad tables */

 restore the lsc ctrl status */

 ISP Filtering function */

 avoid to override the old enable value */

 ISP demosaic interface function */

 avoid to override the old enable value */

 set demosaic threshold */

 ISP GAMMA correction interface function */

 ISP GAMMA correction interface function */

 ISP Cross Talk */

 Write back the default values. */

 ISP White Balance Mode */

 based on the mode,configure the awb module */

 Reference Cb and Cr */

 Yc Threshold */

 window offset */

 AWB window size */

 Number of frames */

 based on the mode,configure the awb module */

 Reference Cb and Cr */

 Yc Threshold */

 window offset */

 AWB window size */

 switch off */

 Measurements require AWB block be active. */

 switch off */

 Measurements require AWB block be active. */

 avoid to override the old enable value */

 avoid to override the old enable value */

 avoid to override the old enable value */

 now we just support 9x9 window */

 avoid to override the old enable value */

 Switch off to configure. */

 restore afm status */

 Switch off to configure. */

 restore afm status */

		/*

		 * Color selection is similar to water color(AQUA):

		 * grayscale + selected color w threshold

 ISP De-noise Pre-Filter(DPF) function */

 update dpc config */

 update bls config */

 update sdg config */

 update lsc config */

 update awb gains */

 update bdm config */

 update filter config */

 update ctk config */

 update goc config */

 update cproc config */

 update ie config */

 update dpf config */

 update dpf strength config */

 update awb config */

 update afc config */

 update hst config */

 update aec config */

 update shadow register immediately */

	/*

	 * This isr is called when the ISR finishes processing a frame (RKISP1_CIF_ISP_FRAME).

	 * Configurations performed here will be applied on the next frame.

	 * Since frame_sequence is updated on the vertical sync signal, we should use

	 * frame_sequence + 1 here to indicate to userspace on which frame these parameters

	 * are being applied.

 To be filled in with 0x01 at runtime. */

 set the  range */

 apply the first buffer if there is one already */

/*

 * Not called when the camera is active, therefore there is no need to acquire

 * a lock.

 ISP params video device IOCTLs */

	/*

	 * we first move the buffers into a local list 'tmp_list'

	 * and then we can iterate it and call vb2_buffer_done

	 * without holding the lock

	/*

	 * Provide a mutex to v4l2 core. It will be used

	 * to protect all fops and v4l2 ioctls.

 SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Rockchip ISP1 Driver - Common definitions

 *

 * Copyright (C) 2019 Collabora, Ltd.

 SPDX-License-Identifier: GPL-2.0

/*

 * Driver for STM32 Digital Camera Memory Interface

 *

 * Copyright (C) STMicroelectronics SA 2017

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

 *          for STMicroelectronics.

 *

 * This driver is based on atmel_isi.c

 *

 Registers offset for DCMI */

 Control Register */

 Status Register */

 Raw Interrupt Status register */

 Interrupt Enable Register */

 Masked Interrupt Status register */

 Interrupt Clear Register */

 Embedded Synchronization Code Register */

 Embedded Synchronization Unmask Register */

 Crop Window STaRT */

 Crop Window SIZE */

 Data Register */

 IDentifier Register */

 Bits definition for control register (DCMI_CR) */

 Bits definition for status register (DCMI_SR) */

/*

 * Bits definition for interrupt registers

 * (DCMI_RIS, DCMI_IER, DCMI_MIS, DCMI_ICR)

 Protects the access of variables shared within the interrupt */

 Protect this data structure */

 Ensure DMA operations atomicity */

 Restart a new DMA transfer with next buffer */

 Check DMA status */

 Return buffer to V4L2 in error state */

 Return buffer to V4L2 */

 Restart capture */

 Configure DMA channel */

	/*

	 * Avoid call of dmaengine_terminate_sync() between

	 * dmaengine_prep_slave_single() and dmaengine_submit()

	 * by locking the whole DMA submission sequence

 Prepare a DMA transaction */

 Set completion callback routine for notification */

 Push current DMA transaction in the pending queue */

 Enable capture */

 Crop resolution */

 Crop start point */

 Enable crop */

	/*

	 * Because of variable JPEG buffer size sent by sensor,

	 * DMA transfer never completes due to transfer size never reached.

	 * In order to ensure that all the JPEG data are transferred

	 * in active buffer memory, DMA is drained.

	 * Then DMA tx status gives the amount of data transferred

	 * to memory, which is then returned to V4L2 through the active

	 * buffer payload.

 Drain DMA */

 Get DMA residue to get JPEG size */

 Return JPEG buffer to V4L2 with received JPEG buffer size */

 Return JPEG buffer to V4L2 in ERROR state */

 Abort DMA operation */

 Restart capture */

 JPEG received */

 Clear interrupt */

 Make sure the image size is large enough */

 Get memory addresses */

 Enqueue to video buffers list */

 Walk searching for entity having no sink */

	/*

	 * Starting from sensor subdevice, walk within

	 * pipeline and set format on each subdevice

 Search if current entity has a source pad */

 Propagate format on sink pad if any, otherwise source pad */

 Walk to next entity */

 Start/stop all entities within pipeline */

 Set bus width */

 Set bus width to 8 bits by default */

 Set vertical synchronization polarity */

 Set horizontal synchronization polarity */

 Set pixel clock polarity */

	/*

	 * BT656 embedded synchronisation bus mode.

	 *

	 * Default SAV/EAV mode is supported here with default codes

	 * SAV=0xff000080 & EAV=0xff00009d.

	 * With DCMI this means LSC=SAV=0x80 & LEC=EAV=0x9d.

 Unmask all codes */

 FEC:LEC:LSC:FSC */

 Trig on LSC=0x80 & LEC=0x9d codes, ignore FSC and FEC */

 FEC:LEC:LSC:FSC */

 Set crop */

 Enable jpeg capture */

 Snapshot mode */

 Enable dcmi */

	/*

	 * Start transfer if at least one buffer has been queued,

	 * otherwise transfer is deferred at buffer queueing

 Enable interruptions */

	/*

	 * Return all buffers to vb2 in QUEUED state.

	 * This will give ownership back to userspace

 Disable interruptions */

 Disable DCMI */

 Return all queued buffers to vb2 in ERROR state */

 Stop all pending DMA operations */

 Limit to hardware capabilities */

 No crop if JPEG is requested */

		/*

		 * If crop is requested and sensor have discrete frame sizes,

		 * select the frame size that is just larger than request

 Update pix regarding to what sensor can do */

 Save resolution that sensor can actually do */

		/*

		 * Adjust crop by making the intersection between

		 * format resolution request and crop request

 Adjust format resolution request to crop */

	/*

	 * Try format, fmt.width/height could have been changed

	 * to match sensor capability or crop request

	 * sd_format & sd_framesize will contain what subdev

	 * can do for this request.

 Disable crop if JPEG is requested or BT656 bus is selected */

 pix to mbus format */

	/*

	 * Get sensor bounds first

	/*

	 * If selection is not implemented,

	 * fallback by enumerating sensor frame sizes

	 * and take the largest one

	/*

	 * If frame sizes enumeration is not implemented,

	 * fallback by getting current sensor frame size

 Reset sensor resolution to max resolution */

	/*

	 * Make the intersection between

	 * sensor resolution

	 * and crop request

 Crop if request is different than sensor resolution */

 Disable crop */

 end node */ },

/*

 * FIXME: For the time being we only support subdevices

 * which expose RGB & YUV "parallel form" mbus code (_2X8).

 * Nevertheless, this allows to support serial source subdevices

 * and serial to parallel bridges which conform to this.

 Exclude JPEG if BT656 bus is selected */

 Code supported, have we got this fourcc yet? */

 Already available */

 New */

 Allocate discrete framesizes array */

 Fill array with sensor supported framesizes */

	/*

	 * Now that the graph is complete,

	 * we search for the source subdevice

	 * in order to expose it through V4L2 interface

 Checks internally if vdev has been init or not */

	/*

	 * Link this sub-device to DCMI, it could be

	 * a parallel camera sensor or a bridge

 Get bus characteristics from devicetree */

 Initialize media device */

 Initialize the top-level structure */

 Video node */

 Media entity pads */

 Buffer queue */

 Reset device */

 disable clock */

 change pinctrl state */

 restore pinctl default state */

 clock enable */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * s3c24xx/s3c64xx SoC series Camera Interface (CAMIF) driver

 *

 * Copyright (C) 2012 Sylwester Nawrocki <sylvester.nawrocki@gmail.com>

 * Copyright (C) 2012 Tomasz Figa <tomasz.figa@gmail.com>

 *

 * Based on drivers/media/platform/s5p-fimc,

 * Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.

 Locking: called with vp->camif->slock spinlock held */

 Locking: called with camif->slock spinlock held */

/*

 * Initialize the video path, only up from the scaler stage. The camera

 * input interface set up is skipped. This is useful to enable one of the

 * video paths when the other is already running.

 * Locking: called with camif->slock spinlock held.

/*

 * Reinitialize the driver so it is ready to start streaming again.

 * Return any buffers to vb2, perform CAMIF software reset and

 * turn off streaming at the data pipeline (sensor) if required.

 Release unused buffers */

 Timed out, forcibly stop capture */

 decompose Y into Y/Cb */

 decompose Y into Y/Cb/Cr */

 420 */

 Last IRQ */

 Disable capture, enable last IRQ */

		/*

		 * Get previous DMA write buffer index:

		 * 0 => DMA buffer 0, 2;

		 * 1 => DMA buffer 1, 3.

 Dequeue a filled buffer */

 Set up an empty buffer at the DMA engine */

 Scheduled in H/W, add to the queue */

	/*

	 * We assume the codec capture path is always activated

	 * first, before the preview path starts streaming.

	 * This is required to avoid internal FIFO overflow and

	 * a need for CAMIF software reset.

 Schedule an empty buffer in H/W */

/*

 * Video node IOCTLs

	/*

	 * Calculate minimum width and height according to the configured

	 * camera input interface crop rectangle and the resizer's capabilities.

 Reset composition rectangle */

 Only check pixel formats at the sensor and the camif subdev pads */

 Retrieve format at the sensor subdev source pad */

 s3c244x doesn't support composition */

 TODO: s3c64xx */

/*

 * Video node controls

 Codec and preview video node control ops */

 Media bus pixel formats supported at the camif input */

/*

 *  Camera input interface subdev operations

 full camera input pixel size */

 crop rectangle at camera interface input */

 FIXME: constraints against codec or preview path ? */

	/*

	 * No pixel format change at the camera input is allowed

	 * while streaming.

 Reset sink crop rectangle. */

		/*

		 * Reset source format (the camif's crop rectangle)

		 * and the video output resolution.

 Pixel format can be only changed on the sink pad. */

 crop bounds */

	/*

	 * Following constraints must be met:

	 *  - r->width + 2 * r->left = mf->width;

	 *  - r->height + 2 * r->top = mf->height;

	 *  - crop rectangle size and position must be aligned

	 *    to 8 or 2 pixels, depending on SoC version.

	/*

	 * Make sure we either downscale or upscale both the pixel

	 * width and height. Just return current crop rectangle if

	 * this scaler constraint is not met.

 Set Cb, Cr */

 for V4L2_COLORFX_BW and others */

 Return if not registered */

 Scaler is always enabled */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * s3c24xx/s3c64xx SoC series Camera Interface (CAMIF) driver

 *

 * Copyright (C) 2012 Sylwester Nawrocki <sylvester.nawrocki@gmail.com>

 * Copyright (C) 2012 Tomasz Figa <tomasz.figa@gmail.com>

 HCLK CAMIF clock */

 CAMIF / external camera sensor master clock */

/**

 * s3c_camif_find_format() - lookup camif color format by fourcc or an index

 * @vp: video path (DMA) description (codec/preview)

 * @pixelformat: fourcc to match, ignored if null

 * @index: index to the camif_formats array, ignored if negative

 Get initial pixel format and set it at the camif sink pad */

/*

 * Media device

/*

 * The CAMIF device has two relatively independent data processing paths

 * that can source data from memory or the common camera input frontend.

 * Register interrupts for each data processing path (camif_vp).

	/*

	 * Set initial pixel format, resolution and crop rectangle.

	 * Must be done before a sensor subdev is registered as some

	 * settings are overrode with values from sensor subdev.

 null op on s3c244x */

 null op on s3c244x */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung s3c24xx/s3c64xx SoC CAMIF driver

 *

 * Copyright (C) 2012 Sylwester Nawrocki <sylvester.nawrocki@gmail.com>

 * Copyright (C) 2012 Tomasz Figa <tomasz.figa@gmail.com>

 S/W reset */

/*

 * Sets video test pattern (off, color bar, horizontal or vertical gradient).

 * External sensor pixel clock must be active for the test pattern to work.

 Set effect */

 Set both paths */

 Set camera input pixel format and resolution */

 Set the camera host input window offsets (cropping) */

 Note: s3c244x requirement: left = f_width - rect.width / 2 */

 CIWDOFST_CLROVPRFIY | */ CIWDOFST_CLROVPRFICB |

 Set video bus signals polarity */

	/*

	 * HREF is normally high during frame active data

	 * transmission and low during horizontal synchronization

	 * period. Thus HREF active high means HSYNC active low.

 HREF active low */

 Set the input dma offsets. */

 Configure DMA burst values */

 We currently support only YCbCr 4:2:2 at the camera input */

 Rotation is only supported by s3c64xx */

 Target area, output pixel width * height */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Microchip Image Sensor Controller (ISC) common driver base

 *

 * Copyright (C) 2016-2019 Microchip Technology, Inc.

 *

 * Author: Songjun Wu

 * Author: Eugen Hristev <eugen.hristev@microchip.com>

 *

 In here we set the v4l2 controls w.r.t. our pipeline config */

 In here we set our actual hw pipeline config */

 gains have a fixed point at 9 decimals */

 offsets are in 2's complements */

	/*

	 * In case the sensor is not RAW, it will output a pixel (12-16 bits)

	 * with two samples on the ISC Data bus (which is 8-12)

	 * ISC will count each sample, so, we need to multiply these values

	 * by two, to get the real number of samples for the required pixels.

	/*

	 * We limit the column/row count that the ISC will output according

	 * to the configured resolution that we want.

	 * This will avoid the situation where the sensor is misconfigured,

	 * sending more data, and the ISC will just take it and DMA to memory,

	 * causing corruption.

 WB-->CFA-->CC-->GAM-->CSC-->CBC-->SUB422-->SUB420 */

 Set the pipeline */

	/*

	 * The current implemented histogram is available for RAW R, B, GB, GR

	 * channels. We need to check if sensor is outputting RAW BAYER

 Update profile */

 Enable stream on the sub device */

 Enable DMA interrupt */

 if we streaming from RAW, we can do one-shot white balance adj */

 Wait until the end of the current frame */

 Disable DMA interrupt */

 Disable stream on the sub device */

 Release all active buffers */

/*

 * Checks the current configured format, if ISC can output it,

 * considering which type of format the ISC receives from the sensor

 all formats supported by the RLP module are OK */

 any other different formats are not supported */

 we cannot output RAW if we do not receive RAW */

 we cannot output GREY if we do not receive RAW/GREY */

/*

 * Configures the RLP and DMA modules, depending on the output format

 * configured for the ISC.

 * If direct_dump == true, just dump raw data 8/16 bits depending on format.

/*

 * Configuring pipeline modules, depending on which format the ISC outputs

 * and considering which format it has as input from the sensor.

 if sensor format is RAW, we convert inside ISC */

 if sensor format is RAW, we convert inside ISC */

 if sensor format is RAW, we convert inside ISC */

 if sensor format is RAW, we convert inside ISC */

 if sensor format is RAW, we convert inside ISC */

 Tune the pipeline to product specific */

	/*

	 * If we do not know yet which format the subdev is using, we cannot

	 * do anything.

	/*

	 * Attempt to obtain format size from subdev. If not available,

	 * just use the maximum ISC can receive.

 Step 1: find a RAW format that is supported */

	/* Step 2: We can continue with this RAW format, or we can look

	 * for better: maybe sensor supports directly what we need.

	/* Step 3: We have both. We decide given the module parameter which

	 * one to use.

 Step 4: we do not have RAW but we have a direct format. Use it. */

	/* Step 5: if we are using a direct format, we need to package

	 * everything as 8 bit data and just dump it

	/* Step 6: We have no format. This can happen if the userspace

	 * requests some weird/invalid format.

	 * In this case, default to whatever we have

 Step 7: Print out what we decided for debugging */

 Step 8: at this moment we decided which format the subdev will use */

 Limit to Atmel ISC hardware capabilities */

	/*

	 * The mbus format is the one the subdev outputs.

	 * The pixels will be transferred in this format Sensor -> ISC

	/*

	 * Validate formats. If the required format is not OK, default to raw.

 Re-try to validate the new format */

 Obtain frame sizes if possible to have crop requirements ready */

 Limit to Atmel ISC hardware capabilities */

 Limit to Atmel ISC hardware capabilities */

 make the try configuration active */

	/*

	 * we deliberately ignore the end of the histogram,

	 * the most white pixels

 We compute two gains, stretch gain and grey world gain */

	/*

	 * According to Grey World, we need to set gains for R/B to normalize

	 * them towards the green channel.

	 * Thus we want to keep Green as fixed and adjust only Red/Blue

	 * Compute the average of the both green channels first

 Green histogram is null, nothing to do */

		/*

		 * the color offset is the minimum value of the histogram.

		 * we stretch this color to the full range by substracting

		 * this value from the color component.

		/*

		 * The offset is always at least 1. If the offset is 1, we do

		 * not need to adjust it, so our result must be zero.

		 * the offset is computed in a histogram on 9 bits (0..512)

		 * but the offset in register is based on

		 * 12 bits pipeline (0..4096).

		 * we need to shift with the 3 bits that the histogram is

		 * ignoring

		/*

		 * the offset is then taken and converted to 2's complements,

		 * and must be negative, as we subtract this value from the

		 * color components

		/*

		 * the stretch gain is the total number of histogram bins

		 * divided by the actual range of color component (Max - Min)

		 * If we compute gain like this, the actual color component

		 * will be stretched to the full histogram.

		 * We need to shift 9 bits for precision, we have 9 bits for

		 * decimals

		/*

		 * Now we have to compute the gain w.r.t. the average.

		 * Add/lose gain to the component towards the average.

		 * If it happens that the component is zero, use the

		 * fixed point value : 1.0 gain.

 multiply both gains and adjust for decimals */

 streaming is not active anymore */

	/*

	 * only update if we have all the required histograms and controls

	 * if awb has been disabled, we need to reset registers as well.

		/*

		 * It may happen that DMA Done IRQ will trigger while we are

		 * updating white balance registers here.

		 * In that case, only parts of the controls have been updated.

		 * We can avoid that by locking the section.

		/*

		 * if we are doing just the one time white balance adjustment,

		 * we are basically done.

 update the v4l2 controls values */

 if awb has been disabled, we don't need to start another histogram */

 we did not configure ISC yet */

 configure the controls with new values from v4l2 */

			/*

			 * If we are streaming, we can update profile to

			 * have the new settings in place.

			/*

			 * The auto cluster will activate automatically this

			 * control. This has to be deactivated when not

			 * streaming.

 if we have autowhitebalance on, start histogram procedure */

		/*

		 * for one time whitebalance adjustment, check the button,

		 * if it's pressed, perform the one time operation.

 being a cluster, this id will be called for every control */

 Initialize product specific controls. For example, contrast */

 do_white_balance is a button, so min,max,step,default are ignored */

	/*

	 * The cluster is in auto mode with autowhitebalance enabled

	 * and manual mode otherwise.

 Initialize videobuf2 queue */

 Init video dma queues */

 Register video device */

	/*

	 * DPCEN-->GDCEN-->BLCEN-->WB-->CFA-->CC-->

	 * GAM-->VHXS-->CSC-->CBC-->SUB422-->SUB420

 regmap configuration */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2011 Atmel Corporation

 * Josh Wu, <josh.wu@atmel.com>

 *

 * Based on previous work by Lars Haring, <lars.haring@atmel.com>

 * and Sedji Gaouaou

 * Based on the bttv driver for Bt848 with respective copyright holders

 Frame buffer descriptor */

 Physical address of the frame buffer */

 DMA Control Register(only in HISI2) */

 Physical address of the next fbd */

 Frame buffer data */

/*

 * struct isi_format - ISI media bus format information

 * @fourcc:		Fourcc code for this format

 * @mbus_code:		V4L2 media bus format code.

 * @bpp:		Bytes per pixel (when stored in memory)

 * @swap:		Byte swap configuration value

 * @support:		Indicates format supported by subdev

 * @skip:		Skip duplicate format supported by subdev

 Protects the access of variables shared with the ISR */

 Allocate descriptors for dma buffer use */

 ISI peripheral clock */

 max 12 bits */

 According to sensor's output format to set cfg2 */

 Set width */

 Set height */

 No down sampling, preview size equal to sensor output size */

 start next dma frame. */

 ISI interrupt service routine */

	/*

	 * The reset or disable will only succeed if we have a

	 * pixel clock from the camera.

/* ------------------------------------------------------------------

	Videobuf operations

 Make sure the image size is large enough. */

 Get an available descriptor */

 Delete the descriptor since now it is used */

 Initialize the dma descriptor */

 This descriptor is available now and we add to head list */

 Enable irq: cxfr for the codec path, pxfr for the preview path */

 Check if already in a frame */

 Enable linked list */

 Enable ISI */

 Enable stream on the sub device */

 Reset ISI */

 Disable all interrupts */

 Clear any pending interrupt */

 Release all active buffers */

 abort streaming and wait for last buffer */

 Disable stream on the sub device */

 Release all active buffers */

 Wait until the end of the current frame. */

 Disable interrupts */

 Disable ISI and wait for it is done */

	/*

	 * Attempt to obtain format size from subdev. If not available,

	 * just use the maximum ISI can receive.

 Limit to Atmel ISI hardware capabilities */

 set bus param for ISI */

 Enable PM and peripheral clock before operate isi registers */

 -----------------------------------------------------------------------*/

 Default settings for ISI */

 Code supported, have we got this fourcc yet? */

 Already available */

 new */

 Checks internally if vdev have been init or not */

 Initialize the top-level structure */

 video node */

 buffer queue */

 CONFIG_PM */

 SPDX-License-Identifier: GPL-2.0

/*

 * Microchip eXtended Image Sensor Controller (XISC) driver

 *

 * Copyright (C) 2019-2021 Microchip Technology, Inc. and its subsidiaries

 *

 * Author: Eugen Hristev <eugen.hristev@microchip.com>

 *

 * Sensor-->PFE-->DPC-->WB-->CFA-->CC-->GAM-->VHXS-->CSC-->CBHS-->SUB-->RLP-->DMA-->HIS

 *

 * ISC video pipeline integrates the following submodules:

 * PFE: Parallel Front End to sample the camera sensor input stream

 * DPC: Defective Pixel Correction with black offset correction, green disparity

 *      correction and defective pixel correction (3 modules total)

 *  WB: Programmable white balance in the Bayer domain

 * CFA: Color filter array interpolation module

 *  CC: Programmable color correction

 * GAM: Gamma correction

 *VHXS: Vertical and Horizontal Scaler

 * CSC: Programmable color space conversion

 *CBHS: Contrast Brightness Hue and Saturation control

 * SUB: This module performs YCbCr444 to YCbCr420 chrominance subsampling

 * RLP: This module performs rounding, range limiting

 *      and packing of the incoming data

 * DMA: This module performs DMA master accesses to write frames to external RAM

 * HIS: Histogram module performs statistic counters on the frames

 This is a list of the formats that the ISC can *output* */

 This is a list of formats that the ISC can receive as *input* */

 Convert RGB to YUV */

 Configure what is set via v4l2 ctrls */

 Configure Hue and Saturation as neutral midpoint */

 Configure each register at the neutral fixed point 1.0 or 0.0 */

 Gamma table with gamma 1/2.2 */

 index 0 --> gamma bipartite */

 sama7g5-isc RAM access port is full AXI4 - 32 bits per beat */

 sama7g5-isc : ISPCK does not exist, ISC is clocked by MCK */

 SPDX-License-Identifier: GPL-2.0

/*

 * Microchip Image Sensor Controller (ISC) driver

 *

 * Copyright (C) 2016-2019 Microchip Technology, Inc.

 *

 * Author: Songjun Wu

 * Author: Eugen Hristev <eugen.hristev@microchip.com>

 *

 *

 * Sensor-->PFE-->WB-->CFA-->CC-->GAM-->CSC-->CBC-->SUB-->RLP-->DMA

 *

 * ISC video pipeline integrates the following submodules:

 * PFE: Parallel Front End to sample the camera sensor input stream

 *  WB: Programmable white balance in the Bayer domain

 * CFA: Color filter array interpolation module

 *  CC: Programmable color correction

 * GAM: Gamma correction

 * CSC: Programmable color space conversion

 * CBC: Contrast and Brightness control

 * SUB: This module performs YCbCr444 to YCbCr420 chrominance subsampling

 * RLP: This module performs rounding, range limiting

 *      and packing of the incoming data

 This is a list of the formats that the ISC can *output* */

 This is a list of formats that the ISC can receive as *input* */

 Convert RGB to YUV */

 Configure each register at the neutral fixed point 1.0 or 0.0 */

 This module is not present on sama5d2 pipeline */

 No specific gamma configuration */

	/*

	 * In sama5d2, the YUV planar modes and the YUYV modes are treated

	 * in the same way in RLP register.

	 * Normally, YYCC mode should be Luma(n) - Color B(n) - Color R (n)

	 * and YCYC should be Luma(n + 1) - Color B (n) - Luma (n) - Color R (n)

	 * but in sama5d2, the YCYC mode does not exist, and YYCC must be

	 * selected for both planar and interleaved modes, as in fact

	 * both modes are supported.

	 *

	 * Thus, if the YCYC mode is selected, replace it with the

	 * sama5d2-compliant mode which is YYCC .

 Gamma table with gamma 1/2.2 */

 0 --> gamma 1/1.8 */

 1 --> gamma 1/2 */

 2 --> gamma 1/2.2 */

 sama5d2-isc - 8 bits per beat */

 sama5d2-isc : ISPCK is required and mandatory */

 ispck should be greater or equal to hclock */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Samsung S5P G2D - 2D Graphics Accelerator Driver

 *

 * Copyright (c) 2011 Samsung Electronics Co., Ltd.

 * Kamil Debski, <k.debski@samsung.com>

 Set default formats */

 Write the default values to the ctx struct */

	/* Adjust all values accordingly to the hardware capabilities

 Reset crop settings */

 Revision 3.0 for S5PV210 and Exynos4210 */

 Revision 4.1 for Exynos4X12 and Exynos5 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Samsung S5P G2D - 2D Graphics Accelerator Driver

 *

 * Copyright (c) 2011 Samsung Electronics Co., Ltd.

 * Kamil Debski, <k.debski@samsung.com>

 g2d_reset clears all g2d registers */

 inversed scaling factor: src is numerator */

 Clear cache */

 Enable interrupt */

 Start G2D engine */

 SPDX-License-Identifier: GPL-2.0-only

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: Andrew-CT Chen <andrew-ct.chen@mediatek.com>

/*

 * VPU (video processor unit) is a tiny processor controlling video hardware

 * related to video codec, scaling and color format converting.

 * VPU interfaces with other blocks by share memory and interrupt.

 maximum program/data TCM (Tightly-Coupled Memory) size */

 the offset to get data tcm address */

 daynamic allocated maximum extended memory size */

 maximum binary firmware size */

 the size of share buffer between Host and  VPU */

 binary firmware name */

 vpu inter-processor communication interrupt */

 vpu idle state */

/**

 * enum vpu_fw_type - VPU firmware type

 *

 * @P_FW: program firmware

 * @D_FW: data firmware

 *

/**

 * struct vpu_mem - VPU extended program/data memory information

 *

 * @va:		the kernel virtual memory address of VPU extended memory

 * @pa:		the physical memory address of VPU extended memory

 *

/**

 * struct vpu_regs - VPU TCM and configuration registers

 *

 * @tcm:	the register for VPU Tightly-Coupled Memory

 * @cfg:	the register for VPU configuration

 * @irq:	the irq number for VPU interrupt

/**

 * struct vpu_wdt_handler - VPU watchdog reset handler

 *

 * @reset_func:	reset handler

 * @priv:	private data

/**

 * struct vpu_wdt - VPU watchdog workqueue

 *

 * @handler:	VPU watchdog reset handler

 * @ws:		workstruct for VPU watchdog

 * @wq:		workqueue for VPU watchdog

/**

 * struct vpu_run - VPU initialization status

 *

 * @signaled:		the signal of vpu initialization completed

 * @fw_ver:		VPU firmware version

 * @dec_capability:	decoder capability which is not used for now and

 *			the value is reserved for future use

 * @enc_capability:	encoder capability which is not used for now and

 *			the value is reserved for future use

 * @wq:			wait queue for VPU initialization status

/**

 * struct vpu_ipi_desc - VPU IPI descriptor

 *

 * @handler:	IPI handler

 * @name:	the name of IPI handler

 * @priv:	the private data of IPI handler

/**

 * struct share_obj - DTCM (Data Tightly-Coupled Memory) buffer shared with

 *		      AP and VPU

 *

 * @id:		IPI id

 * @len:	share buffer length

 * @share_buf:	share buffer data

/**

 * struct mtk_vpu - vpu driver data

 * @extmem:		VPU extended memory information

 * @reg:		VPU TCM and configuration registers

 * @run:		VPU initialization status

 * @wdt:		VPU watchdog workqueue

 * @ipi_desc:		VPU IPI descriptor

 * @recv_buf:		VPU DTCM share buffer for receiving. The

 *			receive buffer is only accessed in interrupt context.

 * @send_buf:		VPU DTCM share buffer for sending

 * @dev:		VPU struct device

 * @clk:		VPU clock on/off

 * @fw_loaded:		indicate VPU firmware loaded

 * @enable_4GB:		VPU 4GB mode on/off

 * @vpu_mutex:		protect mtk_vpu (except recv_buf) and ensure only

 *			one client to use VPU service at a time. For example,

 *			suppose a client is using VPU to decode VP8.

 *			If the other client wants to encode VP8,

 *			it has to wait until VP8 decode completes.

 * @wdt_refcnt:		WDT reference count to make sure the watchdog can be

 *			disabled if no other client is using VPU service

 * @ack_wq:		The wait queue for each codec and mdp. When sleeping

 *			processes wake up, they will check the condition

 *			"ipi_id_ack" to run the corresponding action or

 *			go back to sleep.

 * @ipi_id_ack:		The ACKs for registered IPI function sending

 *			interrupt to VPU

 *

 for protecting vpu data data structure */

 Disable VPU watchdog */

 Enable VPU watchdog */

 Wait until VPU receives the last command */

 send the command to VPU */

 wait for VPU's ACK */

 load vpu program/data memory */

 reset VPU */

 handle extended firmware size */

 download to extended memory if need */

 Downloading program firmware to device*/

 Downloading data firmware to device */

 boot up vpu */

 vpu register status */

 CONFIG_DEBUG_FS */

 Disable extend0. Enable extend1 */

 Disable VPU to host interrupt */

 shared buffer initialization */

	/*

	 * Clock should have been enabled already.

	 * Enable again in case vpu_ipi_send times out

	 * and has disabled the clock.

 VPU won't send another interrupt until we set VPU_TO_HOST to 0. */

 Get VPU clock */

 VPU watchdog */

 register vpu initialization IPI */

 Set PTCM to 96K and DTCM to 32K */

 continue to use dynamic allocation if failed */

 disable vpu timer interrupt */

 check if vpu is idle for system suspend */

 enable vpu timer interrupt */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019-2020 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 *

 * Convert NAL units between raw byte sequence payloads (RBSP) and C structs.

 *

 * The conversion is defined in "ITU-T Rec. H.265 (02/2018) high efficiency

 * video coding". Decoder drivers may use the parser to parse RBSP from

 * encoded streams and configure the hardware, if the hardware is not able to

 * parse RBSP itself. Encoder drivers may use the generator to generate the

 * RBSP for VPS/SPS/PPS nal units and add them to the encoded stream if the

 * hardware does not generate the units.

/*

 * See Rec. ITU-T H.265 (02/2018) Table 7-1 - NAL unit type codes and NAL unit

 * type classes

 Keep 1 byte extra for terminating the NAL unit */

/**

 * nal_hevc_write_vps() - Write PPS NAL unit into RBSP format

 * @dev: device pointer

 * @dest: the buffer that is filled with RBSP data

 * @n: maximum size of @dest in bytes

 * @vps: &struct nal_hevc_vps to convert to RBSP

 *

 * Convert @vps to RBSP data and write it into @dest.

 *

 * The size of the VPS NAL unit is not known in advance and this function will

 * fail, if @dest does not hold sufficient space for the VPS NAL unit.

 *

 * Return: number of bytes written to @dest or negative error code

 NAL unit header */

/**

 * nal_hevc_read_vps() - Read VPS NAL unit from RBSP format

 * @dev: device pointer

 * @vps: the &struct nal_hevc_vps to fill from the RBSP data

 * @src: the buffer that contains the RBSP data

 * @n: size of @src in bytes

 *

 * Read RBSP data from @src and use it to fill @vps.

 *

 * Return: number of bytes read from @src or negative error code

/**

 * nal_hevc_write_sps() - Write SPS NAL unit into RBSP format

 * @dev: device pointer

 * @dest: the buffer that is filled with RBSP data

 * @n: maximum size of @dest in bytes

 * @sps: &struct nal_hevc_sps to convert to RBSP

 *

 * Convert @sps to RBSP data and write it into @dest.

 *

 * The size of the SPS NAL unit is not known in advance and this function will

 * fail, if @dest does not hold sufficient space for the SPS NAL unit.

 *

 * Return: number of bytes written to @dest or negative error code

 NAL unit header */

/**

 * nal_hevc_read_sps() - Read SPS NAL unit from RBSP format

 * @dev: device pointer

 * @sps: the &struct nal_hevc_sps to fill from the RBSP data

 * @src: the buffer that contains the RBSP data

 * @n: size of @src in bytes

 *

 * Read RBSP data from @src and use it to fill @sps.

 *

 * Return: number of bytes read from @src or negative error code

/**

 * nal_hevc_write_pps() - Write PPS NAL unit into RBSP format

 * @dev: device pointer

 * @dest: the buffer that is filled with RBSP data

 * @n: maximum size of @dest in bytes

 * @pps: &struct nal_hevc_pps to convert to RBSP

 *

 * Convert @pps to RBSP data and write it into @dest.

 *

 * The size of the PPS NAL unit is not known in advance and this function will

 * fail, if @dest does not hold sufficient space for the PPS NAL unit.

 *

 * Return: number of bytes written to @dest or negative error code

 NAL unit header */

/**

 * nal_hevc_read_pps() - Read PPS NAL unit from RBSP format

 * @dev: device pointer

 * @pps: the &struct nal_hevc_pps to fill from the RBSP data

 * @src: the buffer that contains the RBSP data

 * @n: size of @src in bytes

 *

 * Read RBSP data from @src and use it to fill @pps.

 *

 * Return: number of bytes read from @src or negative error code

 NAL unit header */

/**

 * nal_hevc_write_filler() - Write filler data RBSP

 * @dev: device pointer

 * @dest: buffer to fill with filler data

 * @n: size of the buffer to fill with filler data

 *

 * Write a filler data RBSP to @dest with a size of @n bytes and return the

 * number of written filler data bytes.

 *

 * Use this function to generate dummy data in an RBSP data stream that can be

 * safely ignored by hevc decoders.

 *

 * The RBSP format of the filler data is specified in Rec. ITU-T H.265

 * (02/2018) 7.3.2.8 Filler data RBSP syntax.

 *

 * Return: number of filler data bytes (including marker) or negative error

/**

 * nal_hevc_read_filler() - Read filler data RBSP

 * @dev: device pointer

 * @src: buffer with RBSP data that is read

 * @n: maximum size of src that shall be read

 *

 * Read a filler data RBSP from @src up to a maximum size of @n bytes and

 * return the size of the filler data in bytes including the marker.

 *

 * This function is used to parse filler data and skip the respective bytes in

 * the RBSP data.

 *

 * The RBSP format of the filler data is specified in Rec. ITU-T H.265

 * (02/2018) 7.3.2.8 Filler data RBSP syntax.

 *

 * Return: number of filler data bytes (including marker) or negative error

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 *

 * Helper functions for handling messages that are send via mailbox to the

 * Allegro VCU firmware.

	/*

	 * Version >= MCU_MSG_VERSION_2019_2 is handled in

	 * allegro_decode_config_blob().

/**

 * allegro_encode_mail() - Encode allegro messages to firmware format

 * @dst: Pointer to the memory that will be filled with data

 * @msg: The allegro message that will be encoded

	/*

	 * The encoded messages might have different length depending on

	 * the firmware version or certain fields. Therefore, we have to

	 * set the body length after encoding the message.

/**

 * allegro_decode_mail() - Parse allegro messages from the firmware.

 * @msg: The mcu_msg_response that will be filled with parsed values.

 * @src: Pointer to the memory that will be parsed

 *

 * The message format in the mailbox depends on the firmware. Parse the

 * different formats into a uniform message format that can be used without

 * taking care of the firmware version.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 *

 * Allegro DVT video encoder driver

/*

 * Support up to 4k video streams. The hardware actually supports higher

 * resolutions, which are specified in PG252 June 6, 2018 (H.264/H.265 Video

 * Codec Unit v1.1) Chapter 3.

/*

 * MCU Control Registers

 *

 * The Zynq UltraScale+ Devices Register Reference documents the registers

 * with an offset of 0x9000, which equals the size of the SRAM and one page

 * gap. The driver handles SRAM and registers separately and, therefore, is

 * oblivious of the offset.

/*

 * The MCU accesses the system memory with a 2G offset compared to CPU

 * physical addresses.

/*

 * The driver needs to reserve some space at the beginning of capture buffers,

 * because it needs to write SPS/PPS NAL units. The encoder writes the actual

 * frame data after the offset.

 Encoding options */

/*

 * This control allows applications to explicitly disable the encoder buffer.

 * This value is Allegro specific.

 protect mailbox from simultaneous accesses */

 mutex protecting vb2_queue structure */

 The mailbox interface */

	/*

	 * The downstream driver limits the users to 64 users, thus I can use

	 * a bitfield for the user_ids that are in use. See also user_id in

	 * struct allegro_channel.

 Maximum range for motion estimation */

 Size limits of coding unit */

 Size limits of transform unit */

 video bitrate mode control cluster */

 user_id is used to identify the channel during CREATE_CHANNEL */

 not sure, what to set here and if this is actually required */

 channel_id is set by the mcu and used by all later commands */

 protect shadow lists of buffers passed to firmware */

 Helper functions for channel and user operations */

	/*

	 * The level limits are specified in Rec. ITU-T H.264 Annex A.3.1 and

	 * also specify limits regarding bit rate and CBP size. Only approximate

	 * the levels using the frame size.

	 *

	 * Level 5.1 allows up to 4k video resolution.

	/*

	 * See Rec. ITU-T H.265 v5 (02/2018), A.4.2 Profile-specific level

	 * limits for the video profiles.

/*

 * Buffers that are used internally by the MCU.

/*

 * Mailbox interface to send messages to the MCU.

 Assume that the header does not wrap. */

	/*

	 * The message might wrap within the mailbox. If the message does not

	 * wrap, the first read will read the entire message, otherwise the

	 * first read will read message until the end of the mailbox and the

	 * second read will read the remaining bytes from the beginning of the

	 * mailbox.

	 *

	 * Skip the header, as was already read to get the size of the body.

/**

 * allegro_mbox_send() - Send a message via the mailbox

 * @mbox: the mailbox which is used to send the message

 * @msg: the message to send

/**

 * allegro_mbox_notify() - Notify the mailbox about a new message

 * @mbox: The allegro_mbox to notify

 We don't support the encoder buffer pre Firmware version 2019.2 */

 The firmware expects the encoder buffer size in bits. */

 AL_420_8BITS: 0x100 -> NV12, 0x88 -> 8 bit */

 UNKNOWN */

	/*

	 * The mcu expects the CPB size in units of a 90 kHz clock, but the

	 * channel follows the V4L2_CID_MPEG_VIDEO_H264_CPB_SIZE and stores

	 * the CPB size in kilobytes.

 HEVC always uses CABAC, but this has to be explicitly set */

 Shall be ]0;cpb_size in 90 kHz units]. Use maximum value. */

 copied to mcu_msg_encode_frame_response */

 qp are relative to 26 */

 copied to mcu_msg_encode_frame_response */

 src_handle is copied to mcu_msg_encode_frame_response */

 Calculation of crop units in Rec. ITU-T H.264 (04/2017) p. 76 */

 unspecified */

 See Rec. ITU-T H.264 (04/2017) p. 410 E-53 */

 See Rec. ITU-T H.264 (04/2017) p. 410 E-54 */

 Only 4:2:0 sampling supported */

 unspecified */

	/*

	 * The payload must include the data before the partition offset,

	 * because we will put the sps and pps data there.

 Handled successfully, error is passed via channel->error */

	/*

	 * The firmware is initialized after the mailbox is setup. We further

	 * check the AL5_ITC_CPU_IRQ_STA register, if the firmware actually

	 * triggered the interrupt. Although this should not happen, make sure

	 * that we ignore interrupts, if the mailbox is not initialized.

	/*

	 * The downstream allocates 600 KB for the codec firmware to have some

	 * extra space for "possible extensions." My tests were fine with

	 * allocating just enough memory for the actual firmware, but I am not

	 * sure that the firmware really does not use the remaining space.

/*

 * Control functions for the MCU

	/*

	 * Ensure that the AL5_MCU_WAKEUP bit is set to 0 otherwise the mcu

	 * does not go to sleep after the reset.

/*

 * Create the MCU channel

 *

 * After the channel has been created, the picture size, format, colorspace

 * and framerate are fixed. Also the codec, profile, bitrate, etc. cannot be

 * changed anymore.

 *

 * The channel can be created only once. The MCU will accept source buffers

 * and stream buffers only after a channel has been created.

/**

 * allegro_channel_adjust() - Adjust channel parameters to current format

 * @channel: the channel to adjust

 *

 * Various parameters of a channel and their limits depend on the currently

 * set format. Adjust the parameters after a format change in one go.

 Modify range automatically updates the value */

	/*

	 * The firmware of the Allegro codec handles the padding internally

	 * and expects the visual frame size when configuring a channel.

	 * Therefore, unlike other encoder drivers, this driver does not round

	 * up the width and height to macroblock alignment and does not

	 * implement the selection api.

 The mcu sends INIT after reset. */

 Ensure that the mcu is sleeping at the reset vector */

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 *

 * Convert NAL units between raw byte sequence payloads (RBSP) and C structs

 *

 * The conversion is defined in "ITU-T Rec. H.264 (04/2017) Advanced video

 * coding for generic audiovisual services". Decoder drivers may use the

 * parser to parse RBSP from encoded streams and configure the hardware, if

 * the hardware is not able to parse RBSP itself.  Encoder drivers may use the

 * generator to generate the RBSP for SPS/PPS nal units and add them to the

 * encoded stream if the hardware does not generate the units.

/*

 * See Rec. ITU-T H.264 (04/2017) Table 7-1 - NAL unit type codes, syntax

 * element categories, and NAL unit type classes

 Keep 1 byte extra for terminating the NAL unit */

 more_rbsp_data() */ false) {

/**

 * nal_h264_write_sps() - Write SPS NAL unit into RBSP format

 * @dev: device pointer

 * @dest: the buffer that is filled with RBSP data

 * @n: maximum size of @dest in bytes

 * @sps: &struct nal_h264_sps to convert to RBSP

 *

 * Convert @sps to RBSP data and write it into @dest.

 *

 * The size of the SPS NAL unit is not known in advance and this function will

 * fail, if @dest does not hold sufficient space for the SPS NAL unit.

 *

 * Return: number of bytes written to @dest or negative error code

/**

 * nal_h264_read_sps() - Read SPS NAL unit from RBSP format

 * @dev: device pointer

 * @sps: the &struct nal_h264_sps to fill from the RBSP data

 * @src: the buffer that contains the RBSP data

 * @n: size of @src in bytes

 *

 * Read RBSP data from @src and use it to fill @sps.

 *

 * Return: number of bytes read from @src or negative error code

/**

 * nal_h264_write_pps() - Write PPS NAL unit into RBSP format

 * @dev: device pointer

 * @dest: the buffer that is filled with RBSP data

 * @n: maximum size of @dest in bytes

 * @pps: &struct nal_h264_pps to convert to RBSP

 *

 * Convert @pps to RBSP data and write it into @dest.

 *

 * The size of the PPS NAL unit is not known in advance and this function will

 * fail, if @dest does not hold sufficient space for the PPS NAL unit.

 *

 * Return: number of bytes written to @dest or negative error code

 NAL unit header */

/**

 * nal_h264_read_pps() - Read PPS NAL unit from RBSP format

 * @dev: device pointer

 * @pps: the &struct nal_h264_pps to fill from the RBSP data

 * @src: the buffer that contains the RBSP data

 * @n: size of @src in bytes

 *

 * Read RBSP data from @src and use it to fill @pps.

 *

 * Return: number of bytes read from @src or negative error code

 NAL unit header */

/**

 * nal_h264_write_filler() - Write filler data RBSP

 * @dev: device pointer

 * @dest: buffer to fill with filler data

 * @n: size of the buffer to fill with filler data

 *

 * Write a filler data RBSP to @dest with a size of @n bytes and return the

 * number of written filler data bytes.

 *

 * Use this function to generate dummy data in an RBSP data stream that can be

 * safely ignored by h264 decoders.

 *

 * The RBSP format of the filler data is specified in Rec. ITU-T H.264

 * (04/2017) 7.3.2.7 Filler data RBSP syntax.

 *

 * Return: number of filler data bytes (including marker) or negative error

/**

 * nal_h264_read_filler() - Read filler data RBSP

 * @dev: device pointer

 * @src: buffer with RBSP data that is read

 * @n: maximum size of src that shall be read

 *

 * Read a filler data RBSP from @src up to a maximum size of @n bytes and

 * return the size of the filler data in bytes including the marker.

 *

 * This function is used to parse filler data and skip the respective bytes in

 * the RBSP data.

 *

 * The RBSP format of the filler data is specified in Rec. ITU-T H.264

 * (04/2017) 7.3.2.7 Filler data RBSP syntax.

 *

 * Return: number of filler data bytes (including marker) or negative error

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2019-2020 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 *

 * Helper functions to generate a raw byte sequence payload from values.

/*

 * When reading or writing, the emulation_prevention_three_byte is detected

 * only when the 2 one bits need to be inserted. Therefore, we are not

 * actually adding the 0x3 byte, but the 2 one bits and the six 0 bits of the

 * next byte.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

 return  hva buffer to user */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

 video max size*/

 macroBlocs number (width & height) */

 formula to get temporal or spatial data size */

 source buffer copy in YUV 420 MB-tiled format with size=16*256*3/2 */

/*

 * 4 lines of pixels (in Luma, Chroma blue and Chroma red) of top MB

 * for deblocking with size=4*16*MBx*2

 factor for bitrate and cpb buffer size max values if profile >= high */

 factor for bitrate and cpb buffer size max values if profile < high */

 number of bytes for NALU_TYPE_FILLER_DATA header and footer */

/*

 * stereo Video Info struct

/*

 * struct hva_h264_td

 *

 * @frame_width: width in pixels of the buffer containing the input frame

 * @frame_height: height in pixels of the buffer containing the input frame

 * @frame_num: the parameter to be written in the slice header

 * @picture_coding_type: type I, P or B

 * @pic_order_cnt_type: POC mode, as defined in H264 std : can be 0,1,2

 * @first_picture_in_sequence: flag telling to encoder that this is the

 *			       first picture in a video sequence.

 *			       Used for VBR

 * @slice_size_type: 0 = no constraint to close the slice

 *		     1= a slice is closed as soon as the slice_mb_size limit

 *			is reached

 *		     2= a slice is closed as soon as the slice_byte_size limit

 *			is reached

 *		     3= a slice is closed as soon as either the slice_byte_size

 *			limit or the slice_mb_size limit is reached

 * @slice_mb_size: defines the slice size in number of macroblocks

 *		   (used when slice_size_type=1 or slice_size_type=3)

 * @ir_param_option: defines the number of macroblocks per frame to be

 *		     refreshed by AIR algorithm OR the refresh period

 *		     by CIR algorithm

 * @intra_refresh_type: enables the adaptive intra refresh algorithm.

 *			Disable=0 / Adaptative=1 and Cycle=2 as intra refresh

 * @use_constrained_intra_flag: constrained_intra_pred_flag from PPS

 * @transform_mode: controls the use of 4x4/8x8 transform mode

 * @disable_deblocking_filter_idc:

 *		     0: specifies that all luma and chroma block edges of

 *			the slice are filtered.

 *		     1: specifies that deblocking is disabled for all block

 *			edges of the slice.

 *		     2: specifies that all luma and chroma block edges of

 *			the slice are filtered with exception of the block edges

 *			that coincide with slice boundaries

 * @slice_alpha_c0_offset_div2: to be written in slice header,

 *				controls deblocking

 * @slice_beta_offset_div2: to be written in slice header,

 *			    controls deblocking

 * @encoder_complexity: encoder complexity control (IME).

 *		     0 = I_16x16, P_16x16, Full ME Complexity

 *		     1 = I_16x16, I_NxN, P_16x16, Full ME Complexity

 *		     2 = I_16x16, I_NXN, P_16x16, P_WxH, Full ME Complexity

 *		     4 = I_16x16, P_16x16, Reduced ME Complexity

 *		     5 = I_16x16, I_NxN, P_16x16, Reduced ME Complexity

 *		     6 = I_16x16, I_NXN, P_16x16, P_WxH, Reduced ME Complexity

 *  @chroma_qp_index_offset: coming from picture parameter set

 *			     (PPS see [H.264 STD] 7.4.2.2)

 *  @entropy_coding_mode: entropy coding mode.

 *			  0 = CAVLC

 *			  1 = CABAC

 * @brc_type: selects the bit-rate control algorithm

 *		     0 = constant Qp, (no BRC)

 *		     1 = CBR

 *		     2 = VBR

 * @quant: Quantization param used in case of fix QP encoding (no BRC)

 * @non_VCL_NALU_Size: size of non-VCL NALUs (SPS, PPS, filler),

 *		       used by BRC

 * @cpb_buffer_size: size of Coded Picture Buffer, used by BRC

 * @bit_rate: target bitrate, for BRC

 * @qp_min: min QP threshold

 * @qp_max: max QP threshold

 * @framerate_num: target framerate numerator , used by BRC

 * @framerate_den: target framerate denomurator , used by BRC

 * @delay: End-to-End Initial Delay

 * @strict_HRD_compliancy: flag for HDR compliancy (1)

 *			   May impact quality encoding

 * @addr_source_buffer: address of input frame buffer for current frame

 * @addr_fwd_Ref_Buffer: address of reference frame buffer

 * @addr_rec_buffer: address of reconstructed frame buffer

 * @addr_output_bitstream_start: output bitstream start address

 * @addr_output_bitstream_end: output bitstream end address

 * @addr_external_sw : address of external search window

 * @addr_lctx : address of context picture buffer

 * @addr_local_rec_buffer: address of local reconstructed buffer

 * @addr_spatial_context: address of spatial context buffer

 * @bitstream_offset: offset in bits between aligned bitstream start

 *		      address and first bit to be written by HVA.

 *		      Range value is [0..63]

 * @sampling_mode: Input picture format .

 *		     0: YUV420 semi_planar Interleaved

 *		     1: YUV422 raster Interleaved

 * @addr_param_out: address of output parameters structure

 * @addr_scaling_matrix: address to the coefficient of

 *			 the inverse scaling matrix

 * @addr_scaling_matrix_dir: address to the coefficient of

 *			     the direct scaling matrix

 * @addr_cabac_context_buffer: address of cabac context buffer

 * @GmvX: Input information about the horizontal global displacement of

 *	  the encoded frame versus the previous one

 * @GmvY: Input information about the vertical global displacement of

 *	  the encoded frame versus the previous one

 * @window_width: width in pixels of the window to be encoded inside

 *		  the input frame

 * @window_height: width in pixels of the window to be encoded inside

 *		   the input frame

 * @window_horizontal_offset: horizontal offset in pels for input window

 *			      within input frame

 * @window_vertical_offset: vertical offset in pels for input window

 *			    within input frame

 * @addr_roi: Map of QP offset for the Region of Interest algorithm and

 *	      also used for Error map.

 *	      Bit 0-6 used for qp offset (value -64 to 63).

 *	      Bit 7 used to force intra

 * @addr_slice_header: address to slice header

 * @slice_header_size_in_bits: size in bits of the Slice header

 * @slice_header_offset0: Slice header offset where to insert

 *			  first_Mb_in_slice

 * @slice_header_offset1: Slice header offset where to insert

 *			  slice_qp_delta

 * @slice_header_offset2: Slice header offset where to insert

 *			  num_MBs_in_slice

 * @slice_synchro_enable: enable "slice ready" interrupt after each slice

 * @max_slice_number: Maximum number of slice in a frame

 *		      (0 is strictly forbidden)

 * @rgb2_yuv_y_coeff: Four coefficients (C0C1C2C3) to convert from RGB to

 *		      YUV for the Y component.

 *		      Y = C0*R + C1*G + C2*B + C3 (C0 is on byte 0)

 * @rgb2_yuv_u_coeff: four coefficients (C0C1C2C3) to convert from RGB to

 *		      YUV for the Y component.

 *		      Y = C0*R + C1*G + C2*B + C3 (C0 is on byte 0)

 * @rgb2_yuv_v_coeff: Four coefficients (C0C1C2C3) to convert from RGB to

 *		      YUV for the U (Cb) component.

 *		      U = C0*R + C1*G + C2*B + C3 (C0 is on byte 0)

 * @slice_byte_size: maximum slice size in bytes

 *		     (used when slice_size_type=2 or slice_size_type=3)

 * @max_air_intra_mb_nb: Maximum number of intra macroblock in a frame

 *			 for the AIR algorithm

 * @brc_no_skip: Disable skipping in the Bitrate Controller

 * @addr_brc_in_out_parameter: address of static buffer for BRC parameters

/*

 * struct hva_h264_slice_po

 *

 * @ slice_size: slice size

 * @ slice_start_time: start time

 * @ slice_stop_time: stop time

 * @ slice_num: slice number

/*

 * struct hva_h264_po

 *

 * @ bitstream_size: bitstream size

 * @ dct_bitstream_size: dtc bitstream size

 * @ stuffing_bits: number of stuffing bits inserted by the encoder

 * @ removal_time: removal time of current frame (nb of ticks 1/framerate)

 * @ hvc_start_time: hvc start time

 * @ hvc_stop_time: hvc stop time

 * @ slice_count: slice count

/*

 * struct hva_h264_ctx

 *

 * @seq_info:  sequence information buffer

 * @ref_frame: reference frame buffer

 * @rec_frame: reconstructed frame buffer

 * @task:      task descriptor

	/*

	 * with this HVA hardware version, part of the slice header is computed

	 * on host and part by hardware.

	 * The part of host is precomputed and available through this array.

 toggle the I frame */

		/*

		 * update slice header with P frame order

		 * frame order is limited to 16 (coded on 4bits only)

 start code */

 nal_unit_type */

 start code */

 nal_unit_type */

 payload type */

 set to top/bottom frame packing arrangement */

 payload size */

 payload */

 check width and height parameters */

 set frame alignment */

 pic_order_cnt_type hard coded to '2' as only I & P frames */

 useConstrainedIntraFlag set to false for better coding efficiency */

 set framerate, framerate = 1 n/ time per frame */

		/*

		 * due to a hardware bug, framerate denominator can't exceed

		 * 536 (BRC overflow). Compute nearest framerate

		/*

		 * update bitrate to introduce a correction due to

		 * the new framerate

		 * new bitrate = (old bitrate * new framerate) / old framerate

 compute maximum bitrate depending on profile */

 check if bitrate doesn't exceed max size */

 convert cpb_buffer_size in bits */

 compute maximum cpb buffer size depending on profile */

 check if cpb buffer size doesn't exceed max size */

 enable skipping in the Bitrate Controller */

 initial delay */

	/*

	 * fill matrix color converter (RGB to YUV)

	 * Y = 0,299 R + 0,587 G + 0,114 B

	 * Cb = -0,1687 R -0,3313 G + 0,5 B + 128

	 * Cr = 0,5 R - 0,4187 G - 0,0813 B + 128

 enable/disable transform mode */

 encoder complexity fix to 2, ENCODE_I_16x16_I_NxN_P_16x16_P_WxH */

 quant fix to 28, default VBR value */

 if automatic framerate, deactivate bitrate controller */

 compliancy fix to true */

 set minimum & maximum quantizers */

 swap spatial and temporal context */

 fill the slice header part */

	/*

	 * check the sps/pps header size for key frame only

	 * sps/pps header was previously fill by libv4l

	 * during qbuf of stream buffer

 add SEI nal (video stereo info) */

 fill size of non-VCL NAL units (SPS, PPS, filler and SEI) */

 compute bitstream offset & new start address of bitstream */

 check esram size necessary to encode a frame */

 allocate context for codec */

 allocate sequence info buffer */

 allocate reference frame buffer */

 allocate reconstructed frame buffer */

 allocate task descriptor */

 switch reference & reconstructed frame */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

/*

 * performance debug info

 encoding period */

		/*

		 * minimum and maximum bitrates are based on the

		 * encoding period values upon a window of 32 samples

			/*

			 * bitrate in kbps = (size * 8 / 1000) /

			 *                   (duration / 10000)

			 *                 = size * 80 / duration

	/*

	 * filter sequences valid for performance:

	 * - begin/begin (no stream available) is an invalid sequence

	 * - begin/end is a valid sequence

 stream bytesused and timestamp in us */

 encoding duration */

	/*

	 * the average bitrate is based on the total stream size

	 * and the total encoding periods

		/*

		 * bitrate in kbps = (video size * 8 / 1000) /

		 *                   (video duration / 10000)

		 *                 = video size * 80 / video duration

/*

 * device debug info

/*

 * context (instance) debug info

 save context before removing */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

 HVA requires a 16x16 pixels alignment for frames */

 registry of available encoders */

 multiple of 2 */

	/*

	 * HVA only encodes in YUV420 format, whatever the frame format.

	 * A compression ratio of 2 is assumed: thus, the maximum size

	 * of a stream is estimated to ((width x height x 3 / 2) / 2)

 find an encoder which can deal with these formats */

 update instance name */

 open encoder instance */

/*

 * V4L2 ioctl operations

		/*

		 * if the frame resolution is already fixed, only allow the

		 * same stream resolution

 adjust width & height */

 adjust width & height */

		/*

		 * depending on the targeted compressed video format, the

		 * capture buffer might contain headers (e.g. H.264 SPS/PPS)

		 * filled in by the driver client; the size of these data is

		 * copied from the bytesused field of the V4L2 buffer in the

		 * payload field of the hva stream buffer

 V4L2 ioctl ops */

/*

 * V4L2 control operations

 V4L2 control ops */

 set default time per frame */

/*

 * mem-to-mem operations

 protect instance against reentrancy */

 propagate frame timestamp */

 mem-to-mem ops */

/*

 * VB2 queue operations

 only one plane supported */

 get memory addresses */

 get memory addresses */

 open encoder when both start_streaming have been called */

 store the instance context in the instances array */

 save the context identifier in the context */

 return of all pending buffers to vb2 (in queued state) */

 return of all pending buffers to vb2 (in queued state) */

 return of all pending buffers to vb2 (in error state) */

 return of all pending buffers to vb2 (in error state) */

 close encoder when both stop_streaming have been called */

 clear instance context in instances array */

 VB2 queue ops */

/*

 * V4L2 file operations

 set the instance name */

 default parameters for frame and stream */

 clear instance context in instances array */

 trace a summary of instance before closing (debug purpose) */

 V4L2 file ops */

/*

 * Platform device operations

 probe hardware */

 register all available encoders */

 register all supported formats */

 register on V4L2 */

 register device */

 PM ops */

 end node */ }

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Yannick Fertre <yannick.fertre@st.com>

 *          Hugues Fruchet <hugues.fruchet@st.com>

 HVA register offsets */

 define value for version id register (HVA_HIF_REG_VERSION) */

 define values for BSM register (HVA_HIF_REG_BSM) */

 define values for memory interface register (HVA_HIF_REG_MIF_CFG) */

 define value for HEC memory interface register (HVA_HIF_REG_MIF_CFG) */

  Bits definition for clock gating register (HVA_HIF_REG_CLK_GATING) */

 fix hva clock rate */

 fix delay for pmruntime */

/*

 * hw encode error values

 * NO_ERROR: Success, Task OK

 * H264_BITSTREAM_OVERSIZE: VECH264 Bitstream size > bitstream buffer

 * H264_FRAME_SKIPPED: VECH264 Frame skipped (refers to CPB Buffer Size)

 * H264_SLICE_LIMIT_SIZE: VECH264 MB > slice limit size

 * H264_MAX_SLICE_NUMBER: VECH264 max slice number reached

 * H264_SLICE_READY: VECH264 Slice ready

 * TASK_LIST_FULL: HVA/FPC task list full

		   (discard latest transform command)

 * UNKNOWN_COMMAND: Transform command not known by HVA/FPC

 * WRONG_CODEC_OR_RESOLUTION: Wrong Codec or Resolution Selection

 * NO_INT_COMPLETION: Time-out on interrupt completion

 * LMI_ERR: Local Memory Interface Error

 * EMI_ERR: External Memory Interface Error

 * HECMI_ERR: HEC Memory Interface Error

 read status registers */

 acknowledge interruption */

	/*

	 * status: task_id[31:16] client_id[15:8] status[7:0]

	 * the context identifier is retrieved from the client identifier

 read status registers */

 read error registers */

 acknowledge interruption */

	/*

	 * status: task_id[31:16] client_id[15:8] status[7:0]

	 * the context identifier is retrieved from the client identifier

 get memory for registers */

 get memory for esram */

 get clock resource */

 get status interruption resource */

 get error interruption resource */

 initialise protection mutex */

 initialise completion signal */

 initialise runtime power management */

 check IP hardware version */

 enable irqs */

 byte swap config */

 define Max Opcode Size and Max Message Size for LMI and EMI */

	/*

	 * command FIFO: task_id[31:16] client_id[15:8] command_type[7:0]

	 * the context identifier is provided as client identifier to the

	 * hardware, and is retrieved in the interrupt functions from the

	 * status register

 get encoding status */

 SPDX-License-Identifier: GPL-2.0

/*

 *  c8sectpfe-dvb.c - C8SECTPFE STi DVB driver

 *

 * Copyright (c) STMicroelectronics 2015

 *

 *  Author Peter Griffin <peter.griffin@linaro.org>

 *

		/*

		 * init the demod so that i2c gate_ctrl

		 * to the tuner works correctly

 Allocate the tda18212 structure */

 attach tuner */

 SPDX-License-Identifier: GPL-2.0

/*

 * c8sectpfe-debugfs.c - C8SECTPFE STi DVB driver

 *

 * Copyright (c) STMicroelectronics 2015

 *

 * Author: Peter Griffin <peter.griffin@linaro.org>

 *

 SPDX-License-Identifier: GPL-2.0

/*

 * c8sectpfe-core.c - C8SECTPFE STi DVB driver

 *

 * Copyright (c) STMicroelectronics 2015

 *

 *   Author:Peter Bennett <peter.bennett@st.com>

 *	    Peter Griffin <peter.griffin@linaro.org>

 *

 hw requires minimum of 8*PACKET_SIZE and padded to 8byte boundary */

 iterate through input block channels */

 is this descriptor initialised and TP enabled */

 has it wrapped */

 manage cache so data is visible to CPU */

 advance the read pointer */

 8192 is a special PID */

 manage cache so PID bitmap is visible to HW */

 Reset the internal inputblock sram pointers */

 reset read / write memdma ptrs for this channel */

 Issue a reset and enable InputBlock */

 and enable the tp */

 manage cache so data is visible to HW */

 TP re-configuration on page 168 of functional spec */

 disable IB (prevents more TS data going to memdma) */

 disable this channels descriptor */

 now request memdma channel goes idle */

 wait for idle irq handler to signal completion */

 reset read / write ptrs for this channel */

 turn off all PIDS in the bitmap */

 manage cache so data is visible to HW */

	/* page 168 of functional spec: Clear the idle request

 signal idle completion */

 Ensure backbuffer is 32byte aligned */

	/*

	 * The pid buffer can be configured (in hw) for byte or bit

	 * per pid. By powers of deduction we conclude stih407 family

	 * is configured (at SoC design stage) for bit per pid.

	/*

	 * PID buffer needs to be aligned to size of the pid table

	 * which at bit per pid is 1024 bytes (8192 pids / 8).

	 * PIDF_BASE register enforces this alignment when writing

	 * the register.

 manage cache so pid bitmap is visible to HW */

 Enable this input block */

 Place the FIFO's at the end of the irec descriptors */

 Configure and enable HW PID filtering */

	/*

	 * The PID value is created by assembling the first 8 bytes of

	 * the TS packet into a 64-bit word in big-endian format. A

	 * slice of that 64-bit word is taken from

	 * (PID_OFFSET+PID_NUM_BITS-1) to PID_OFFSET.

 Get base addpress of pointer record block from DMEM */

 fill out pointer record data structure */

 advance pointer record block to our channel */

 read/write pointers with physical bus address */

 initialize tasklet */

	/*

	 * TODO FIXME we should detect some error conditions here

	 * and ideally do something about them!

 Allocate the c8sectpfei structure */

 to save power disable all IP's (on by default) */

 Enable memdma clock */

 clear internal sram */

 sanity check value */

 toggle reset lines */

 Setup timer interrupt */

 Get the configuration information about the tuners */

	/*

	 * Now loop through and un-configure each of the InputBlock resources

 unclock all internal IP's */

 iterate round each tsin and configure memdma descriptor and IB hw */

 We only support ELF32 at this point */

 Check ELF magic */

	/*

	 * For IMEM segments, the segment contains 24-bit

	 * instructions which must be padded to 32-bit

	 * instructions before being written. The written

	 * segment is padded with NOP instructions.

		/* Every 3 bytes, add an additional

	/*

	 * For DMEM segments copy the segment data from the ELF

	 * file and pad segment with zeroes

 go through the available ELF segments */

 Only consider LOAD segments */

		/*

		 * Check segment is contained within the fw->data buffer

		/*

		 * MEMDMA IMEM has executable flag set, otherwise load

		 * this segment into DMEM.

		 *

			/*

			 * The Slim ELF file uses 32-bit word addressing for

			 * load offsets.

			/*

			 * The Slim ELF file uses 32-bit word addressing for

			 * load offsets.

 now the firmware is loaded configure the input blocks */

	/*

	 * STBus target port can access IMEM and DMEM ports

	 * without waiting for CPU

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0

/*

 * c8sectpfe-common.c - C8SECTPFE STi DVB driver

 *

 * Copyright (c) STMicroelectronics 2015

 *

 *   Author: Peter Griffin <peter.griffin@linaro.org>

 *

 we take a all or nothing approach */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Hugues Fruchet <hugues.fruchet@st.com>

 *          Fabrice Lecoultre <fabrice.lecoultre@st.com>

 *          for STMicroelectronics.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Author: Hugues Fruchet <hugues.fruchet@st.com> for STMicroelectronics.

/*

 * IPC shared memory (@ipc_buf_size, @ipc_buf_paddr) is sent to copro

 * at each instance opening. This memory is allocated by IPC client

 * and given through delta_ipc_open(). All messages parameters

 * (open, set_stream, decode) will have their phy address within

 * this IPC shared memory, avoiding de-facto recopies inside delta-ipc.

 * All the below messages structures are used on both host and firmware

 * side and are packed (use only of 32 bits size fields in messages

 * structures to ensure packing):

 * - struct delta_ipc_open_msg

 * - struct delta_ipc_set_stream_msg

 * - struct delta_ipc_decode_msg

 * - struct delta_ipc_close_msg

 * - struct delta_ipc_cb_msg

 init */

	/*

	 * allocation of contiguous buffer for

	 * data of commands exchanged between

	 * host and firmware coprocessor

 build rpmsg message */

 send it */

 wait for acknowledge */

 command completed, check error */

 build rpmsg message */

 send it */

 wait for acknowledge */

 command completed, check status */

 build rpmsg message */

 send it */

 wait for acknowledge */

 command completed, check status */

 build rpmsg message */

 send it */

 wait for acknowledge */

 command completed, check status */

 sanity check */

	/*

	 * if not already known, save copro instance context

	 * to ensure re-entrance on copro side

	/*

	 * all is fine,

	 * update status & complete command

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2013

 * Author: Hugues Fruchet <hugues.fruchet@st.com> for STMicroelectronics.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Author: Hugues Fruchet <hugues.fruchet@st.com> for STMicroelectronics.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2013

 * Author: Hugues Fruchet <hugues.fruchet@st.com> for STMicroelectronics.

 jpeg header */

 ipc */

 decoded output frame */

	/*

	 * !WARNING!

	 * the NV12 decoded frame is only available

	 * on decimated output when enabling flag

	 * "JPEG_ADDITIONAL_FLAG_420MB"...

	 * the non decimated output gives YUV422SP

 status */

 check firmware decoding status */

 progressive stream */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2015

 * Authors: Hugues Fruchet <hugues.fruchet@st.com>

 *          Jean-Christophe Trotin <jean-christophe.trotin@st.com>

 *          for STMicroelectronics.

 registry of available decoders */

 dump first & last 10 bytes */

 dump first 10 bytes */

 decoded frame is now output to user */

 ignore EOS */

 requeue all free frames */

 recycle frame on decoder side */

 this frame is no more output */

 requeue free frame */

 reset other frame fields */

	/*

	 * protected by global lock acquired

	 * by V4L2 when calling delta_vb2_au_queue

	/*

	 * protected by global lock acquired

	 * by V4L2 when calling delta_vb2_au_queue

	/*

	 * protected by global lock acquired

	 * by V4L2 when calling delta_vb2_au_queue

 free all pending dts */

 reset list */

 multiple of 2 */

	/*

	 * for a MJPEG stream encoded from YUV422 pixel format,

	 * assuming a compression ratio of 2, the maximum size

	 * of an access unit is (width x height x 2) / 2,

	 * so (width x height)

 update instance name */

 open decoder instance */

/*

 * V4L2 ioctl operations

 align colorspace & friends on stream ones if any set */

 adjust width & height */

 adjust width & height */

 default decoder alignment constraint */

		/*

		 * decoder not yet opened and valid stream header not found,

		 * could not negotiate format with decoder, check at least

		 * pixel format & negotiate resolution boundaries

		 * and alignment...

 set frame information to decoder */

 then get what decoder can really do */

 default to video dimensions */

 visible area inside video */

 up to aligned dimensions */

	/*

	 * Send EOS to user:

	 * - by returning an empty frame flagged to V4L2_BUF_FLAG_LAST

	 * - and then send EOS event

 empty frame */

 set the last buffer flag */

 release frame to user */

 send EOS event */

 drain the decoder */

 release to user drained frames */

 no more decoded frames */

 pop timestamp and mark frame with it */

 release decoded frame to user */

 try to complete EOS */

 new frame available, EOS can now be completed */

	/*

	 * EOS completion from driver is delayed because

	 * we don't have a free empty frame available.

	 * EOS completion is so delayed till next frame_queue() call

	 * to be sure to have a free empty frame available.

 v4l2 ioctl ops */

/*

 * mem-to-mem operations

 protect instance against reentrancy */

 dump access unit */

 enable the hardware */

 decode this access unit */

	/*

	 * if the (-ENODATA) value is returned, it refers to the interlaced

	 * stream case for which 2 access units are needed to get 1 frame.

	 * So, this returned value doesn't mean that the decoding fails, but

	 * indicates that the timestamp information of the access unit shall

	 * not be taken into account, and that the V4L2 buffer associated with

	 * the access unit shall be flagged with V4L2_BUF_FLAG_ERROR to inform

	 * the user of this situation

 disable the hardware */

 disable the hardware */

 push au timestamp in FIFO */

 get available decoded frames */

 no more decoded frames */

 pop timestamp and mark frame with it */

 release decoded frame to user */

 mem-to-mem ops */

/*

 * VB2 queue operations

 get memory addresses */

 setup frame on decoder side */

/*

 * default implementation of get_frameinfo decoder ops

 * matching frame information from stream information

 * & with default pixel format & default alignment.

/*

 * default implementation of recycle decoder ops

 * consisting to relax the "decoded" frame state

 enable the hardware */

 open decoder if not yet done */

	/*

	 * first buffer should contain stream header,

	 * decode it to get the infos related to stream

	 * such as width, height, dpb, ...

 dump access unit */

 decode this access unit */

	/*

	 * return all buffers to vb2 in QUEUED state.

	 * This will give ownership back to userspace

 return all buffers to vb2 in ERROR state */

	/*

	 * the number of output buffers needed for decoding =

	 * user need (*num_buffers given, usually for display pipeline) +

	 * stream need (streaminfo->dpb) +

	 * decoding peak smoothing (depends on DELTA IP perf)

 single plane for Y and CbCr */

 update V4L2 fields for user */

 new frame available, EOS can now be completed */

 return, no need to recycle this buffer to decoder */

 recycle this frame */

	/*

	 * return all buffers to vb2 in ERROR state

	 * & reset each frame state to OUT

 VB2 queue ops */

/*

 * V4L2 file operations

 setup vb2 queue for stream input */

 overload vb2 buf with private au struct */

 setup vb2 queue for frame output */

 overload vb2 buf with private frame struct */

	/*

	 * wait stream format to determine which

	 * decoder to open

 set the instance name */

 default parameters for frame and stream */

 enable ST231 clocks */

 enable FLASH_PROMIP clock */

 close decoder */

	/*

	 * trace a summary of instance

	 * before closing (debug purpose)

 disable ST231 clocks */

 disable FLASH_PROMIP clock */

 V4L2 file ops */

/*

 * Platform device operations

 get clock resources */

 init pm_runtime used for power management */

 init firmware ipc channel */

 register all available decoders */

 register all supported formats */

 register on V4L2 */

 register device */

 PM ops */

 end node */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2014

 * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics.

 Max width of the source frame in a single node */

 Reset & boot poll config */

 RGB - YUV conversion */

 Horizontal flip */

 Vertical flip */

 Wide (>MAX_SRC_WIDTH) */

 Scale */

 Horizontal increment in 6.10 format */

 Vertical increment in 6.10 format */

 is the src an interlaced buffer */

 nb of planes of the src */

 is the src a YUV color format */

 is the src 4:2:0 chroma subsampled */

 nb of planes of the dst */

 is the dst a YUV color format */

 is the dst 4:2:0 chroma subsampled */

 Filter min scale factor (6.10 fixed point) */

 Filter max scale factor (6.10 fixed point) */

 Virtual address for filter table */

 Physical address for filter table */

/**

 * bdisp_hw_reset

 * @bdisp:      bdisp entity

 *

 * Resets HW

 *

 * RETURNS:

 * 0 on success.

 Mask Interrupt */

 Reset */

 Wait for reset done */

/**

 * bdisp_hw_get_and_clear_irq

 * @bdisp:      bdisp entity

 *

 * Read then reset interrupt status

 *

 * RETURNS:

 * 0 if expected interrupt was raised.

 Check for the only expected IT: LastNode of AQ1 */

 Clear and mask */

/**

 * bdisp_hw_free_nodes

 * @ctx:        bdisp context

 *

 * Free node memory

 *

 * RETURNS:

 * None

/**

 * bdisp_hw_alloc_nodes

 * @ctx:        bdisp context

 *

 * Allocate dma memory for nodes

 *

 * RETURNS:

 * 0 on success

 Allocate all the nodes within a single memory page */

/**

 * bdisp_hw_free_filters

 * @dev:        device

 *

 * Free filters memory

 *

 * RETURNS:

 * None

/**

 * bdisp_hw_alloc_filters

 * @dev:        device

 *

 * Allocate dma memory for filters

 *

 * RETURNS:

 * 0 on success

 Allocate all the filters within a single memory page */

 Setup filter addresses */

/**

 * bdisp_hw_get_hf_addr

 * @inc:        resize increment

 *

 * Find the horizontal filter table that fits the resize increment

 *

 * RETURNS:

 * table physical address

/**

 * bdisp_hw_get_vf_addr

 * @inc:        resize increment

 *

 * Find the vertical filter table that fits the resize increment

 *

 * RETURNS:

 * table physical address

/**

 * bdisp_hw_get_inc

 * @from:       input size

 * @to:         output size

 * @inc:        resize increment in 6.10 format

 *

 * Computes the increment (inverse of scale) in 6.10 format

 *

 * RETURNS:

 * 0 on success

 overflow (downscale x 63) or too small (upscale x 1024) */

/**

 * bdisp_hw_get_hv_inc

 * @ctx:        device context

 * @h_inc:      horizontal increment

 * @v_inc:      vertical increment

 *

 * Computes the horizontal & vertical increments (inverse of scale)

 *

 * RETURNS:

 * 0 on success

/**

 * bdisp_hw_get_op_cfg

 * @ctx:        device context

 * @c:          operation configuration

 *

 * Check which blitter operations are expected and sets the scaling increments

 *

 * RETURNS:

 * 0 on success

 Deinterlacing adjustment : stretch a field to a frame */

/**

 * bdisp_hw_color_format

 * @pixelformat: v4l2 pixel format

 *

 * v4l2 to bdisp pixel format convert

 *

 * RETURNS:

 * bdisp pixel format

 This V4L format actually refers to xRGB */

 RGB888 format */

 This V4L format actually refers to ARGB */

/**

 * bdisp_hw_build_node

 * @ctx:        device context

 * @cfg:        operation configuration

 * @node:       node to be set

 * @t_plan:     whether the node refers to a RGB/Y or a CbCr plane

 * @src_x_offset: x offset in the source image

 *

 * Build a node

 *

 * RETURNS:

 * None

 Adjust src and dst areas wrt src_x_offset */

 General */

 Src2 = RGB / Src1 = Src3 = off */

		/* Src3 = Y

		 * Src2 = CbCr or ColorFill if writing the Y plane

		/* Src3 = Y

		 * Src2 = Cb or ColorFill if writing the Y plane

 Color convert */

 Scale needed if scaling OR 4:2:0 up/downsampling */

 Target */

 420 chroma downsampling */

 handle only the top field which is half height of a frame */

 Src 2 : RGB */

 Src 2 : Cb or CbCr */

 420 chroma upsampling */

 Src 1 : Cr */

 Src 3 : Y */

 No chroma upsampling for output RGB / Y plane */

 No need to read Y (Src3) when writing Chroma */

 Resize (scale OR 4:2:0: chroma up/downsampling) */

 no need to compute Y when writing CbCr from RGB input */

 FCTL */

 RSF - Chroma may need to be up/downsampled */

 RGB to 4:2:0 for Chroma: downsample */

 4:2:0: to RGB: upsample*/

 RZI */

 Filter table physical addr */

 Y version */

 Versatile matrix for RGB / YUV conversion */

/**

 * bdisp_hw_build_all_nodes

 * @ctx:        device context

 *

 * Build all the nodes for the blitter operation

 *

 * RETURNS:

 * 0 on success

 Get configuration (scale, flip, ...) */

 Split source in vertical strides (HW constraint) */

 Build RGB/Y node and link it to the previous node */

 Build additional Cb(Cr) node, link it to the previous one */

 Next stride until full width covered */

 Mark last node as the last */

/**

 * bdisp_hw_save_request

 * @ctx:        device context

 *

 * Save a copy of the request and of the built nodes

 *

 * RETURNS:

 * None

 Request copy */

 Nodes copy */

 Allocate memory if not done yet */

/**

 * bdisp_hw_update

 * @ctx:        device context

 *

 * Send the request to the HW

 *

 * RETURNS:

 * 0 on success

 build nodes */

 Save a copy of the request */

 Configure interrupt to 'Last Node Reached for AQ1' */

 Write first node addr */

 Find and write last node addr : this starts the HW processing */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2014

 * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics.

 User configuration change */

 Config updated */

 Source set */

 Destination set */

 Stop request */

 Abort while device run */

 Driver opened */

 HW device running */

 Driver suspended */

 Driver being suspended */

 ARGB888. [31:0] A:R:G:B 8:8:8:8 little endian */

 is actually ARGB */

 XRGB888. [31:0] x:R:G:B 8:8:8:8 little endian */

 is actually xRGB */

 RGB565. [15:0] R:G:B 5:6:5 little endian */

 NV12. YUV420SP - 1 plane for Y + 1 plane for (CbCr) */

 RGB888. [23:0] B:G:R 8:8:8 little endian */

	/* YU12. YUV420P - 1 plane for Y + 1 plane for Cb + 1 plane for Cr

	 * To keep as the LAST element of this table (no support on capture)

 Default format : HD ARGB32*/

 UV (NV12) or U (420P) */

 V (420P) */

 return to V4L2 any 0-size buffer so it can be dequeued by user */

 Allocate memory for both context and node */

 Use separate control handler per file handle */

 Default format */

 Setup the device context for mem2mem mode. */

 YUV420P only supported for VIDEO_OUTPUT */

 Field (interlaced only supported on OUTPUT) */

 Adjust width & height */

 cropped frame */

 complete frame */

 composed (cropped) frame */

 complete frame */

 Return 1 if a is enclosed in b, or 0 otherwise. */

 Align and check origin */

 Align and check size */

 Checks adjust constraints flags */

 get resources */

 v4l2 register */

 Debug */

 Power management */

 Filters */

 Register */

 end node */ }

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) STMicroelectronics SA 2014

 * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics.

 Not dumping all fields, focusing on significant ones */

 Color Fill not dumped */

 Clipping not dumped */

 CLUT not dumped */

 PMK not dumped */

 Flicker not dumped */

 Color key not dumped */

 Reserved not dumped */

 Static Address & User not dumped */

 Output Versatile Matrix not dumped */

 Pace not dumped */

 VC1R & DEI not dumped */

 Gradient Fill not dumped */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_entity.c  --  R-Car VSP1 Base Entity

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

		/*

		 * The HGO is a special case, its routing is configured on the

		 * sink pad.

		/*

		 * The HGT is a special case, its routing is configured on the

		 * sink pad.

	/*

	 * The ILV and BRS share the same data path route. The extra BRSSEL bit

	 * selects between the ILV and BRS.

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/**

 * vsp1_entity_get_pad_config - Get the pad configuration for an entity

 * @entity: the entity

 * @sd_state: the TRY state

 * @which: configuration selector (ACTIVE or TRY)

 *

 * When called with which set to V4L2_SUBDEV_FORMAT_ACTIVE the caller must hold

 * the entity lock to access the returned configuration.

 *

 * Return the pad configuration requested by the which argument. The TRY

 * configuration is passed explicitly to the function through the cfg argument

 * and simply returned when requested. The ACTIVE configuration comes from the

 * entity structure.

/**

 * vsp1_entity_get_pad_format - Get a pad format from storage for an entity

 * @entity: the entity

 * @sd_state: the state storage

 * @pad: the pad number

 *

 * Return the format stored in the given configuration for an entity's pad. The

 * configuration can be an ACTIVE or TRY configuration.

/**

 * vsp1_entity_get_pad_selection - Get a pad selection from storage for entity

 * @entity: the entity

 * @sd_state: the state storage

 * @pad: the pad number

 * @target: the selection target

 *

 * Return the selection rectangle stored in the given configuration for an

 * entity's pad. The configuration can be an ACTIVE or TRY configuration. The

 * selection target can be COMPOSE or CROP.

/*

 * vsp1_entity_init_cfg - Initialize formats on all pads

 * @subdev: V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 *

 * Initialize all pad formats with default values in the given pad config. This

 * function can be used as a handler for the subdev pad::init_cfg operation.

/*

 * vsp1_subdev_get_pad_format - Subdev pad get_fmt handler

 * @subdev: V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: V4L2 subdev format

 *

 * This function implements the subdev get_fmt pad operation. It can be used as

 * a direct drop-in for the operation handler.

/*

 * vsp1_subdev_enum_mbus_code - Subdev pad enum_mbus_code handler

 * @subdev: V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @code: Media bus code enumeration

 * @codes: Array of supported media bus codes

 * @ncodes: Number of supported media bus codes

 *

 * This function implements the subdev enum_mbus_code pad operation for entities

 * that do not support format conversion. It enumerates the given supported

 * media bus codes on the sink pad and reports a source pad format identical to

 * the sink pad.

		/*

		 * The entity can't perform format conversion, the sink format

		 * is always identical to the source format.

/*

 * vsp1_subdev_enum_frame_size - Subdev pad enum_frame_size handler

 * @subdev: V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fse: Frame size enumeration

 * @min_width: Minimum image width

 * @min_height: Minimum image height

 * @max_width: Maximum image width

 * @max_height: Maximum image height

 *

 * This function implements the subdev enum_frame_size pad operation for

 * entities that do not support scaling or cropping. It reports the given

 * minimum and maximum frame width and height on the sink pad, and a fixed

 * source pad size identical to the sink pad.

		/*

		 * The size on the source pad are fixed and always identical to

		 * the size on the sink pad.

/*

 * vsp1_subdev_set_pad_format - Subdev pad set_fmt handler

 * @subdev: V4L2 subdevice

 * @cfg: V4L2 subdev pad configuration

 * @fmt: V4L2 subdev format

 * @codes: Array of supported media bus codes

 * @ncodes: Number of supported media bus codes

 * @min_width: Minimum image width

 * @min_height: Minimum image height

 * @max_width: Maximum image width

 * @max_height: Maximum image height

 *

 * This function implements the subdev set_fmt pad operation for entities that

 * do not support scaling or cropping. It defaults to the first supplied media

 * bus code if the requested code isn't supported, clamps the size to the

 * supplied minimum and maximum, and propagates the sink pad format to the

 * source pad.

 The output format can't be modified. */

	/*

	 * Default to the first media bus code if the requested format is not

	 * supported.

 Propagate the format to the source pad. */

 Reset the crop and compose rectangles. */

/* -----------------------------------------------------------------------------

 * Media Operations

		/*

		 * Fan-out is limited to one for the normal data path plus

		 * optional HGO and HGT. We ignore the HGO and HGT here.

 Fan-in is limited to one. */

/**

 * vsp1_entity_remote_pad - Find the pad at the remote end of a link

 * @pad: Pad at the local end of the link

 *

 * Search for a remote pad connected to the given pad by iterating over all

 * links originating or terminating at that pad until an enabled link is found.

 *

 * Our link setup implementation guarantees that the output fan-out will not be

 * higher than one for the data pipelines, except for the links to the HGO and

 * HGT that can be enabled in addition to a regular data link. When traversing

 * outgoing links this function ignores HGO and HGT entities and should thus be

 * used in place of the generic media_entity_remote_pad() function to traverse

 * data pipelines.

 *

 * Return a pointer to the pad at the remote end of the first found enabled

 * link, or NULL if no enabled link has been found.

 If we're the sink the source will never be an HGO or HGT. */

 If the sink isn't a subdevice it can't be an HGO or HGT. */

/* -----------------------------------------------------------------------------

 * Initialization

 Named UIF4 in the documentation */

 Named UIF5 in the documentation */

 Allocate and initialize pads. */

 Single-pad entities only have a sink. */

 Initialize the media entity. */

 Initialize the V4L2 subdev. */

	/*

	 * Allocate the pad configuration to store formats and selection

	 * rectangles.

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_lif.c  --  R-Car VSP1 LCD Controller Interface

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

	/*

	 * On R-Car V3M the LIF0 buffer attribute register has to be set to a

	 * non-default value to guarantee proper operation (otherwise artifacts

	 * may appear on the output). The value required by the manual is not

	 * explained but is likely a buffer size or threshold.

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

	/*

	 * The LIF is never exposed to userspace, but media entity registration

	 * requires a function to be set. Use PROC_VIDEO_PIXEL_FORMATTER just to

	 * avoid triggering a WARN_ON(), the value won't be seen anywhere.

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_pipe.c  --  R-Car VSP1 Pipeline

 *

 * Copyright (C) 2013-2015 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Helper Functions

/**

 * vsp1_get_format_info - Retrieve format information for a 4CC

 * @vsp1: the VSP1 device

 * @fourcc: the format 4CC

 *

 * Return a pointer to the format information structure corresponding to the

 * given V4L2 format 4CC, or NULL if no corresponding format can be found.

 Special case, the VYUY and HSV formats are supported on Gen2 only. */

/* -----------------------------------------------------------------------------

 * Pipeline Management

 Must be called with the pipe irqlock held. */

		/*

		 * When using display lists in continuous frame mode the only

		 * way to stop the pipeline is to reset the hardware.

 Otherwise just request a stop and wait. */

	/*

	 * If the DL commit raced with the frame end interrupt, the commit ends

	 * up being postponed by one frame. The returned flags tell whether the

	 * active frame was finished or postponed.

	/*

	 * Regardless of frame completion we still need to notify the pipe

	 * frame_end to account for vblank events.

/*

 * Propagate the alpha value through the pipeline.

 *

 * As the UDS has restricted scaling capabilities when the alpha component needs

 * to be scaled, we disable alpha scaling when the UDS input has a fixed alpha

 * value. The UDS then outputs a fixed alpha value which needs to be programmed

 * from the input RPF alpha.

	/*

	 * The BRU and BRS background color has a fixed alpha value set to 255,

	 * the output alpha value is thus always equal to 255.

/*

 * Propagate the partition calculations through the pipeline

 *

 * Work backwards through the pipe, allowing each entity to update the partition

 * parameters based on its configuration, and the entity connected to its

 * source. Each entity must produce the partition required for the previous

 * entity in the pipeline.

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_hgo.c  --  R-Car VSP1 Histogram Generator 1D

 *

 * Copyright (C) 2016 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Frame End Handler

/* -----------------------------------------------------------------------------

 * Controls

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the control handler. */

 Initialize the video device and queue for statistics data. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_video.c  --  R-Car VSP1 Video Node

 *

 * Copyright (C) 2013-2015 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Helper functions

	/*

	 * Backward compatibility: replace deprecated RGB formats by their XRGB

	 * equivalent. This selects the format older userspace applications want

	 * while still exposing the new format.

	/*

	 * Retrieve format information and select the default format if the

	 * requested format isn't supported.

 Align the width and height for YUV 4:2:2 and 4:2:0 formats. */

 Clamp the width and height. */

	/*

	 * Compute and clamp the stride and image size. While not documented in

	 * the datasheet, strides not aligned to a multiple of 128 bytes result

	 * in image corruption.

 The second and third planes must have the same stride. */

/* -----------------------------------------------------------------------------

 * VSP1 Partition Algorithm support

/**

 * vsp1_video_calculate_partition - Calculate the active partition output window

 *

 * @pipe: the pipeline

 * @partition: partition that will hold the calculated values

 * @div_size: pre-determined maximum partition division size

 * @index: partition index

	/*

	 * Partitions are computed on the size before rotation, use the format

	 * at the WPF sink.

 A single partition simply processes the output size in full. */

 Initialise the partition with sane starting conditions. */

	/*

	 * We need to prevent the last partition from being smaller than the

	 * *minimum* width of the hardware capabilities.

	 *

	 * If the modulus is less than half of the partition size,

	 * the penultimate partition is reduced to half, which is added

	 * to the final partition: |1234|1234|1234|12|341|

	 * to prevent this:        |1234|1234|1234|1234|1|.

		/*

		 * pipe->partitions is 1 based, whilst index is a 0 based index.

		 * Normalise this locally.

 Halve the penultimate partition. */

 Increase the final partition. */

	/*

	 * Partitions are computed on the size before rotation, use the format

	 * at the WPF sink.

	/*

	 * Only Gen3 hardware requires image partitioning, Gen2 will operate

	 * with a single partition that covers the whole output.

/* -----------------------------------------------------------------------------

 * Pipeline Management

/*

 * vsp1_video_complete_buffer - Complete the current buffer

 * @video: the video node

 *

 * This function completes the current buffer by filling its sequence number,

 * time stamp and payload size, and hands it back to the videobuf core.

 *

 * Return the next queued buffer or NULL if the queue is empty.

	/*

	 * If the VSP hardware isn't configured yet (which occurs either when

	 * processing the first frame or after a system suspend/resume), add the

	 * cached stream configuration to the display list to perform a full

	 * initialisation.

 Run the first partition. */

 Process consecutive partitions as necessary. */

		/*

		 * An incomplete chain will still function, but output only

		 * the partitions that had a dl available. The frame end

		 * interrupt will be marked on the last dl in the chain.

 Complete, and commit the head display list. */

 M2M Pipelines should never call here with an incomplete frame. */

 Complete buffers on all video nodes. */

	/*

	 * If a stop has been requested, mark the pipeline as stopped and

	 * return. Otherwise restart the pipeline if ready.

	/*

	 * The main data path doesn't include the HGO or HGT, use

	 * vsp1_entity_remote_pad() to traverse the graph.

 We've reached a video node, that shouldn't have happened. */

		/*

		 * A BRU or BRS is present in the pipeline, store its input pad

		 * number in the input RPF for use when configuring the RPF.

 BRU and BRS can't be chained. */

 We've reached the WPF, we're done. */

 Ensure the branch has no loop. */

 UDS can't be chained. */

 Follow the source link, ignoring any HGO or HGT. */

 The last entity must be the output WPF. */

 Walk the graph to locate the entities and video nodes. */

 We need one output and at least one input. */

	/*

	 * Follow links downstream for each input and make sure the graph

	 * contains no loop and that all branches end at the output WPF.

	/*

	 * Get a pipeline object for the video node. If a pipeline has already

	 * been allocated just increment its reference count and return it.

	 * Otherwise allocate a new pipeline and initialize it, it will be freed

	 * when the last reference is released.

/* -----------------------------------------------------------------------------

 * videobuf2 Queue Operations

 Determine this pipelines sizes for image partitioning support. */

		/*

		 * If a BRU or BRS is present in the pipeline before the UDS,

		 * the alpha component doesn't need to be scaled as the BRU and

		 * BRS output alpha value is fixed to 255. Otherwise we need to

		 * scale the alpha component only when available at the input

		 * RPF.

	/*

	 * Compute and cache the stream configuration into a body. The cached

	 * body will be added to the display list by vsp1_video_pipeline_run()

	 * whenever the pipeline needs to be fully reconfigured.

 Remove all buffers from the IRQ queue. */

 Release any cached configuration from our output video. */

 Release our partition table allocation. */

	/*

	 * vsp1_pipeline_ready() is not sufficient to establish that all streams

	 * are prepared and the pipeline is configured, as multiple streams

	 * can race through streamon with buffers already queued; Therefore we

	 * don't even attempt to start the pipeline until the last stream has

	 * called through here.

	/*

	 * Clear the buffers ready flag to make sure the device won't be started

	 * by a QBUF on the video node on the other side of the pipeline.

 Stop the pipeline. */

/* -----------------------------------------------------------------------------

 * V4L2 ioctls

	/*

	 * Get a pipeline for the video node and start streaming on it. No link

	 * touching an entity in the pipeline can be activated or deactivated

	 * once streaming is started.

	/*

	 * Verify that the configured format matches the output of the connected

	 * subdev.

 Start the queue. */

/* -----------------------------------------------------------------------------

 * V4L2 File Operations

/* -----------------------------------------------------------------------------

 * Suspend and Resume

	/*

	 * To avoid increasing the system suspend time needlessly, loop over the

	 * pipelines twice, first to set them all to the stopping state, and

	 * then to wait for the stop to complete.

 Resume all running pipelines. */

		/*

		 * The hardware may have been reset during a suspend and will

		 * need a full reconfiguration.

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the media entity... */

 ... and the format ... */

 ... and the video node... */

 ... and register the video device. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_brx.c  --  R-Car VSP1 Blend ROP Unit (BRU and BRS)

 *

 * Copyright (C) 2013 Renesas Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Controls

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/*

 * The BRx can't perform format conversion, all sink and source formats must be

 * identical. We pick the format on the first sink pad (pad 0) and propagate it

 * to all other pads.

 Default to YUV if the requested format is not supported. */

 The BRx can't perform format conversion. */

 Reset the compose rectangle. */

 Propagate the format code to all pads. */

	/*

	 * The compose rectangle top left corner must be inside the output

	 * frame.

	/*

	 * Scaling isn't supported, the compose rectangle size must be identical

	 * to the sink format size.

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

	/*

	 * The hardware is extremely flexible but we have no userspace API to

	 * expose all the parameters, nor is it clear whether we would have use

	 * cases for all the supported modes. Let's just hardcode the parameters

	 * to sane default values for now.

	/*

	 * Disable dithering and enable color data normalization unless the

	 * format at the pipeline output is premultiplied.

	/*

	 * Set the background position to cover the whole output image and

	 * configure its color.

	/*

	 * Route BRU input 1 as SRC input to the ROP unit and configure the ROP

	 * unit with a NOP operation to make BRU input 1 available as the

	 * Blend/ROP unit B SRC input. Only needed for BRU, the BRS has no ROP

	 * unit.

		/*

		 * Configure all Blend/ROP units corresponding to an enabled BRx

		 * input for alpha blending. Blend/ROP units corresponding to

		 * disabled BRx inputs are used in ROP NOP mode to ignore the

		 * SRC input.

		/*

		 * Select the virtual RPF as the Blend/ROP unit A DST input to

		 * serve as a background color.

		/*

		 * Route inputs 0 to 3 as SRC inputs to Blend/ROP units A to D

		 * in that order. In the BRU the Blend/ROP unit B SRC is

		 * hardwired to the ROP unit output, the corresponding register

		 * bits must be set to 0. The BRS has no ROP unit and doesn't

		 * need any special processing.

		/*

		 * Hardcode the blending formula to

		 *

		 *	DSTc = DSTc * (1 - SRCa) + SRCc * SRCa

		 *	DSTa = DSTa * (1 - SRCa) + SRCa

		 *

		 * when the SRC input isn't premultiplied, and to

		 *

		 *	DSTc = DSTc * (1 - SRCa) + SRCc

		 *	DSTa = DSTa * (1 - SRCa) + SRCa

		 *

		 * otherwise.

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_uif.c  --  R-Car VSP1 User Logic Interface

 *

 * Copyright (C) 2017-2018 Laurent Pinchart

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

 The crop rectangle must be inside the input frame. */

 Store the crop rectangle. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

 On M3-W the horizontal coordinates are twice the register value. */

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 sentinel */ }

 The datasheet names the two UIF instances UIF4 and UIF5. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_clu.c  --  R-Car VSP1 Cubic Look-Up Table

 *

 * Copyright (C) 2015-2016 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Controls

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

	/*

	 * The yuv_mode can't be changed during streaming. Cache it internally

	 * for future runtime configuration calls.

 2D mode can only be used with the YCbCr pixel encoding. */

 Release our local reference. */

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

	/*

	 * Pre-allocate a body pool, with 3 bodies allowing a userspace update

	 * before the hardware has committed a previous set of tables, handling

	 * both the queued and pending dl entries. One extra entry is added to

	 * the CLU_SIZE to allow for the VI6_CLU_ADDR header.

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_uds.c  --  R-Car VSP1 Up and Down Scaler

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Scaling Computation

/*

 * uds_output_size - Return the output size for an input size and scaling ratio

 * @input: input size in pixels

 * @ratio: scaling ratio in U4.12 fixed-point format

 Down-scaling */

 Up-scaling */

/*

 * uds_output_limits - Return the min and max output sizes for an input size

 * @input: input size in pixels

 * @minimum: minimum output size (returned)

 * @maximum: maximum output size (returned)

/*

 * uds_passband_width - Return the passband filter width for a scaling ratio

 * @ratio: scaling ratio in U4.12 fixed-point format

 Down-scaling */

 Up-scaling */

 TODO: This is an approximation that will need to be refined. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

 Default to YUV if the requested format is not supported. */

 The UDS scales but can't perform format conversion. */

 Propagate the format to the source pad. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

	/*

	 * Multi-tap scaling can't be enabled along with alpha scaling when

	 * scaling down with a factor lower than or equal to 1/2 in either

	 * direction.

 Set the scaling ratios. */

 Input size clipping. */

 Output size clipping. */

	/*

	 * The maximum width of the UDS is 304 pixels. These are input pixels

	 * in the event of up-scaling, and output pixels in the event of

	 * downscaling.

	 *

	 * To support overlapping partition windows we clamp at units of 256 and

	 * the remaining pixels are reserved.

/* -----------------------------------------------------------------------------

 * Partition Algorithm Support

 Initialise the partition state. */

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_wpf.c  --  R-Car VSP1 Write Pixel Formatter

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Controls

	/*

	 * Only consider the 0/180 from/to 90/270 modifications, the rest

	 * is taken care of by the flipping configuration.

 Changing rotation isn't allowed when buffers are allocated. */

 Update the rotation. */

	/*

	 * Compute the flip value resulting from all three controls, with

	 * rotation by 180 flipping the image in both directions. Store the

	 * result in the pending flip field for the next frame that will be

	 * processed.

 Only WPF0 supports flipping. */

		/*

		 * When horizontal flip is supported the WPF implements three

		 * controls (horizontal flip, vertical flip and rotation).

		/*

		 * When only vertical flip is supported the WPF implements a

		 * single control (vertical flip).

 Otherwise flipping is not supported. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Core Operations

	/*

	 * Write to registers directly when stopping the stream as there will be

	 * no pipeline run to apply the display list.

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

 Format */

 Destination stride and byte swapping. */

	/*

	 * Sources. If the pipeline has a single input and BRx is not used,

	 * configure it as the master layer. Otherwise configure all

	 * inputs as sub-layers and select the virtual RPF as the master

	 * layer.

 Enable interrupts. */

	/*

	 * Configure writeback for display pipelines (the wpf writeback flag is

	 * never set for memory-to-memory pipelines). Start by adding a chained

	 * display list to disable writeback after a single frame, and process

	 * to enable writeback. If the display list allocation fails don't

	 * enable writeback as we wouldn't be able to safely disable it,

	 * resulting in possible memory corruption.

	/*

	 * Cropping. The partition algorithm can split the image into

	 * multiple slices.

	/*

	 * For display pipelines without writeback enabled there's no memory

	 * address to configure, return now.

	/*

	 * Update the memory offsets based on flipping configuration.

	 * The destination addresses point to the locations where the

	 * VSP starts writing to memory, which can be any corner of the

	 * image depending on the combination of flipping and rotation.

	/*

	 * First take the partition left coordinate into account.

	 * Compute the offset to order the partitions correctly on the

	 * output based on whether flipping is enabled. Consider

	 * horizontal flipping when rotation is disabled but vertical

	 * flipping when rotation is enabled, as rotating the image

	 * switches the horizontal and vertical directions. The offset

	 * is applied horizontally or vertically accordingly.

		/*

		 * When rotating the output (after rotation) image

		 * height is equal to the partition width (before

		 * rotation). Otherwise it is equal to the output

		 * image height.

		/*

		 * Compute the output coordinate. The partition

		 * horizontal (left) offset becomes a vertical offset.

	/*

	 * On Gen3 hardware the SPUVS bit has no effect on 3-planar

	 * formats. Swap the U and V planes manually in that case.

	/*

	 * Writeback operates in single-shot mode and lasts for a single frame,

	 * reset the writeback flag to false for the next frame.

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the display list manager. */

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_hsit.c  --  R-Car VSP1 Hue Saturation value (Inverse) Transform

 *

 * Copyright (C) 2013 Renesas Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

		/*

		 * The HST and HSI output format code and resolution can't be

		 * modified.

 Propagate the format to the source pad. */

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_histo.c  --  R-Car VSP1 Histogram API

 *

 * Copyright (C) 2016 Renesas Electronics Corporation

 * Copyright (C) 2016 Laurent Pinchart

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Buffer Operations

	/*

	 * The pipeline pointer is guaranteed to be valid as this function is

	 * called from the frame completion interrupt handler, which can only

	 * occur when video streaming is active.

/* -----------------------------------------------------------------------------

 * videobuf2 Queue Operations

 Remove all buffers from the IRQ queue. */

 Wait for the buffer being read out (if any) to complete. */

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

 The crop rectangle must be inside the input frame. */

 Set the crop rectangle and reset the compose rectangle. */

	/*

	 * The compose rectangle is used to configure downscaling, the top left

	 * corner is fixed to (0,0) and the size to 1/2 or 1/4 of the crop

	 * rectangle.

	/*

	 * Clamp the width and height to acceptable values first and then

	 * compute the closest rounded dividing ratio.

	 *

	 * Ratio	Rounded ratio

	 * --------------------------

	 * [1.0 1.5[	1

	 * [1.5 3.0[	2

	 * [3.0 4.0]	4

	 *

	 * The rounded ratio can be computed using

	 *

	 * 1 << (ceil(ratio * 2) / 3)

/* -----------------------------------------------------------------------------

 * V4L2 ioctls

/* -----------------------------------------------------------------------------

 * V4L2 File Operations

 Initialize the VSP entity... */

 ... and the media entity... */

 ... and the video node... */

 ... and the buffers queue... */

 ... and register the video device. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_dl.c  --  R-Car VSP1 Display List

 *

 * Copyright (C) 2015 Renesas Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/**

 * struct vsp1_dl_ext_header - Extended display list header

 * @padding: padding zero bytes for alignment

 * @pre_ext_dl_num_cmd: number of pre-extended command bodies to parse

 * @flags: enables or disables execution of the pre and post command

 * @pre_ext_dl_plist: start address of pre-extended display list bodies

 * @post_ext_dl_num_cmd: number of post-extended command bodies to parse

 * @post_ext_dl_plist: start address of post-extended display list bodies

	/*

	 * The datasheet represents flags as stored before pre_ext_dl_num_cmd,

	 * expecting 32-bit accesses. The flags are appropriate to the whole

	 * header, not just the pre_ext command, and thus warrant being

	 * separated out. Due to byte ordering, and representing as 16 bit

	 * values here, the flags must be positioned after the

	 * pre_ext_dl_num_cmd.

/**

 * struct vsp1_pre_ext_dl_body - Pre Extended Display List Body

 * @opcode: Extended display list command operation code

 * @flags: Pre-extended command flags. These are specific to each command

 * @address_set: Source address set pointer. Must have 16-byte alignment

 * @reserved: Zero bits for alignment.

/**

 * struct vsp1_dl_body - Display list body

 * @list: entry in the display list list of bodies

 * @free: entry in the pool free body list

 * @refcnt: reference tracking for the body

 * @pool: pool to which this body belongs

 * @entries: array of entries

 * @dma: DMA address of the entries

 * @size: size of the DMA memory in bytes

 * @num_entries: number of stored entries

 * @max_entries: number of entries available

/**

 * struct vsp1_dl_body_pool - display list body pool

 * @dma: DMA address of the entries

 * @size: size of the full DMA memory pool in bytes

 * @mem: CPU memory pointer for the pool

 * @bodies: Array of DLB structures for the pool

 * @free: List of free DLB entries

 * @lock: Protects the free list

 * @vsp1: the VSP1 device

 DMA allocation */

 Body management */

/**

 * struct vsp1_dl_cmd_pool - Display List commands pool

 * @dma: DMA address of the entries

 * @size: size of the full DMA memory pool in bytes

 * @mem: CPU memory pointer for the pool

 * @cmds: Array of command structures for the pool

 * @free: Free pool entries

 * @lock: Protects the free list

 * @vsp1: the VSP1 device

 DMA allocation */

/**

 * struct vsp1_dl_list - Display list

 * @list: entry in the display list manager lists

 * @dlm: the display list manager

 * @header: display list header

 * @extension: extended display list header. NULL for normal lists

 * @dma: DMA address for the header

 * @body0: first display list body

 * @bodies: list of extra display list bodies

 * @pre_cmd: pre command to be issued through extended dl header

 * @post_cmd: post command to be issued through extended dl header

 * @has_chain: if true, indicates that there's a partition chain

 * @chain: entry in the display list partition chain

 * @flags: display list flags, a combination of VSP1_DL_FRAME_END_*

/**

 * struct vsp1_dl_manager - Display List manager

 * @index: index of the related WPF

 * @singleshot: execute the display list in single-shot mode

 * @vsp1: the VSP1 device

 * @lock: protects the free, active, queued, and pending lists

 * @free: array of all free display lists

 * @active: list currently being processed (loaded) by hardware

 * @queued: list queued to the hardware (written to the DL registers)

 * @pending: list waiting to be queued to the hardware

 * @pool: body pool for the display list bodies

 * @cmdpool: commands pool for extended display list

/* -----------------------------------------------------------------------------

 * Display List Body Management

/**

 * vsp1_dl_body_pool_create - Create a pool of bodies from a single allocation

 * @vsp1: The VSP1 device

 * @num_bodies: The number of bodies to allocate

 * @num_entries: The maximum number of entries that a body can contain

 * @extra_size: Extra allocation provided for the bodies

 *

 * Allocate a pool of display list bodies each with enough memory to contain the

 * requested number of entries plus the @extra_size.

 *

 * Return a pointer to a pool on success or NULL if memory can't be allocated.

	/*

	 * TODO: 'extra_size' is only used by vsp1_dlm_create(), to allocate

	 * extra memory for the display list header. We need only one header per

	 * display list, not per display list body, thus this allocation is

	 * extraneous and should be reworked in the future.

/**

 * vsp1_dl_body_pool_destroy - Release a body pool

 * @pool: The body pool

 *

 * Release all components of a pool allocation.

/**

 * vsp1_dl_body_get - Obtain a body from a pool

 * @pool: The body pool

 *

 * Obtain a body from the pool without blocking.

 *

 * Returns a display list body or NULL if there are none available.

/**

 * vsp1_dl_body_put - Return a body back to its pool

 * @dlb: The display list body

 *

 * Return a body back to the pool, and reset the num_entries to clear the list.

/**

 * vsp1_dl_body_write - Write a register to a display list body

 * @dlb: The body

 * @reg: The register address

 * @data: The register value

 *

 * Write the given register and value to the display list body. The maximum

 * number of entries that can be written in a body is specified when the body is

 * allocated by vsp1_dl_body_alloc().

/* -----------------------------------------------------------------------------

 * Display List Extended Command Management

/**

 * vsp1_dl_cmd_pool_create - Create a pool of commands from a single allocation

 * @vsp1: The VSP1 device

 * @type: The command pool type

 * @num_cmds: The number of commands to allocate

 *

 * Allocate a pool of commands each with enough memory to contain the private

 * data of each command. The allocation sizes are dependent upon the command

 * type.

 *

 * Return a pointer to the pool on success or NULL if memory can't be allocated.

 data_offset must be 16 byte aligned for DMA. */

		/*

		 * TODO: Auto-disp can utilise more than one extended body

		 * command per cmd.

 Reset flags, these mark data usage. */

/* ----------------------------------------------------------------------------

 * Display List Transaction Management

 Get a default body for our list. */

/**

 * vsp1_dl_list_get - Get a free display list

 * @dlm: The display list manager

 *

 * Get a display list from the pool of free lists and return it.

 *

 * This function must be called without the display list manager lock held.

		/*

		 * The display list chain must be initialised to ensure every

		 * display list can assert list_empty() if it is not in a chain.

 This function must be called with the display list manager lock held.*/

	/*

	 * Release any linked display-lists which were chained for a single

	 * hardware operation.

	/*

	 * body0 is reused as as an optimisation as presently every display list

	 * has at least one body, thus we reinitialise the entries list.

/**

 * vsp1_dl_list_put - Release a display list

 * @dl: The display list

 *

 * Release the display list and return it to the pool of free lists.

 *

 * Passing a NULL pointer to this function is safe, in that case no operation

 * will be performed.

/**

 * vsp1_dl_list_get_body0 - Obtain the default body for the display list

 * @dl: The display list

 *

 * Obtain a pointer to the internal display list body allowing this to be passed

 * directly to configure operations.

/**

 * vsp1_dl_list_add_body - Add a body to the display list

 * @dl: The display list

 * @dlb: The body

 *

 * Add a display list body to a display list. Registers contained in bodies are

 * processed after registers contained in the main display list, in the order in

 * which bodies are added.

 *

 * Adding a body to a display list passes ownership of the body to the list. The

 * caller retains its reference to the body when adding it to the display list,

 * but is not allowed to add new entries to the body.

 *

 * The reference must be explicitly released by a call to vsp1_dl_body_put()

 * when the body isn't needed anymore.

/**

 * vsp1_dl_list_add_chain - Add a display list to a chain

 * @head: The head display list

 * @dl: The new display list

 *

 * Add a display list to an existing display list chain. The chained lists

 * will be automatically processed by the hardware without intervention from

 * the CPU. A display list end interrupt will only complete after the last

 * display list in the chain has completed processing.

 *

 * Adding a display list to a chain passes ownership of the display list to

 * the head display list item. The chain is released when the head dl item is

 * put back with __vsp1_dl_list_put().

	/*

	 * Fill the header with the display list bodies addresses and sizes. The

	 * address of the first body has already been filled when the display

	 * list was allocated.

	/*

	 * Enable the interrupt for the end of each frame. In continuous mode

	 * chained lists are used with one list per frame, so enable the

	 * interrupt for each list. In singleshot mode chained lists are used

	 * to partition a single frame, so enable the interrupt for the last

	 * list only.

	/*

	 * In continuous mode enable auto-start for all lists, as the VSP must

	 * loop on the same list until a new one is queued. In singleshot mode

	 * enable auto-start for all lists but the last to chain processing of

	 * partitions without software intervention.

		/*

		 * If this is not the last display list in the chain, queue the

		 * next item for automatic processing by the hardware.

		/*

		 * if the display list manager works in continuous mode, the VSP

		 * should loop over the display list continuously until

		 * instructed to do otherwise.

	/*

	 * Check whether the VSP1 has taken the update. The hardware indicates

	 * this by clearing the UPDHDR bit in the CMD register.

	/*

	 * Program the display list header address. If the hardware is idle

	 * (single-shot mode or first frame in continuous mode) it will then be

	 * started independently. If the hardware is operating, the

	 * VI6_DL_HDR_REF_ADDR register will be updated with the display list

	 * address.

	/*

	 * If a previous display list has been queued to the hardware but not

	 * processed yet, the VSP can start processing it at any time. In that

	 * case we can't replace the queued list by the new one, as we could

	 * race with the hardware. We thus mark the update as pending, it will

	 * be queued up to the hardware by the frame end interrupt handler.

	 *

	 * If a display list is already pending we simply drop it as the new

	 * display list is assumed to contain a more recent configuration. It is

	 * an error if the already pending list has the

	 * VSP1_DL_FRAME_END_INTERNAL flag set, as there is then a process

	 * waiting for that list to complete. This shouldn't happen as the

	 * waiting process should perform proper locking, but warn just in

	 * case.

	/*

	 * Pass the new display list to the hardware and mark it as queued. It

	 * will become active when the hardware starts processing it.

	/*

	 * When working in single-shot mode, the caller guarantees that the

	 * hardware is idle at this point. Just commit the head display list

	 * to hardware. Chained lists will be started automatically.

 Fill the header for the head and chained display lists. */

/* -----------------------------------------------------------------------------

 * Display List Manager

/**

 * vsp1_dlm_irq_frame_end - Display list handler for the frame end interrupt

 * @dlm: the display list manager

 *

 * Return a set of flags that indicates display list completion status.

 *

 * The VSP1_DL_FRAME_END_COMPLETED flag indicates that the previous display list

 * has completed at frame end. If the flag is not returned display list

 * completion has been delayed by one frame because the display list commit

 * raced with the frame end interrupt. The function always returns with the flag

 * set in single-shot mode as display list processing is then not continuous and

 * races never occur.

 *

 * The following flags are only supported for continuous mode.

 *

 * The VSP1_DL_FRAME_END_INTERNAL flag indicates that the display list that just

 * became active had been queued with the internal notification flag.

 *

 * The VSP1_DL_FRAME_END_WRITEBACK flag indicates that the previously active

 * display list had been queued with the writeback flag.

	/*

	 * The mem-to-mem pipelines work in single-shot mode. No new display

	 * list can be queued, we don't have to do anything.

	/*

	 * If the commit operation raced with the interrupt and occurred after

	 * the frame end event but before interrupt processing, the hardware

	 * hasn't taken the update into account yet. We have to skip one frame

	 * and retry.

	/*

	 * Progressive streams report only TOP fields. If we have a BOTTOM

	 * field, we are interlaced, and expect the frame to complete on the

	 * next frame end interrupt.

	/*

	 * If the active display list has the writeback flag set, the frame

	 * completion marks the end of the writeback capture. Return the

	 * VSP1_DL_FRAME_END_WRITEBACK flag and reset the display list's

	 * writeback flag.

	/*

	 * The device starts processing the queued display list right after the

	 * frame end interrupt. The display list thus becomes active.

	/*

	 * Now that the VSP has started processing the queued display list, we

	 * can queue the pending display list to the hardware if one has been

	 * prepared.

 Hardware Setup */

	/*

	 * Initialize the display list body and allocate DMA memory for the body

	 * and the header. Both are allocated together to avoid memory

	 * fragmentation, with the header located right after the body in

	 * memory. An extra body is allocated on top of the prealloc to account

	 * for the cached body used by the vsp1_pipeline object.

 The extended header immediately follows the header. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_hgt.c  --  R-Car VSP1 Histogram Generator 2D

 *

 * Copyright (C) 2016 Renesas Electronics Corporation

 *

 * Contact: Niklas Sderlund (niklas.soderlund@ragnatech.se)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Frame End Handler

/* -----------------------------------------------------------------------------

 * Controls

	/*

	 * The hardware has constraints on the hue area boundaries beyond the

	 * control min, max and step. The values must match one of the following

	 * expressions.

	 *

	 * 0L <= 0U <= 1L <= 1U <= 2L <= 2U <= 3L <= 3U <= 4L <= 4U <= 5L <= 5U

	 * 0U <= 1L <= 1U <= 2L <= 2U <= 3L <= 3U <= 4L <= 4U <= 5L <= 5U <= 0L

	 *

	 * Start by verifying the common part...

 ... and handle 0L separately. */

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the control handler. */

 Initialize the video device and queue for statistics data. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_lut.c  --  R-Car VSP1 Look-Up Table

 *

 * Copyright (C) 2013 Renesas Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Controls

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

 Release our local reference. */

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

	/*

	 * Pre-allocate a body pool, with 3 bodies allowing a userspace update

	 * before the hardware has committed a previous set of tables, handling

	 * both the queued and pending dl entries.

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_drm.c  --  R-Car VSP1 DRM/KMS Interface

 *

 * Copyright (C) 2015 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Interrupt Handling

/* -----------------------------------------------------------------------------

 * Pipeline Configuration

/*

 * Insert the UIF in the pipeline between the prev and next entities. If no UIF

 * is available connect the two entities directly.

		/*

		 * If there's no UIF to be inserted, connect the previous and

		 * next entities directly.

	/*

	 * The UIF doesn't mangle the format between its sink and source pads,

	 * so there is no need to retrieve the format on its source pad.

 Setup one RPF and the connected BRx sink pad. */

	/*

	 * Configure the format on the RPF sink pad and propagate it up to the

	 * BRx sink pad.

	/*

	 * RPF source, hardcode the format to ARGB8888 to turn on format

	 * conversion if needed.

 Insert and configure the UIF if available. */

 BRx sink, propagate the format from the RPF source. */

 Setup the BRx source pad. */

	/*

	 * Pick a BRx:

	 * - If we need more than two inputs, use the BRU.

	 * - Otherwise, if we are not forced to release our BRx, keep it.

	 * - Else, use any free BRx (randomly starting with the BRU).

 Switch BRx if needed. */

 Release our BRx if we have one. */

			/*

			 * The BRx might be acquired by the other pipeline in

			 * the next step. We must thus remove it from the list

			 * of entities for this pipeline. The other pipeline's

			 * hardware configuration will reconfigure the BRx

			 * routing.

			 *

			 * However, if the other pipeline doesn't acquire our

			 * BRx, we need to keep it in the list, otherwise the

			 * hardware configuration step won't disconnect it from

			 * the pipeline. To solve this, store the released BRx

			 * pointer to add it back to the list of entities later

			 * if it isn't acquired by the other pipeline.

		/*

		 * If the BRx we need is in use, force the owner pipeline to

		 * switch to the other BRx and wait until the switch completes.

		/*

		 * If the BRx we have released previously hasn't been acquired

		 * by the other pipeline, add it back to the entities list (with

		 * the pipe pointer NULL) to let vsp1_du_pipeline_configure()

		 * disconnect it from the hardware pipeline.

 Add the BRx to the pipeline. */

	/*

	 * Configure the format on the BRx source and verify that it matches the

	 * requested format. We don't set the media bus code as it is configured

	 * on the BRx sink pad 0 and propagated inside the entity, not on the

	 * source pad.

 Setup the input side of the pipeline (RPFs and BRx). */

 Count the number of enabled inputs and sort them by Z-order. */

 Insert the RPF in the sorted RPFs array. */

	/*

	 * Setup the BRx. This must be done before setting up the RPF input

	 * pipelines as the BRx sink compose rectangles depend on the BRx source

	 * format.

 Setup the RPF input pipeline for every enabled input. */

 Insert and configure the UIF at the BRx output if available. */

 If the DRM pipe does not have a UIF there is nothing we can update. */

	/*

	 * If the UIF is not in use schedule it for removal by setting its pipe

	 * pointer to NULL, vsp1_du_pipeline_configure() will remove it from the

	 * hardware pipeline and from the pipeline's list of entities. Otherwise

	 * make sure it is present in the pipeline's list of entities if it

	 * wasn't already.

 Setup the output side of the pipeline (WPF and LIF). */

	/*

	 * Verify that the format at the output of the pipeline matches the

	 * requested frame size and media bus code.

 Configure all entities in the pipeline. */

 Disconnect unused entities from the pipeline. */

	/*

	 * Only formats with three planes can affect the chroma planes pitch.

	 * All formats with two planes have a horizontal subsampling value of 2,

	 * but combine U and V in a single chroma plane, which thus results in

	 * the luma plane and chroma plane having the same pitch.

/* -----------------------------------------------------------------------------

 * DU Driver API

/**

 * vsp1_du_setup_lif - Setup the output part of the VSP pipeline

 * @dev: the VSP device

 * @pipe_index: the DRM pipeline index

 * @cfg: the LIF configuration

 *

 * Configure the output part of VSP DRM pipeline for the given frame @cfg.width

 * and @cfg.height. This sets up formats on the BRx source pad, the WPF sink and

 * source pads, and the LIF sink pad.

 *

 * The @pipe_index argument selects which DRM pipeline to setup. The number of

 * available pipelines depend on the VSP instance.

 *

 * As the media bus code on the blend unit source pad is conditioned by the

 * configuration of its sink 0 pad, we also set up the formats on all blend unit

 * sinks, even if the configuration will be overwritten later by

 * vsp1_du_setup_rpf(). This ensures that the blend unit configuration is set to

 * a well defined state.

 *

 * Return 0 on success or a negative error code on failure.

		/*

		 * NULL configuration means the CRTC is being disabled, stop

		 * the pipeline and turn the light off.

			/*

			 * Remove the RPF from the pipe and the list of BRx

			 * inputs.

 Setup formats through the pipeline. */

 Enable the VSP1. */

	/*

	 * Register a callback to allow us to notify the DRM driver of frame

	 * completion events.

 Disable the display interrupts. */

 Configure all entities in the pipeline. */

 Start the pipeline. */

/**

 * vsp1_du_atomic_begin - Prepare for an atomic update

 * @dev: the VSP device

 * @pipe_index: the DRM pipeline index

/**

 * vsp1_du_atomic_update - Setup one RPF input of the VSP pipeline

 * @dev: the VSP device

 * @pipe_index: the DRM pipeline index

 * @rpf_index: index of the RPF to setup (0-based)

 * @cfg: the RPF configuration

 *

 * Configure the VSP to perform image composition through RPF @rpf_index as

 * described by the @cfg configuration. The image to compose is referenced by

 * @cfg.mem and composed using the @cfg.src crop rectangle and the @cfg.dst

 * composition rectangle. The Z-order is configurable with higher @zpos values

 * displayed on top.

 *

 * If the @cfg configuration is NULL, the RPF will be disabled. Calling the

 * function on a disabled RPF is allowed.

 *

 * Image format as stored in memory is expressed as a V4L2 @cfg.pixelformat

 * value. The memory pitch is configurable to allow for padding at end of lines,

 * or simply for images that extend beyond the crop rectangle boundaries. The

 * @cfg.pitch value is expressed in bytes and applies to all planes for

 * multiplanar formats.

 *

 * The source memory buffer is referenced by the DMA address of its planes in

 * the @cfg.mem array. Up to two planes are supported. The second plane DMA

 * address is ignored for formats using a single plane.

 *

 * This function isn't reentrant, the caller needs to serialize calls.

 *

 * Return 0 on success or a negative error code on failure.

		/*

		 * Remove the RPF from the pipeline's inputs. Keep it in the

		 * pipeline's entity list to let vsp1_du_pipeline_configure()

		 * remove it from the hardware pipeline.

	/*

	 * Store the format, stride, memory buffer address, crop and compose

	 * rectangles and Z-order position and for the input.

/**

 * vsp1_du_atomic_flush - Commit an atomic update

 * @dev: the VSP device

 * @pipe_index: the DRM pipeline index

 * @cfg: atomic pipe configuration

	/*

	 * As all the buffers allocated by the DU driver are coherent, we can

	 * skip cache sync. This will need to be revisited when support for

	 * non-coherent buffers will be added to the DU driver.

/* -----------------------------------------------------------------------------

 * Initialization

 Create one DRM pipeline per LIF. */

		/*

		 * The output side of the DRM pipeline is static, add the

		 * corresponding entities manually.

		/*

		 * CRC computation is initially disabled, don't add the UIF to

		 * the pipeline.

 Disable all RPFs initially. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_rwpf.c  --  R-Car VSP1 Read and Write Pixel Formatters

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Pad Operations

 Default to YUV if the requested format is not supported. */

		/*

		 * The RWPF performs format conversion but can't scale, only the

		 * format code can be changed on the source pad.

 Update the sink crop rectangle. */

 Propagate the format to the source pad. */

	/*

	 * Cropping is only supported on the RPF and is implemented on the sink

	 * pad.

	/*

	 * Cropping is only supported on the RPF and is implemented on the sink

	 * pad.

 Make sure the crop rectangle is entirely contained in the image. */

	/*

	 * Restrict the crop rectangle coordinates to multiples of 2 to avoid

	 * shifting the color plane.

 Propagate the format to the source pad. */

/* -----------------------------------------------------------------------------

 * Controls

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_sru.c  --  R-Car VSP1 Super Resolution Unit

 *

 * Copyright (C) 2013 Renesas Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * Controls

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

 Default to YUV if the requested format is not supported. */

 The SRU can't perform format conversion. */

		/*

		 * We can upscale by 2 in both direction, but not independently.

		 * Compare the input and output rectangles areas (avoiding

		 * integer overflows on the output): if the requested output

		 * area is larger than 1.5^2 the input area upscale by two,

		 * otherwise don't scale.

 Propagate the format to the source pad. */

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

	/*

	 * The maximum input width of the SRU is 288 input pixels, but 32

	 * pixels are reserved to support overlapping partition windows when

	 * scaling.

 Adapt if SRUx2 is enabled. */

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_rpf.c  --  R-Car VSP1 Read Pixel Formatter

 *

 * Copyright (C) 2013-2014 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

 Pre extended display list command data structure. */

/* -----------------------------------------------------------------------------

 * Device Access

/* -----------------------------------------------------------------------------

 * V4L2 Subdevice Operations

/* -----------------------------------------------------------------------------

 * VSP1 Entity Operations

 Stride */

	/*

	 * pstride has both STRIDE_Y and STRIDE_C, but multiplying the whole

	 * of pstride by 2 is conveniently OK here as we are multiplying both

	 * values.

 Format */

 Output location. */

	/*

	 * On Gen2 use the alpha channel (extended to 8 bits) when available or

	 * a fixed alpha value set through the V4L2_CID_ALPHA_COMPONENT control

	 * otherwise.

	 *

	 * The Gen3 RPF has extended alpha capability and can both multiply the

	 * alpha channel by a fixed global alpha value, and multiply the pixel

	 * components to convert the input to premultiplied alpha.

	 *

	 * As alpha premultiplication is available in the BRx for both Gen2 and

	 * Gen3 we handle it there and use the Gen3 alpha multiplier for global

	 * alpha multiplication only. This however prevents conversion to

	 * premultiplied alpha if no BRx is present in the pipeline. If that use

	 * case turns out to be useful we will revisit the implementation (for

	 * Gen3 only).

	 *

	 * We enable alpha multiplication on Gen3 using the fixed alpha value

	 * set through the V4L2_CID_ALPHA_COMPONENT control when the input

	 * contains an alpha channel. On Gen2 the global alpha is ignored in

	 * that case.

	 *

	 * In all cases, disable color keying.

			/*

			 * When the input contains an alpha channel enable the

			 * alpha multiplier. If the input is premultiplied we

			 * need to multiply both the alpha channel and the pixel

			 * components by the global alpha value to keep them

			 * premultiplied. Otherwise multiply the alpha channel

			 * only.

			/*

			 * When the input doesn't contain an alpha channel the

			 * global alpha value is applied in the unpacking unit,

			 * the alpha multiplier isn't needed and must be

			 * disabled.

 Re-index our auto_fld to match the current RPF. */

	/*

	 * Source size and crop offsets.

	 *

	 * The crop offsets correspond to the location of the crop

	 * rectangle top left corner in the plane buffer. Only two

	 * offsets are needed, as planes 2 and 3 always have identical

	 * strides.

	/*

	 * Partition Algorithm Control

	 *

	 * The partition algorithm can split this frame into multiple

	 * slices. We must scale our partition window based on the pipe

	 * configuration to match the destination partition window.

	 * To achieve this, we adjust our crop to provide a 'sub-crop'

	 * matching the expected partition window. Only 'left' and

	 * 'width' need to be adjusted.

	/*

	 * On Gen3 hardware the SPUVS bit has no effect on 3-planar

	 * formats. Swap the U and V planes manually in that case.

	/*

	 * Interlaced pipelines will use the extended pre-cmd to process

	 * SRCM_ADDR_{Y,C0,C1}.

/* -----------------------------------------------------------------------------

 * Initialization and Cleanup

 Initialize the control handler. */

 SPDX-License-Identifier: GPL-2.0+

/*

 * vsp1_drv.c  --  R-Car VSP1 Driver

 *

 * Copyright (C) 2013-2015 Renesas Electronics Corporation

 *

 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)

/* -----------------------------------------------------------------------------

 * Interrupt Handling

/* -----------------------------------------------------------------------------

 * Entities

/*

 * vsp1_create_sink_links - Create links from all sources to the given sink

 *

 * This function creates media links from all valid sources to the given sink

 * pad. Links that would be invalid according to the VSP1 hardware capabilities

 * are skipped. Those include all links

 *

 * - from a UDS to a UDS (UDS entities can't be chained)

 * - from an entity to itself (no loops are allowed)

 *

 * Furthermore, the BRS can't be connected to histogram generators, but no

 * special check is currently needed as all VSP instances that include a BRS

 * have no histogram generator.

		/*

		 * Connect the video device to the WPF. All connections are

		 * immutable.

	/*

	 * Don't perform link validation when the userspace API is disabled as

	 * the pipeline is configured internally by the driver in that case, and

	 * its configuration can thus be trusted.

 Instantiate all the entities. */

	/*

	 * The LIFs are only supported when used in conjunction with the DU, in

	 * which case the userspace API is disabled. If the userspace API is

	 * enabled skip the LIFs, even when present.

 Register all subdevs. */

	/*

	 * Create links and register subdev nodes if the userspace API is

	 * enabled or initialize the DRM pipeline otherwise.

 Reset any channel that might be running. */

/*

 * vsp1_device_get - Acquire the VSP1 device

 *

 * Make sure the device is not suspended and initialize it if needed.

 *

 * Return 0 on success or a negative error code otherwise.

/*

 * vsp1_device_put - Release the VSP1 device

 *

 * Decrement the VSP1 reference count and cleanup the device if the last

 * reference is released.

/* -----------------------------------------------------------------------------

 * Power Management

	/*

	 * When used as part of a display pipeline, the VSP is stopped and

	 * restarted explicitly by the DU.

	/*

	 * When used as part of a display pipeline, the VSP is stopped and

	 * restarted explicitly by the DU.

/* -----------------------------------------------------------------------------

 * Platform Driver

 I/O and IRQ resources (clock managed by the clock PM domain). */

 FCP (optional). */

		/*

		 * When the FCP is present, it handles all bus master accesses

		 * for the VSP and must thus be used in place of the VSP device

		 * to map DMA buffers.

 Configure device parameters based on the version register. */

 Instantiate entities. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 *         Rick Chang <rick.chang@mediatek.com>

 *         Xia Jiang <xia.jiang@mediatek.com>

 Source size must be aligned to 128 */

 other fourcc */

	/*

	 * STREAMOFF is an acknowledgment for source change event.

	 * Before STREAMOFF, we still have to return the old resolution and

	 * subsampling. Update capture queue when the stream is off.

	/*

	 * Resetting the hardware every frame is to ensure that all the

	 * registers are cleared. This is a hardware requirement.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 *         Rick Chang <rick.chang@mediatek.com>

 length */

 precision */

 sampling */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>

 *         Rick Chang <rick.chang@mediatek.com>

 output format is 420/422 */

 They must be equal in frame mode. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2019 MediaTek Inc.

 * Author: Xia Jiang <xia.jiang@mediatek.com>

 *

	    /*

	     * Total 8 x 8 block number of luma and chroma.

	     * The number of blocks is counted from 0.

 4:2:0 */

 4:2:2 */

 SPDX-License-Identifier: GPL-2.0

/*

 * V4L2 driver for the JPEG encoder/decoder from i.MX8QXP/i.MX8QM application

 * processors.

 *

 * The multi-planar buffers API is used.

 *

 * Baseline and extended sequential jpeg decoding is supported.

 * Progressive jpeg decoding is not supported by the IP.

 * Supports encode and decode of various formats:

 *     YUV444, YUV422, YUV420, RGB, ARGB, Gray

 * YUV420 is the only multi-planar format supported.

 * Minimum resolution is 64 x 64, maximum 8192 x 8192.

 * To achieve 8192 x 8192, modify in defconfig: CONFIG_CMA_SIZE_MBYTES=320

 * The alignment requirements for the resolution depend on the format,

 * multiple of 16 resolutions should work for all formats.

 * Special workarounds are made in the driver to support NV12 1080p.

 * When decoding, the driver detects image resolution and pixel format

 * from the jpeg stream, by parsing the jpeg markers.

 *

 * The IP has 4 slots available for context switching, but only slot 0

 * was fully tested to work. Context switching is not used by the driver.

 * Each driver instance (context) allocates a slot for itself, but this

 * is postponed until device_run, to allow unlimited opens.

 *

 * The driver submits jobs to the IP by setting up a descriptor for the

 * used slot, and then validating it. The encoder has an additional descriptor

 * for the configuration phase. The driver expects FRM_DONE interrupt from

 * IP to mark the job as finished.

 *

 * The decoder IP has some limitations regarding the component ID's,

 * but the driver works around this by replacing them in the jpeg stream.

 *

 * A module parameter is available for debug purpose (jpeg_tracing), to enable

 * it, enable dynamic debug for this module and:

 * echo 1 > /sys/module/mxc_jpeg_encdec/parameters/jpeg_tracing

 *

 * This is inspired by the drivers/media/platform/s5p-jpeg driver

 *

 * Copyright 2018-2019 NXP

RGBRGB packed format*/

 ARGBARGB packed format */

 1st plane = Y, 2nd plane = UV */

 6 bytes (4Y + UV) for 4 pixels */

 1 plane Y, 1 plane UV interleaved */

 YUYV */

 YUVYUV */

 Gray (Y8/Y12) or Single Comp */

/*

 * default configuration stream, 64x64 yuv422

 * split by JPEG marker, so it's easier to modify & use

 common v4l buffer stuff -- must be first */

 mxc-jpeg specific */

 index-th format of searched type found ? */

			/* Correct type but haven't reached our index yet,

			 * just increment per-type index

 Format not found */

 >=n when there are no more free slots */

 already allocated, reuse it */

 allocate descriptor for decoding/encoding phase */

 allocate descriptor for configuration phase (encoder only) */

 allocate configuration stream */

 free descriptor for decoding/encoding phase */

 free descriptor for encoder configuration phase / decoder DHT */

 free configuration stream */

 soft reset only resets internal state, not registers */

 clear all interrupts */

 TODO investigate when adding multi-instance support */

 w1c */

 short preview of the results */

 unused, but don't free */

 TODO allow 8/12 bit precision*/

 not swaped */

 SOS ignorable bytes, not so ignorable after all */

 not swaped */

 skip marker ID */

 skip marker ID */

 setup the decoding descriptor */

 end of chain */

 clear image format */

 validate the decoding descriptor */

	/*

	 * if a default huffman table is needed, use the config descriptor to

	 * inject a DHT, by chaining it before the decoding descriptor

 validate the configuration descriptor */

 chain the config descriptor with the encoding descriptor */

 no output expected */

 end of chain */

 use adjusted resolution for CAST IP job */

 validate the configuration descriptor */

 start config phase */

 No more src bufs, notify app EOS */

 will send EOS later*/

 No more src bufs, notify app EOS */

 will send EOS later*/

 Handle CREATE_BUFS situation - *nplanes != 0 */

 Handle REQBUFS situation */

 Release all active buffers */

	/*

	 * there's a limitation in the IP that the component IDs must be

	 * between 0..4, if they are not, let's patch them

 patch all comp IDs if at least one is invalid */

	/*

	 * If the transform flag from APP14 marker is 0, images that are

	 * encoded with 3 components have RGB colorspace, see Recommendation

	 * ITU-T T.872 chapter 6.5.3 APP14 marker segment for colour encoding

 Bytes distance between the leftmost pixels in two adjacent lines */

 bytesperline unused for compressed formats */

		/* When the image format is planar the bytesperline value

		 * applies to the first plane and is divided by the same factor

		 * as the width field for the other planes

 single plane formats */

 if no sizeimage from user, assume worst jpeg compression */

 jpeg stream size must be multiple of 1K */

 if DHT marker present, no need to inject default one */

 check and, if necessary, patch component IDs*/

	/*

	 * set-up the capture queue with the pixelformat and resolution

	 * detected from the jpeg output stream

	/*

	 * align up the resolution for CAST IP,

	 * but leave the buffer resolution unchanged

 adjust up */

 adjust up */

 setup bytesperline/sizeimage for capture queue */

	/*

	 * if the CAPTURE format was updated with new values, regardless of

	 * whether they match the values set by the client or not, signal

	 * a source change event

 for V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE */

 keep old userspace apps working */

 slot not allocated yet */

	/*

	 * use MXC_JPEG_H_ALIGN instead of fmt->v_align, for vertical

	 * alignment, to loosen up the alignment to multiple of 8,

	 * otherwise NV12-1080p fails as 1080 is not a multiple of 16

 adjust downwards*/

 adjust downwards*/

 negotiate the width */

 negotiate the height */

 get user input into the tmp_q */

 calculate bytesperline & sizeimage into the tmp_q */

 adjust user format according to our calculations */

 fix colorspace information to sRGB for both output & capture */

	/*

	 * this hardware does not change the range of the samples

	 * but since inside JPEG the YUV quantization is full-range,

	 * this driver will always use full-range for the raw frames, too

		/*

		 * align up the resolution for CAST IP,

		 * but leave the buffer resolution unchanged

 adjust upwards */

 adjust upwards */

		/*

		 * align down the resolution for CAST IP,

		 * but leave the buffer resolution unchanged

 adjust downwards*/

 adjust downwards*/

 fix colorspace information to sRGB for both output & capture */

 No more src bufs, notify app EOS */

 Get clocks */

 v4l2 */

 lock for ioctl serialization */

 SPDX-License-Identifier: GPL-2.0

/*

 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver

 *

 * Copyright 2018-2019 NXP

	/*

	 * engine soft reset, internal state machine reset

	 * this will not reset registers, however, it seems

	 * the registers may remain inconsistent with the internal state

	 * so, on purpose, at least let GLB_CTRL bits clear after this reset

	/*

	 * "Config_Mode" enabled, "Config_Mode auto clear enabled",

 all markers and segments */

 quality factor */

	/*

	 * "GO" enabled, "GO bit auto clear" enabled

 clear */

 set */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP - BIT processor functions

 *

 * Copyright (C) 2012 Vista Silicon S.L.

 *    Javier Martin, <javier.martin@vista-silicon.com>

 *    Xavier Duret

 * Copyright (C) 2012-2014 Philipp Zabel, Pengutronix

 0.75 * 32768 */

 Restore context related registers to CODA */

		/*

		 * Add padding after the first buffer, if it is too small to be

		 * fetched by the CODA, by repeating the headers. Without

		 * repeated headers, or the first frame already queued, decoder

		 * sequence initialization fails with error code 0x2000 on i.MX6

		 * or error code 0x1 on i.MX51.

 Add padding before the first buffer, if it is too small */

 Sync read pointer to device */

 Set the stream-end flag after the last buffer is queued */

		/*

		 * Only queue two JPEGs into the bitstream buffer to keep

		 * latency low. We need at least one complete buffer and the

		 * header of another buffer (for prescan) in the bitstream.

			/*

			 * If we managed to fill in at least a full reorder

			 * window of buffers (num_internal_frames is a

			 * conservative estimate for this) and the bitstream

			 * prefetcher has at least 2 256 bytes periods beyond

			 * the first buffer to fetch, we can safely stop queuing

			 * in order to limit the decoder drain latency.

 Drop frames that do not start/end with a SOI/EOI markers */

 Dump empty buffers */

 Buffer start position */

			/*

			 * Source buffer is queued in the bitstream ringbuffer;

			 * queue the timestamp and mark source buffer as done

 If this context is currently running, update the hardware flag */

 Allocate frame buffers */

 Add space for mvcol buffers */

 Register frame buffers in the parameter buffer */

 Start addresses of Y, Cb, Cr planes */

 Packed 20-bit MSB of base addresses */

 YYYYYCCC, CCyyyyyc, cccc.... */

 mvcol buffer for h.264 and mpeg4 */

 worst case slice size */

 CODA_DX6 */

 Prioritize in case IRAM is too small for everything */

 Only H.264BP and H.263P3 are considered */

 OVL and BTP disabled for encoder */

 OVL and BTP unused as there is no VC1 support yet */

 TODO - Enabling these causes picture errors on CODA7541 */

 fw 1.4.50 */

 fw 13.4.29 */

 Check we are compatible with the loaded firmware */

 Luma 2x0 page, 2x6 cache, chroma 2x0 page, 2x4 cache size */

 Luma 0x2 page, 4x4 cache, chroma 0x2 page, 4x3 cache size */

/*

 * Encoder context operations

 Configure the coda */

 Could set rotation here if needed */

	/*

	 * slice mode and GOP size registers are used for thumb size/offset

	 * in JPEG mode

 Rate control enabled */

 disable autoskip */

 FIXME */

 Save stream headers */

		/*

		 * Get SPS in the first frame and copy it to an

		 * intermediate buffer.

		/*

		 * If visible width or height are not aligned to macroblock

		 * size, the crop_right and crop_bottom SPS fields must be set

		 * to the difference between visible and coded size.  This is

		 * only supported by CODA960 firmware. All others do not allow

		 * writing frame cropping parameters, so we have to manually

		 * fix up the SPS RBSP (Sequence Parameter Set Raw Byte

		 * Sequence Payload) ourselves.

		/*

		 * Get PPS in the first frame and copy it to an

		 * intermediate buffer.

		/*

		 * Length of H.264 headers is variable and thus it might not be

		 * aligned for the coda to append the encoded frame. In that is

		 * the case a filler NAL must be added to header 2.

		/*

		 * Get VOS in the first frame and copy it to an

		 * intermediate buffer

 No more formats need to save headers at the moment */

	/*

	 * Workaround coda firmware BUG that only marks the first

	 * frame as IDR. This is a problem for some decoders that can't

	 * recover when a frame is lost.

	/*

	 * Copy headers in front of the first frame and forced I frames for

	 * H.264 only. In MPEG4 they are already copied by the CODA.

 submit */

FIXME: 0*/, CODA9_CMD_ENC_PIC_SRC_INDEX);

 After streamoff on the output side, set stream end flag */

	/*

	 * Lock to make sure that an encoder stop command running in parallel

	 * will either already have marked src_buf as last, or it will wake up

	 * the capture queue after the buffers are returned.

 Get results from the coda */

 Calculate bytesused field */

	/*

	 * FIXME: Sometimes h.264 encoding fails with 8-byte sequences missing

	 * from the output stream after the h.264 decoder has run. Resetting the

	 * hardware after the decoder has finished seems to help.

/*

 * Decoder context operations

 Baseline profile does not support reordering */

	/*

	 * All metas that end at or before the RD pointer (fifo out),

	 * are now consumed by the VPU and should be released.

 Start decoding */

 Update coda bitstream read and write pointers from kfifo */

 Update kfifo out pointer from coda bitstream read pointer */

	/*

	 * After updating the read pointer, we need to check if

	 * any metas are consumed and should be released.

	/*

	 * If the VDOA is used, the decoder needs one additional frame,

	 * because the frames are freed when the next frame is decoded.

	 * Otherwise there are visible errors in the decoded frames (green

	 * regions in displayed frames) and a broken order of frames (earlier

	 * frames are sporadically displayed after later frames).

 Tell the decoder how many frame buffers we allocated. */

 Set secondary AXI IRAM */

 Try to copy source buffer contents into the bitstream ringbuffer */

 Run coda_start_decoding (again) if not yet initialized */

			/*

			 * It was previously assumed that the CODA960 has an

			 * internal list of 64 buffer entries that contains

			 * both the registered internal frame buffers as well

			 * as the rotator buffer output, and that the ROT_INDEX

			 * register must be set to a value between the last

			 * internal frame buffers' index and 64.

			 * At least on firmware version 3.1.1 it turns out that

			 * setting ROT_INDEX to any value >= 32 causes CODA

			 * hangups that it can not recover from with the SRC VPU

			 * reset.

			 * It does appear to work however, to just set it to a

			 * fixed value in the [ctx->num_internal_frames, 31]

			 * range, for example CODA_MAX_FRAMEBUFFERS.

 TBD */

 'hardcode to use interrupt disable mode'? */

 If this is the last buffer in the bitstream, add padding */

 Pad to multiple of 256 and then add 256 more */

 Clear decode success flag */

 Clear error return value */

 Update kfifo out pointer from coda bitstream read pointer */

	/*

	 * in stream-end mode, the read pointer can overshoot the write pointer

	 * by up to 512 bytes

 frame crop information */

 Keep current crop information */

 no cropping */

 not enough bitstream data */

 Wait until the VDOA finished writing the previous display frame */

 The previous display frame was copied out and can be overwritten */

	/*

	 * The index of the last decoded frame, not necessarily in

	 * display order, and the index of the next display frame.

	 * The latter could have been decoded in a previous run.

 no frame was decoded, but we might have a display frame */

 no frame was decoded, we still return remaining buffers */

			/*

			 * Clamp counters to 16 bits for comparison, as the HW

			 * counter rolls over at this point for h.264. This

			 * may be different for other formats, but using 16 bits

			 * should be enough to detect most errors and saves us

			 * from doing different things based on the format.

		/*

		 * no more frames to be decoded, but there could still

		 * be rotator output to dequeue

 possibly prescan failure */

 If a frame was copied out, return it */

			/*

			 * If this was the last decoded frame, and reordering

			 * is disabled, this will be the last display frame.

			/*

			 * If there is no designated presentation frame anymore,

			 * this frame has to be the last one.

 The rotator will copy the current display frame next time */

	/*

	 * The current decode run might have brought the bitstream fill level

	 * below the size where we can start the next decode run. As userspace

	 * might have filled the output queue completely and might thus be

	 * blocked, we can't rely on the next qbuf to trigger the bitstream

	 * refill. Check if we have data to refill the bitstream now.

	/*

	 * For now this only handles the case where we would deadlock with

	 * userspace, i.e. userspace issued DEC_CMD_STOP and waits for EOS,

	 * but after a failed decode run we would hold the context and wait for

	 * userspace to queue more buffers.

 read status register to attend the IRQ */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP

 *

 * Copyright (C) 2012 Vista Silicon S.L.

 *    Javier Martin, <javier.martin@vista-silicon.com>

 *    Xavier Duret

 multiple of 2 */

 multiple of 2 */

 multiple of 2 */

 Fallthrough: IN -H264-> CODA -NV12 MB-> VDOA -YUYV-> OUT */

 Switch Cb and Cr for YVU420 format */

/*

 * Arrays of codecs supported by each given version of Coda:

 *  i.MX27 -> codadx6

 *  i.MX51 -> codahx4

 *  i.MX53 -> coda7

 *  i.MX6  -> coda960

 * Use V4L2_PIX_FMT_YUV420 as placeholder for all supported YUV 4:2:0 variants

		/*

		 * If V4L2_PIX_FMT_YUYV should be default,

		 * set_default_params() must be adjusted.

/*

 * Normalize all supported YUV 4:2:0 formats to the value used in the codec

 * tables.

/*

 * V4L2 ioctl() operations.

		/*

		 * If the source format is already fixed, only allow the same

		 * chroma subsampling.

 Skip YUYV if the vdoa is not available */

 Skip YUYV if the vdoa is not available */

 Fall back to currently set pixelformat */

	/*

	 * This is a rough estimate for sensible compressed buffer

	 * sizes (between 1 and 16 bits per pixel). This could be

	 * improved by better format specific worst case estimates.

	/* V4L2 specification suggests the driver corrects the format struct

		/*

		 * Frame stride must be at least multiple of 8,

		 * but multiple of 16 for h.264 or JPEG 4:2:x

	/*

	 * If the source format is already fixed, only allow the same output

	 * resolution. When decoding JPEG images, we also have to make sure to

	 * use the same chroma subsampling.

 The decoders always write complete macroblocks or MCUs */

 Setting the coded format determines the selected codec */

 Setting the coded format determines the selected codec */

	/*

	 * Setting the capture queue format is not possible while the capture

	 * queue is still busy. This is not an error, but the user will have to

	 * make sure themselves that the capture format is set correctly before

	 * starting the output queue again.

	/*

	 * Allow to allocate instance specific per-context buffers, such as

	 * bitstream ringbuffer, slice buffer, work buffer, etc. if needed.

 v4l2-compliance expects this to fail for read-only targets */

		/*

		 * If the last output buffer is still on the queue, make sure

		 * that decoder finish_run will see the last flag and report it

		 * to userspace.

 Set the stream-end flag on this context */

		/*

		 * If the last output buffer has already been taken from the

		 * queue, wake up the capture queue and signal end of stream

		 * via the -EPIPE mechanism.

 Mark last buffer */

 Set the stream-end flag on this context */

 If there is no buffer in flight, wake up */

 Disallow YUYV if the vdoa is not available */

/*

 * Approximate timeperframe v4l2_fract with values that can be written

 * into the 16-bit CODA_FRATE_DIV and CODA_FRATE_RES fields.

 Lower bound is 1/65535 */

 Upper bound is 65536/1 */

 Reduce fraction to lowest terms */

 Find successive convergents from continued fraction expansion */

 Stop when f2 exactly equals timeperframe */

/*

 * Mem-to-mem operations.

 job_finish scheduled by prepare_decode */

	/*

	 * For both 'P' and 'key' frame cases 1 picture

	 * and 1 frame are needed. In the decoder case,

	 * the compressed frame can be in the bitstream.

 Default formats for output and input queues */

	/*

	 * Since the RBC2AXI logic only supports a single chroma plane,

	 * macroblock tiling only works for to NV12 pixel format.

/*

 * Queue operations

	/*

	 * Extend the control range if the parsed stream contains a known but

	 * unsupported value or level.

	/*

	 * In the decoder case, immediately try to copy the buffer into the

	 * bitstream ringbuffer and mark it as ready to be dequeued.

		/*

		 * For backwards compatibility, queuing an empty buffer marks

		 * the stream end

			/*

			 * Unless already done, try to obtain profile_idc and

			 * level_idc from the SPS header. This allows to decide

			 * whether to enable reordering during sequence

			 * initialization.

 This set buf->sequence = ctx->qsequence++ */

			/*

			 * Run sequence initialization in case the queued

			 * buffer contained headers.

 copy the buffers that were queued before streamon */

 Run sequence initialization */

		/*

		 * Check the first input JPEG buffer to determine chroma

		 * subsampling.

 Don't start the coda unless both queues are on */

 Allow BIT decoder device_run with no new buffers queued */

 Only decoders have this control */

 TODO: switch between baseline and constrained baseline */

 nothing to do, this is set by the encoder */

 nothing to do, these are fixed */

	/*

	 * The maximum VBV size value is 0x7fffffff bits,

	 * one bit less than 262144 KiB

	/* One way to indicate end-of-stream for coda is to set the

	 * bytesused == 0. However by default videobuf2 handles bytesused

	 * equal to 0 as a special case and changes its value to the size

	 * of the buffer. Set the allow_zero_bytesused flag, so

	 * that videobuf2 will keep the value of bytesused intact.

	/*

	 * We might be fine with no buffers on some of the queues, but that

	 * would need to be reflected in job_ready(). Currently we expect all

	 * queues to have at least one buffer queued.

/*

 * File operations

		/*

		 * Enabling the BWB when decoding can hang the firmware with

		 * certain streams. The issue was tracked as ENGR00293425 by

		 * Freescale. As a workaround, disable BWB for all decoders.

		 * The enable_bwb module parameter allows to override this.

 Power up and upload firmware if necessary */

 If this instance is running, call .job_abort and wait for it to end */

 In case the instance was not running, we still need to call SEQ_END */

	/*

	 * Copy the first CODA_ISRAM_SIZE in the internal SRAM.

	 * The 16-bit chars in the code buffer are in memory access

	 * order, re-sort them to CODA order for register download.

	 * Data in this SRAM survives a reboot.

 Clear registers */

 Tell the BIT where to find everything it needs */

 Set default values */

 Reset VPU and start processor */

 Not applicable, use the selection API instead */

 Check if the firmware has a 16-byte Freescale header, skip it */

	/*

	 * Check whether the firmware is in native order or pre-reordered for

	 * memory access. The first instruction opcode always is 0xe40e.

 Firmware in native order, reorder while copying */

 Copy the already reordered firmware image */

		/*

		 * Since we can't suppress warnings for failed asynchronous

		 * firmware requests, report that the fallback firmware was

		 * found.

 allocate auxiliary per-device code buffer for the BIT processor */

 leave 4k for suspend code */

 sentinel */ }

 Get  memory for physical registers */

 IRQ */

 JPEG IRQ */

 Get IRAM pool from device tree */

 Get vdoa_data if supported by the platform */

 allocate auxiliary per-device buffers for the BIT processor */

	/*

	 * Start activated so we can directly call coda_hw_init in

	 * coda_fw_callback regardless of whether CONFIG_PM is

	 * enabled or whether the device is associated with a PM domain.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * i.MX6 Video Data Order Adapter (VDOA)

 *

 * Copyright (C) 2014 Philipp Zabel

 * Copyright (C) 2016 Pengutronix, Michael Tretter <kernel@pengutronix.de>

 Disable interrupts */

 Progressive, no sync, 1 frame per run */

 Enable interrupts and start transfer */

 If no context is passed, only check if the format is valid */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP

 *

 * Copyright (C) 2014 Philipp Zabel, Pengutronix

/*

 * RA[15:0], CA[15:8] are hardwired to contain the 24-bit macroblock

 * start offset (macroblock size is 16x16 for luma, 16x8 for chroma).

 * Bits CA[4:0] are set using XY2CA above. BA[3:0] seems to be unused.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP - MPEG-4 helper functions

 *

 * Copyright (C) 2019 Pengutronix, Philipp Zabel

/*

 * Check if the buffer starts with the MPEG-4 visual object sequence and visual

 * object headers, for example:

 *

 *   00 00 01 b0 f1

 *   00 00 01 b5 a9 13 00 00 01 00 00 00 01 20 08

 *               d4 8d 88 00 f5 04 04 08 14 30 3f

 *

 * Returns the detected header size in bytes or 0.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP - JPEG support functions

 *

 * Copyright (C) 2014 Philipp Zabel, Pengutronix

 DC Luma, DC Chroma, AC Luma, AC Chroma */

/*

 * Typical Huffman tables for 8-bit precision luminance and

 * chrominance from JPEG ITU-T.81 (ISO/IEC 10918-1) Annex K.3

 bits */

 values */

 bits */

 values */

 bits */

 values */

 padded to 32-bit */

 bits */

 values */

 padded to 32-bit */

/*

 * Quantization tables for luminance and chrominance components in

 * zig-zag scan order from the Freescale i.MX VPU libraries

 Write huffman tables to parameter memory */

 Write Q-matrix to parameter memory */

 check frame header */

 install quantization tables */

 install Huffman tables */

 AC tables should be between 17 -> 178, DC between 17 -> 28 */

 check scan header */

 Generate Huffman table information */

 start of entropy coded segment */

 MIN Tables */

 MAX Tables */

 PTR Tables */

 VAL Tables: DC Luma, DC Chroma, AC Luma, AC Chroma */

 Leave 3 256-byte page margin to avoid a BBC interrupt */

/*

 * Convert Huffman table specifcations to tables of codes and code lengths.

 * For reference, see JPEG ITU-T.81 (ISO/IEC 10918-1) [1]

 *

 * [1] https://www.w3.org/Graphics/JPEG/itu-t81.pdf

 Figure C.1 - Generation of table of Huffman code sizes */

 Figure C.2 - Generation of table of Huffman codes */

 Figure C.3 - Ordering procedure for encoding procedure code tables */

 DC/AC Luma, DC/AC Chroma -> DC Luma/Chroma, AC Luma/Chroma */

 Generate all four (luma/chroma DC/AC) code/size lookup tables */

 Store Huffman lookup tables in AC0, AC1, DC0, DC1 order */

 DC tables only have 16 entries */

 Write Huffman size/code lookup tables in AC0, AC1, DC0, DC1 order */

 Start Of Image */

 Define Restart Interval */

 Define Quantization Tables */

 Define Huffman Tables */

 Start Of Frame */

 Component identifier, matches SOS */

 Chroma table index */

 Pad to multiple of 8 bytes */

/*

 * Scale quantization table using nonlinear scaling factor

 * u8 qtab[64], scale [50,190]

 Clip quality setting to [5,100] interval */

	/*

	 * Non-linear scaling factor:

	 * [5,50] -> [1000..100], [51,100] -> [98..0]

/*

 * Encoder context operations

 Round image dimensions to multiple of MCU size */

 64 words per 256-byte page */

 These need to be multiples of MCU size */

 The content of this register seems to be irrelevant: */

	/*

	 * Lock to make sure that an encoder stop command running in parallel

	 * will either already have marked src_buf as last, or it will wake up

	 * the capture queue after the buffers are returned.

	/*

	 * Set plane payload to the number of bytes written out

	 * by the JPEG processing unit

	/*

	 * Reset JPEG processing unit after each encode run to work

	 * around hangups when switching context between encoder and

	 * decoder.

/*

 * Decoder context operations

 nothing more to do here */

	/* TODO: we could already scan the first header to get the chroma

	 * format.

 Round image dimensions to multiple of MCU size */

	/*

	 * Lock to make sure that a decoder stop command running in parallel

	 * will either already have marked src_buf as last, or it will wake up

	 * the capture queue after the buffers are returned.

	/*

	 * Reset JPEG processing unit after each decode run to work

	 * around hangups when switching context between encoder and

	 * decoder.

 non-bitstream operation */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP - MPEG-2 helper functions

 *

 * Copyright (C) 2019 Pengutronix, Philipp Zabel

/*

 * Check if the buffer starts with the MPEG-2 sequence header (with or without

 * quantization matrix) and extension header, for example:

 *

 *   00 00 01 b3 2d 01 e0 34 08 8b a3 81

 *               10 11 11 12 12 12 13 13 13 13 14 14 14 14 14 15

 *               15 15 15 15 15 16 16 16 16 16 16 16 17 17 17 17

 *               17 17 17 17 18 18 18 19 18 18 18 19 1a 1a 1a 1a

 *               19 1b 1b 1b 1b 1b 1c 1c 1c 1c 1e 1e 1e 1f 1f 21

 *   00 00 01 b5 14 8a 00 01 00 00

 *

 * or:

 *

 *   00 00 01 b3 08 00 40 15 ff ff e0 28

 *   00 00 01 b5 14 8a 00 01 00 00

 *

 * Returns the detected header size in bytes or 0.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Coda multi-standard codec IP - H.264 helper functions

 *

 * Copyright (C) 2012 Vista Silicon S.L.

 *    Javier Martin, <javier.martin@vista-silicon.com>

 *    Xavier Duret

 Find SPS header */

 Add rbsp stop bit and trailing at the end */

/**

 * coda_h264_sps_fixup - fixes frame cropping values in h.264 SPS

 * @ctx: encoder context

 * @width: visible width

 * @height: visible height

 * @buf: buffer containing h.264 SPS RBSP, starting with NAL header

 * @size: modified RBSP size return value

 * @max_size: available size in buf

 *

 * Rewrites the frame cropping values in an h.264 SPS RBSP correctly for the

 * given visible width and height.

 Skip NAL header */

 Skip constraint_set[0-5]_flag, reserved_zero_2bits */

 Skip level_idc */

 seq_parameter_set_id */

 log2_max_frame_num_minus4 */

 log2_max_pic_order_cnt_lsb_minus4 */

 delta_pic_order_always_zero_flag */

 offset_for_non_ref_pic */

 offset_for_top_to_bottom_field */

 offset_for_ref_frame */

 max_num_ref_frames */

 gaps_in_frame_num_value_allowed_flag */

 mb_adaptive_frame_field_flag */

 direct_8x8_inference_flag */

 Mark position of the frame cropping flag */

 crop_left */

 crop_top */

 vui_parameters_present_flag */

 SPDX-License-Identifier: GPL-2.0

/*

 * Allwinner sun8i deinterlacer with scaler driver

 *

 * Copyright (C) 2019 Jernej Skrabec <jernej.skrabec@siol.net>

 *

 * Based on vim2m driver.

 Will cancel the transaction in the next interrupt handler */

 neutral filter coefficients */

 luma */

 chroma */

 Propagate colorspace information to capture. */

 default output format */

 default capture format */

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0+

/*

 * Copyright (c) 2011-2018 Magewell Electronics Co., Ltd. (Nanjing)

 * All rights reserved.

 * Author: Yong Deng <yong.deng@magewell.com>

 TODO add 10&12 bit YUV, RGB support */

	/*

	 * Some video receivers have the ability to be compatible with

	 * 8bit and 16bit bus width.

	 * Identify the media bus format from device tree.

 non-YUV */

 not support YUV420 input format yet */

 Input sequence does not apply to non-YUV formats */

 No need to configure DATA_WIDTH for 16bit */

 raw */

/* -----------------------------------------------------------------------------

 * Media Controller and V4L2

/* -----------------------------------------------------------------------------

 * Resources and IRQ

 SPDX-License-Identifier: GPL-2.0+

/*

 * Copyright (c) 2011-2018 Magewell Electronics Co., Ltd. (Nanjing)

 * All rights reserved.

 * Author: Yong Deng <yong.deng@magewell.com>

 This is got from BSP sources. */

	/*

	 * CSI will lookup the next dma buffer for next frame before the

	 * the current frame done IRQ triggered. This is not documented

	 * but reported by Ondej Jirman.

	 * The BSP code has workaround for this too. It skip to mark the

	 * first buffer as frame done for VB2 and pass the second buffer

	 * to CSI in the first frame done ISR call. Then in second frame

	 * done ISR call, it mark the first buffer as frame done for VB2

	 * and pass the third buffer to CSI. And so on. The bad thing is

	 * that the first buffer will be written twice and the first frame

	 * is dropped even the queued buffer is sufficient.

	 * So, I make some improvement here. Pass the next buffer to CSI

	 * just follow starting the CSI. In this case, the first frame

	 * will be stored in first buffer, second frame in second buffer.

	 * This method is used to avoid dropping the first frame, it

	 * would also drop frame when lacking of queued buffer.

 Release all active buffers */

	/* If a new buffer (#next_buf) had not been queued to CSI, the old

	 * buffer (#buf) is still holding by CSI for storing the next

	 * frame. So, we queue a new buffer (#next_buf) to CSI then wait

	 * for next ISR call.

 Prepare buffer for next frame but one.  */

/* -----------------------------------------------------------------------------

 * V4L2 file operations

 check if already powered */

/* -----------------------------------------------------------------------------

 * Media Operations

 Initialize the media entity... */

 Setup default format */

 Initialize videobuf2 queue */

 Make sure non-dropped frame */

 Register video device */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Copyright (C) 2016 NextThing Co

 * Copyright (C) 2016-2019 Bootlin

 *

 * Author: Maxime Ripard <maxime.ripard@bootlin.com>

 Create link from subdev to main device */

 Initialize subdev */

 Sentinel */ }

 SPDX-License-Identifier: GPL-2.0+

/*

 * Copyright (C) 2016 NextThing Co

 * Copyright (C) 2016-2019 Bootlin

 *

 * Author: Maxime Ripard <maxime.ripard@bootlin.com>

 YUV422 inputs */

 Align the width and height on the subsampling */

 Clamp the width and height to our capabilities */

 We can only set the format on the sink pad */

 It's the sink, only allow changing the frame size */

 Set a default format */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Copyright (C) 2016 NextThing Co

 * Copyright (C) 2016-2019 Bootlin

 *

 * Author: Maxime Ripard <maxime.ripard@bootlin.com>

	/*

	 * We should never end up in a situation where we overwrite an

	 * already filled slot.

 Our next buffer is not the current buffer */

 Report the previous buffer as done */

 Put a new buffer in there */

	/*

	 * We need a scratch buffer in case where we'll not have any

	 * more buffer queued so that we don't error out. One of those

	 * cases is when you end up at the last frame to capture, you

	 * don't havea any buffer queued any more, and yet it doesn't

	 * really matter since you'll never reach the next buffer.

	 *

	 * Since we support the multi-planar API, we need to have a

	 * buffer for each plane. Allocating a single one large enough

	 * to hold all the buffers is simpler, so let's go for that.

 Setup timings */

	/*

	 * This hardware uses [HV]REF instead of [HV]SYNC. Based on the

	 * provided timing diagrams in the manual, positive polarity

	 * equals active high [HV]REF.

	 *

	 * When the back porch is 0, [HV]REF is more or less equivalent

	 * to [HV]SYNC inverted.

 Setup buffer length */

 Prepare our buffers in hardware */

 Enable double buffering */

 Clear the pending interrupts */

 Enable frame done interrupt */

 Release all active buffers */

 Acknowledge the interrupts */

 SPDX-License-Identifier: GPL-2.0

/*

 * Allwinner sun8i DE2 rotation driver

 *

 * Copyright (C) 2020 Jernej Skrabec <jernej.skrabec@siol.net>

 clear flag and disable irq */

 all pitches have to be 16 byte aligned */

	/*

	 * Capture queue has to be also checked, because format and size

	 * depends on output format and size.

 Propagate colorspace information to capture. */

 Check if capture format needs to be changed */

 default output format */

 default capture format */

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0

 Copyright (C) 2020 Jernej Skrabec <jernej.skrabec@siol.net> */

/*

 * Formats not included in array:

 * ROTATE_FORMAT_BGR565

 * ROTATE_FORMAT_VYUV

 not all formats can be used for capture buffers */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung S5P/EXYNOS SoC series MIPI-CSI receiver driver

 *

 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 Register map definition */

 CSIS global control */

 D-PHY control */

 User defined formats, x = 1...4 */

 Interrupt mask */

 Interrupt source */

 Pixel resolution */

 Non-image packet data buffers */

 CSIS Core (1.0V, 1.1V or 1.2V) suppply */

 CSIS I/O and PLL (1.8V) supply */

 Errors */

 Non-image data receive events */

 Frame start/end */

 Mask of all used interrupts in S5PCSIS_INTMSK register */

/**

 * struct csis_state - the driver's internal state data structure

 * @lock: mutex serializing the subdev and power management operations,

 *        protecting @format and @flags members

 * @pads: CSIS pads array

 * @sd: v4l2_subdev associated with CSIS device instance

 * @index: the hardware instance index

 * @pdev: CSIS platform device

 * @phy: pointer to the CSIS generic PHY

 * @regs: mmapped I/O registers memory

 * @supplies: CSIS regulator supplies

 * @clock: CSIS clocks

 * @irq: requested s5p-mipi-csis irq number

 * @interrupt_mask: interrupt mask of the all used interrupts

 * @flags: the state variable for power and streaming control

 * @clk_frequency: device bus clock frequency

 * @hs_settle: HS-RX settle time

 * @num_lanes: number of MIPI-CSI data lanes used

 * @max_num_lanes: maximum number of MIPI-CSI data lanes supported

 * @wclk_ext: CSI wrapper clock: 0 - bus clock, 1 - external SCLK_CAM

 * @csis_fmt: current CSIS pixel format

 * @format: common media bus format for the source and sink pad

 * @slock: spinlock protecting structure members below

 * @pkt_buf: the frame embedded (non-image) data buffer

 * @events: MIPI-CSIS event (error) counters

/**

 * struct csis_pix_format - CSIS pixel format description

 * @pix_width_alignment: horizontal pixel alignment, width will be

 *                       multiple of 2^pix_width_alignment

 * @code: corresponding media bus code

 * @fmt_reg: S5PCSIS_CONFIG register value

 * @data_alignment: MIPI-CSI data alignment in bits

 Called with the state.lock mutex held */

 Color format */

 Pixel resolution */

 24-bits */

 Update the shadow register. */

/*

 * V4L2 subdev operations

 Update the event/error counters */

 Get port node and validate MIPI-CSI channel id. */

 Get MIPI CSI-2 bus configuration from the endpoint node. */

 This allows to retrieve the platform device id by the host driver */

 .. and a pointer to the subdev. */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Samsung S5P/EXYNOS4 SoC series FIMC (video postprocessor) driver

 *

 * Copyright (C) 2012 - 2013 Samsung Electronics Co., Ltd.

 * Sylwester Nawrocki <s.nawrocki@samsung.com>

 Complete the transaction which has been scheduled for execution. */

 Prepare the DMA offsets for scaler */

 Reconfigure hardware if the context has changed. */

	/*

	 * Return number of non-contiguous planes (plane buffers)

	 * depending on the configured color format.

/*

 * V4L2 ioctl handlers

 64 x 32 pixels tile */

 Update RGB Alpha control state and value range */

 Get pixel alignment constraints. */

 adjust left/top if cropping rectangle is out of bounds */

 Check to see if scaling ratio is within supported range */

	/*

	 * Don't allow simultaneous open() of the mem-to-mem and the

	 * capture video node that belong to same FIMC IP instance.

 Default color format */

 Use separate control handler per file handle */

 Setup the device context for memory-to-memory mode */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Register interface file for Samsung Camera Interface (FIMC) driver

 *

 * Copyright (C) 2010 - 2013 Samsung Electronics Co., Ltd.

 * Sylwester Nawrocki <s.nawrocki@samsung.com>

 Software reset. */

	/*

	 * The input and output rotator cannot work simultaneously.

	 * Use the output rotator in output DMA mode or the input rotator

	 * in direct fifo output mode.

 LCD FIFO path */

 Select color space conversion equation (HD/SD size).*/

 HD */

 SD */

 Set the input dma offsets. */

 Configure chroma components order. */

 Set the pixel offsets. */

 Input original and real size. */

 Use DMA autoload only in FIFO mode. */

 Set the input DMA to process single frame only. */

 Input/output DMA linear/tiled mode. */

 else defaults to ITU-R BT.656 8-bit */

 Anything to do here ? */

 See CIWDOFSTn register description in the datasheet for details. */

 Select ITU B interface, disable Writeback path and test pattern. */

 TODO: add remaining supported formats. */

 ITU-A, ITU-B: 0, 1 */

 Return an index to the buffer actually being written. */

 Return an index to the buffer being written previously. */

 Locking: the caller holds fimc->slock */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Samsung S5P/EXYNOS4 SoC series FIMC (CAMIF) driver

 *

 * Copyright (C) 2010-2012 Samsung Electronics Co., Ltd.

 * Sylwester Nawrocki <s.nawrocki@samsung.com>

 plane 1 holds frame meta data */

 check to see if input and output size/format differ */

 The color format (colplanes, memplanes) must be already configured. */

 decompose Y into Y/Cb */

 decompose Y into Y/Cb/Cr */

 422 */

 Set order for 1 and 2 plane YCBCR 4:2:2 formats. */

 The one only mode supported in SoC. */

 Set order for 1 plane input formats. */

/*

 * V4L2 controls handling

 Update maximum value of the alpha color control */

/**

 * fimc_adjust_mplane_format - adjust bytesperline/sizeimage for each plane

 * @fmt: fimc pixel format description (input)

 * @width: requested pixel width

 * @height: requested pixel height

 * @pix: multi-plane format to adjust

 Planar */

 Packed */

		/*

		 * Currently bytesperline for each plane is same, except

		 * V4L2_PIX_FMT_YUV420M format. This calculation may need

		 * to be changed when other multi-planar formats are added

		 * to the fimc_formats[] array.

 Ensure full last row for tiled formats */

 64 * 32 * plane_fmt->bytesperline / 64 */

/**

 * fimc_find_format - lookup fimc color format by fourcc or media bus format

 * @pixelformat: fourcc to match, ignored if null

 * @mbus_code: media bus code to match, ignored if null

 * @mask: the color flags to match

 * @index: offset in the fimc_formats array, ignored if negative

 Clear for full H/W setup in first run after resume */

 CONFIG_PM */

 Enable clocks and perform basic initialization */

 Resume the capture or mem-to-mem device */

 Do not resume if the device was idle before system suspend */

 CONFIG_PM_SLEEP */

 S5PV210, S5PC110 */

 EXYNOS4210, S5PV310, S5PC210 */

 EXYNOS4412 */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS FIMC-LITE (camera host interface) driver

*

 * Copyright (C) 2012 - 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

/**

 * fimc_lite_find_format - lookup fimc color format by fourcc or media bus code

 * @pixelformat: fourcc to match, ignored if null

 * @mbus_code: media bus code to match, ignored if null

 * @mask: the color format flags to match

 * @index: index to the fimc_lite_formats array, ignored if negative

 Get sensor configuration data from the sensor subdev */

/*

 * Reinitialize the driver so it is ready to start the streaming again.

 * Set fimc->state to indicate stream off and the hardware shut down state.

 * If not suspending (@suspend is false), return any buffers to videobuf2.

 * Otherwise put any owned buffers onto the pending buffers queue, so they

 * can be re-spun when the device is being resumed. Also perform FIMC

 * software reset and disable streaming on the whole pipeline if required.

 Release unused buffers */

 If suspending put unused buffers onto pending queue */

 200 ms */

 Must be called  with fimc.slock spinlock held. */

 Mark video pipeline ending at this video node as in use. */

/*

 * Format and crop negotiation helpers

 Allow changing format only on sink pad */

 Adjust left/top if cropping rectangle got out of bounds */

	/* Scaling is not supported so we enforce compose rectangle size

 Adjust left/top if the composing rectangle got out of bounds */

/*

 * Video node ioctl operations

	/*

	 * We allow some flexibility only for YUV formats. In case of raw

	 * raw Bayer the FIMC-LITE's output format must match its camera

	 * interface input format.

 Retrieve format at the sink pad */

 Don't call FIMC subdev operation to avoid nested locking */

 Retrieve format at the source pad */

 Capture subdev media entity operations */

 full camera input frame size */

 crop size */

 Set sink crop rectangle */

 Reset source format and crop rectangle */

 Same crop rectangle on the source pad */

	/*

	 * Find sensor subdev linked to FIMC-LITE directly or through

	 * MIPI-CSIS. This is required for configuration where FIMC-LITE

	 * is used as a subdev only and feeds data internally to FIMC-IS.

	 * The pipeline links are protected through entity.stream_count

	 * so there is no need to take the media graph mutex here.

 The video node will be created within the subdev's registered() op */

 CONFIG_PM_SLEEP */

 EXYNOS4412 */

 EXYNOS5250 */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 *

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

/*

 * An empty algorithm is used as the actual I2C bus controller driver

 * is implemented in the FIMC-IS subsystem firmware and the host CPU

 * doesn't access the I2C bus controller.

	/*

	 * Client drivers of this adapter don't do any I2C transfers as that

	 * is handled by the ISP firmware.  But we rely on the runtime PM

	 * state propagation from the clients up to the adapter driver so

	 * clear the ignore_children flags here.  PM rutnime calls are not

	 * used in probe() handler of clients of this adapter so there is

	 * no issues with clearing the flag right after registering the I2C

	 * adapter.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung Exynos4 SoC series FIMC-IS slave interface driver

 *

 * Error log interface functions

 *

 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.

 *

 * Authors: Younghwan Joo <yhwan.joo@samsung.com>

 *          Sylwester Nawrocki <s.nawrocki@samsung.com>

 Sensor Error(100~199) */

 ISP Error (200~299) */

 DRC Error (300~399) */

 FD Error  (400~499) */

 General */

 Sensor */

 ISP */

 DRC */

 FD */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 *

 * Authors: Sylwester Nawrocki <s.nawrocki@samsung.com>

 *          Younghwan Joo <yhwan.joo@samsung.com>

 Use MIPI-CSIS channel id to determine the ISP I2C bus index. */

 Disable watchdog */

 Cortex-A5 start address setting */

 Enable and start Cortex-A5 */

 A5 power off */

 Wait until @bit of @is->state is set to @state in the interrupt handler. */

 Allocate working memory for the FIMC-IS CPU. */

 Read firmware description. */

	/*

	 * FIXME: The firmware is not being released for now, as it is

	 * needed around for copying to the IS working memory every

	 * time before the Cortex-A5 is restarted.

 General IS interrupt handler */

 Get CAC margin */

	/*

	 * Some user space use cases hang up here without this

	 * empirically chosen delay.

 Sensor initialization. Only one sensor is currently supported. */

 Get the setfile address. */

 Load the setfile. */

 Check magic number. */

 Stream off. */

 Preserve previous mode. */

 Set initial parameter values. */

	/*

	 * Register FIMC-IS V4L2 subdevs to this driver. The video nodes

	 * will be created within the subdev's registered() callback.

 TODO: */

 TODO: */

 CONFIG_PM_SLEEP */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Register interface file for EXYNOS FIMC-LITE (camera interface) driver

 *

 * Copyright (C) 2012 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 in ms */

 Select interrupts to be enabled for each output mode */

 An output to the FIMC-IS */

/*

 * Test pattern (color bars) enable/disable. External sensor

 * pixel clock must be active for the test pattern to work.

 Set camera input pixel format and resolution */

 Set the camera host input window offsets (cropping) */

 Select camera port (A, B) */

 Select serial or parallel bus, camera port (A,B) and set signals polarity */

 Maximum output pixel size */

 DMA offsets */

 Enable/disable output DMA, set output pixel size and offsets (composition) */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 *

 * Authors: Sylwester Nawrocki <s.nawrocki@samsung.com>

 *          Younghwan Joo <yhwan.joo@samsung.com>

/**

 * fimc_isp_find_format - lookup color format by fourcc or media bus code

 * @pixelformat: fourcc to match, ignored if null

 * @mbus_code: media bus code to match, ignored if null

 * @index: index to the fimc_isp_formats array, ignored if negative

 Capture subdev media entity operations */

 ISP OTF input image format */

 ISP OTF output image format */

 Allow changing format only on sink pad */

 Propagate format to the source pads */

 Close sensor */

 SUB IP power off */

 Use pipeline object allocated by the media device. */

 Supported manual ISO values */

 TODO */,	 ISP_IMAGE_EFFECT_NEGATIVE_COLOR },

 ISO sensitivity */

 TODO: Add support for NEGATIVE_COLOR option */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * FIMC-IS ISP video input and video output DMA interface driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 *

 * The hardware handling code derived from a driver written by

 * Younghwan Joo <yhwan.joo@samsung.com>.

 Check if we get one of the already known buffers. */

/*

 * FIMC-IS ISP input and output DMA interface interrupt handler.

 * Locking: called with is->slock spinlock held.

 TODO: Ensure the DMA is really stopped in stop_streaming callback */

 Mark the video pipeline as in use. */

/*

 * Video node ioctl operations

	/*

	 * TODO: double check with the docmentation these width/height

	 * constraints are correct.

/*

 * Check for source/sink format differences at each link.

 * Return 0 if the formats match or -EPIPE otherwise.

 Retrieve format at the sink pad */

 Retrieve format at the source pad */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung S5P/EXYNOS4 SoC Camera Subsystem driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 Called with the media graph mutex held or entity->stream_count > 0. */

 source pad */

 sink pad */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2013 Samsung Electronics Co., Ltd.

 *

 * Authors: Younghwan Joo <yhwan.joo@samsung.com>

 *          Sylwester Nawrocki <s.nawrocki@samsung.com>

 Update isp size info (OTF only) */

 Update drc size info (OTF only) */

 Update fd size info (OTF only) */

 Update field */

 Global */

 ISP */

 Sensor */

 DRC */

 FD */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung EXYNOS4x12 FIMC-IS (Imaging Subsystem) driver

 *

 * Copyright (C) 2012 - 2013 Samsung Electronics Co., Ltd.

 *

 * Authors: Younghwan Joo <yhwan.joo@samsung.com>

 *          Sylwester Nawrocki <s.nawrocki@samsung.com>

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Samsung S5P/EXYNOS4 SoC series camera interface (camera capture) driver

 *

 * Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.

 * Sylwester Nawrocki <s.nawrocki@samsung.com>

/*

 * Reinitialize the driver so it is ready to start the streaming again.

 * Set fimc->state to indicate stream off and the hardware shut down state.

 * If not suspending (@suspend is false), return any buffers to videobuf2.

 * Otherwise put any owned buffers onto the pending buffers queue, so they

 * can be re-spun when the device is being resumed. Also perform FIMC

 * software reset and disable streaming on the whole pipeline if required.

 Release unused buffers */

 If suspending put unused buffers onto pending queue */

 200 ms */

/**

 * fimc_capture_config_update - apply the camera interface configuration

 * @ctx: FIMC capture context

 *

 * To be called from within the interrupt handler with fimc.slock

 * spinlock held. It updates the camera pixel crop, rotation and

 * image flip in H/W.

 Move the buffer to the capture active queue */

	/*

	 * Set up a buffer at MIPI-CSIS if current image format

	 * requires the frame embedded data capture.

 Setup the buffer directly for processing. */

/*

 * Format and crop negotiation helpers

 Conversion from/to JPEG or User Defined format is not supported */

 Apply the camera input interface pixel constraints */

 Can't scale or crop in transparent (JPEG) transfer mode */

 Apply the scaler and the output DMA constraints */

 In JPEG transparent transfer mode cropping is not supported */

	/*

	 * For the compose rectangle the following constraints must be met:

	 * - it must fit in the sink pad format rectangle (f_width/f_height);

	 * - maximum downscaling ratio is 64;

	 * - maximum crop size depends if the rotator is used or not;

	 * - the sink pad format width/height must be 4 multiple of the

	 *   prescaler ratios determined by sink pad size and source pad crop,

	 *   the prescaler ratio is returned by fimc_get_scaler_factor().

 Adjust left/top if crop/compose rectangle is out of bounds */

/*

 * The video node ioctl operations

/**

 * fimc_pipeline_try_format - negotiate and/or set formats at pipeline

 *                            elements

 * @ctx: FIMC capture context

 * @tfmt: media bus format to try/set on subdevs

 * @fmt_id: fimc pixel format id corresponding to returned @tfmt (output)

 * @set: true to set format on subdevs, false to try only

			/*

			 * Notify user-space if common pixel code for

			 * host and sensor does not exist.

 set format on all pipeline subdevs */

/**

 * fimc_get_sensor_frame_desc - query the sensor for media bus frame parameters

 * @sensor: pointer to the sensor subdev

 * @plane_fmt: provides plane sizes corresponding to the frame layout entries

 * @num_planes: number of planes

 * @try: true to set the frame parameters, false to query only

 *

 * This function is used by this driver only for compressed/blob data formats.

/*

 * Try or set format on the fimc.X.capture video node and additionally

 * on the whole pipeline if @try is false.

 * Locking: the caller must _not_ hold the graph mutex.

 Pre-configure format at the camera input interface, for JPEG only */

 Try the format at the scaler and the DMA output */

 Restore image width/height for JPEG (no resizing supported). */

 Try to match format at the host and the sensor */

 Update RGB Alpha control state and value range */

 Reset the composition rectangle if not yet configured */

 Reset cropping and set format at the camera interface input */

/**

 * fimc_pipeline_validate - check for formats inconsistencies

 *                          between source and sink pad of each link

 * @fimc:	the FIMC device this context applies to

 *

 * Return 0 if all formats match or -EPIPE otherwise.

		/*

		 * Find current entity sink pad and any remote sink pad linked

		 * to it. We stop if there is no sink pad in current entity or

		 * it is not linked to any other remote entity.

 Don't call FIMC subdev operation to avoid nested locking */

 Retrieve format at the source pad */

	/*

	 * Save configuration data related to currently attached image

	 * sensor or other data source, e.g. FIMC-IS.

 Capture subdev media entity operations */

 Inherit V4L2 controls from the image sensor subdev. */

/**

 * fimc_sensor_notify - v4l2_device notification from a sensor subdev

 * @sd: pointer to a subdev generating the notification

 * @notification: the notification type, must be S5P_FIMC_TX_END_NOTIFY

 * @arg: pointer to an u32 type integer that stores the frame payload value

 *

 * The End Of Frame notification sent by sensor subdev in its still capture

 * mode. If there is only a single VSYNC generated by the sensor at the

 * beginning of a frame transmission, FIMC does not issue the LastIrq

 * (end of frame) interrupt. And this notification is used to complete the

 * frame capture and returning a buffer to user-space. Subdev drivers should

 * call this notification from their last 'End of frame capture' interrupt.

 Sink pads crop rectangle size */

 There must be a bug in the driver if this happens */

 Update RGB Alpha control state and value range */

 Sink pads crop rectangle size */

 Reset the crop rectangle if required. */

 Set default format at the sensor and host interface */

 fimc->lock must be already initialized */

 Default format configuration */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * S5P/EXYNOS4 SoC series camera host interface media device driver

 *

 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.

 * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>

 Set up image sensor subdev -> FIMC capture node notifications. */

/**

 * fimc_pipeline_prepare - update pipeline information with subdevice pointers

 * @p: fimc pipeline

 * @me: media entity terminating the pipeline

 *

 * Caller holds the graph mutex.

 Find remote source pad */

/**

 * __subdev_set_power - change power state of a single subdev

 * @sd: subdevice to change power state for

 * @on: 1 to enable power or 0 to disable

 *

 * Return result of s_power subdev operation or -ENXIO if sd argument

 * is NULL. Return 0 if the subdevice does not implement s_power.

/**

 * fimc_pipeline_s_power - change power state of all pipeline subdevs

 * @p: fimc device terminating the pipeline

 * @on: true to power on, false to power off

 *

 * Needs to be called with the graph mutex held.

/**

 * __fimc_pipeline_enable - enable power of all pipeline subdevs

 *			    and the sensor clock

 * @ep: video pipeline structure

 * @fmd: fimc media device

 *

 * Called with the graph mutex held.

 Enable PXLASYNC clock if this pipeline includes FIMC-IS */

/**

 * __fimc_pipeline_open - update the pipeline information, enable power

 *                        of all pipeline subdevs and the sensor clock

 * @ep: fimc device terminating the pipeline

 * @me: media entity to start graph walk with

 * @prepare: true to walk the current pipeline and acquire all subdevs

 *

 * Called with the graph mutex held.

		/*

		 * Pipeline open cannot fail so as to make it possible

		 * for the user space to configure the pipeline.

/**

 * __fimc_pipeline_close - disable the sensor clock and pipeline power

 * @ep: fimc device terminating the pipeline

 *

 * Disable power of all subdevs and turn the external sensor clock off.

 Disable PXLASYNC clock if this pipeline includes FIMC-IS */

/**

 * __fimc_pipeline_s_stream - call s_stream() on pipeline subdevs

 * @ep: video pipeline structure

 * @on: passed as the s_stream() callback argument

			/*

			 * If neither CSIS nor FIMC was set up,

			 * it's impossible to have any sensors

			/*

			 * Sensor must be already discovered if we

			 * aren't in the user_subdev_api mode

 Get pipeline sink entity */

		/*

		 * Sensor could have been linked between open and STREAMON -

		 * check if this is the case.

 Media pipeline operations for the FIMC/FIMC-LITE video device driver */

		/*

		 * MIPI CSI-2: only input mux selection and

		 * the sensor's clock frequency is needed.

	/*

	 * For FIMC-IS handled sensors, that are placed under i2c-isp device

	 * node, FIMC is connected to the FIMC-IS through its ISP Writeback

	 * input. Sensors are attached to the FIMC-LITE hostdata interface

	 * directly or through MIPI-CSIS, depending on the external media bus

	 * used. This needs to be handled in a more reliable way, not by just

	 * checking parent's node name.

 Parse port node and register as a sub-device any sensor specified there. */

 Register all SoC external sub-devices */

	/*

	 * Runtime resume one of the FIMC entities to make sure

	 * the sclk_cam clocks are not globally disabled.

 Attach sensors linked to MIPI CSI-2 receivers */

 The csis node can have only port subnode. */

 Attach sensors listed in the parallel-ports node */

/*

 * MIPI-CSIS, FIMC and FIMC-LITE platform devices registration.

 Allocate pipeline object for the ISP capture video node. */

 Lock to ensure dev->driver won't change. */

 Some subdev didn't probe successfully id drvdata is NULL */

 Register FIMC, FIMC-LITE and CSIS media entities */

 If driver of any entity isn't ready try all again later. */

/**

 * __fimc_md_create_fimc_sink_links - create links to all FIMC entities

 * @fmd: fimc media device

 * @source: the source entity to create links to all fimc entities from

 * @sensor: sensor subdev linked to FIMC[fimc_id] entity, may be null

 * @pad: the source entity pad index

 * @link_mask: bitmask of the fimc devices for which link should be enabled

 Skip direct FIMC links in the logical FIMC-IS sensor path */

		/*

		 * Some FIMC variants are not fitted with camera capture

		 * interface. Skip creating a link from sensor for those.

 Notify FIMC capture subdev entity */

 Notify FIMC-LITE subdev entity */

 Create links from FIMC-LITE source pads to other entities */

 FIMC-LITE's subdev and video node */

 Link from FIMC-LITE to IS-ISP subdev */

 Create FIMC-IS links */

 Link from FIMC-IS-ISP subdev to FIMC */

 Link from FIMC-IS-ISP subdev to fimc-is-isp.capture video node */

 Skip this link if the fimc-is-isp video node driver isn't built-in */

/**

 * fimc_md_create_links - create default links between registered entities

 * @fmd: fimc media device

 *

 * Parallel interface sensor entities are connected directly to FIMC capture

 * entities. The sensors using MIPI CSIS bus are connected through immutable

 * link with CSI receiver entity specified by mux_id. Any registered CSIS

 * entity has a link to each registered FIMC capture entity. Enabled links

 * are created by default between each subsequent registered sensor and

 * subsequent FIMC capture entity. The number of default active links is

 * determined by the number of available sensors or FIMC entities,

 * whichever is less.

 Create immutable links between each FIMC's subdev and video node */

/*

 * The peripheral sensor and CAM_BLK (PIXELASYNCMx) clocks management.

 Writeback (PIXELASYNCMx) clocks */

	/*

	 * For now get only PIXELASYNCM1 clock (Writeback B/ISP),

	 * leave PIXELASYNCM0 out for the LCD Writeback driver.

	/*

	 * Nothing to do if we are disabling the pipeline, some link

	 * has been disconnected and p->subdevs array is cleared now.

 Locking: called with entity->graph_obj.mdev->graph_mutex mutex held. */

	/*

	 * Walk current graph and call the pipeline open/close routine for each

	 * opened video node that belongs to the graph of entities connected

	 * through active links. This is needed as we cannot power on/off the

	 * subdevs in random order.

 Before link disconnection */

 TODO: Link state change validation */

 After link activation */

/*

 * This device attribute is to select video pipeline configuration method.

 * There are following valid values:

 *  vid-dev - for V4L2 video node API only, subdevice will be configured

 *  by the host driver.

 *  sub-dev - for media controller API, subdevs must be configured in user

 *  space before starting streaming.

 It's safe since clk_register() will duplicate the string. */

 Find platform data for this sensor subdev */

	/*

	 * FIMC platform devices need to be registered before the sclk_cam

	 * clocks provider, as one of these devices needs to be activated

	 * to enable the clock.

 SPDX-License-Identifier: GPL-2.0

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: Tiffany Lin <tiffany.lin@mediatek.com>

 timeout */

 SPDX-License-Identifier: GPL-2.0

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PC Chen <pc.chen@mediatek.com>

 *         Tiffany Lin <tiffany.lin@mediatek.com>

 Use M2M stateless helper if relevant */

 Use M2M stateless helper if relevant */

		/*

		 * Find next closer width align 64, heign align 64, size align

		 * 64 rectangle

		 * Note: This only get default value, the real HW needed value

		 *       only available when ctx in MTK_STATE_HEADER state

 set to default value if header info not ready yet*/

 set to default value if header info not ready yet*/

	/*

	 * Setting OUTPUT format after OUTPUT buffers are allocated is invalid

	 * if using the stateful API.

	/*

	 * Setting CAPTURE format after CAPTURE buffers are allocated is

	 * invalid.

	/*

	 * If using the stateless API, S_FMT should have the effect of setting

	 * the CAPTURE queue resolution no matter which queue it was called on.

		/* Until STREAMOFF is called on the CAPTURE queue

		 * (acknowledging the event), the driver operates as if

		 * the resolution hasn't changed yet.

		 * So we just return picinfo yet, and update picinfo in

		 * stop_streaming hook function

		/*

		 * Width and height are set to the dimensions

		 * of the movie, the buffer is bigger and

		 * further processing stages should crop to this

		 * rectangle.

		/*

		 * Set pixelformat to the format in which mt vcodec

		 * outputs the decoded frame

		/*

		 * This is run on OUTPUT

		 * The buffer contains compressed image

		 * so width and height have no meaning.

		 * Assign value here to pass v4l2-compliance test

		/* Until STREAMOFF is called on the CAPTURE queue

		 * (acknowledging the event), the driver operates

		 * as if the resolution hasn't changed yet, i.e.

		 * VIDIOC_G_FMT< etc. return previous resolution.

		 * So we update picinfo here

 SPDX-License-Identifier: GPL-2.0

	/*

	 * The handler we receive takes a void * as its first argument. We

	 * cannot change this because it needs to be passed down to the rproc

	 * subsystem when SCP is used. VPU takes a const argument, which is

	 * more constrained, so the conversion below is safe.

 SPDX-License-Identifier: GPL-2.0

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PC Chen <pc.chen@mediatek.com>

 *         Tiffany Lin <tiffany.lin@mediatek.com>

 SPDX-License-Identifier: GPL-2.0

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: PC Chen <pc.chen@mediatek.com>

*	Tiffany Lin <tiffany.lin@mediatek.com>

/* For encoder, this will enable logs in venc/*/

bool mtk_vcodec_dbg;

EXPORT_SYMBOL(mtk_vcodec_dbg);



 The log level of v4l2 encoder or decoder driver.

 */

int mtk_v4l2_dbg_level;

EXPORT_SYMBOL(mtk_v4l2_dbg_level);



void __iomem *mtk_vcodec_get_reg_addr(struct mtk_vcodec_ctx *data,

					unsigned int reg_idx)

{

	struct mtk_vcodec_ctx *ctx = (struct mtk_vcodec_ctx *)data;



	if (!data || reg_idx >= NUM_MAX_VCODEC_REG_BASE) {

		mtk_v4l2_err("Invalid arguments, reg_idx=%d", reg_idx);

		return NULL;

	}

	return ctx->dev->reg_base[reg_idx];

}

EXPORT_SYMBOL(mtk_vcodec_get_reg_addr);



int mtk_vcodec_mem_alloc(struct mtk_vcodec_ctx *data,

			struct mtk_vcodec_mem *mem)

{

	unsigned long size = mem->size;

	struct mtk_vcodec_ctx *ctx = (struct mtk_vcodec_ctx *)data;

	struct device *dev = &ctx->dev->plat_dev->dev;



	mem->va = dma_alloc_coherent(dev, size, &mem->dma_addr, GFP_KERNEL);

	if (!mem->va) {

		mtk_v4l2_err("%s dma_alloc size=%ld failed!", dev_name(dev),

			     size);

		return -ENOMEM;

	}



	mtk_v4l2_debug(3, "[%d]  - va      = %p", ctx->id, mem->va);

	mtk_v4l2_debug(3, "[%d]  - dma     = 0x%lx", ctx->id,

		       (unsigned long)mem->dma_addr);

	mtk_v4l2_debug(3, "[%d]    size = 0x%lx", ctx->id, size);



	return 0;

}

EXPORT_SYMBOL(mtk_vcodec_mem_alloc);



void mtk_vcodec_mem_free(struct mtk_vcodec_ctx *data,

			struct mtk_vcodec_mem *mem)

{

	unsigned long size = mem->size;

	struct mtk_vcodec_ctx *ctx = (struct mtk_vcodec_ctx *)data;

	struct device *dev = &ctx->dev->plat_dev->dev;



	if (!mem->va) {

		mtk_v4l2_err("%s dma_free size=%ld failed!", dev_name(dev),

			     size);

		return;

	}



	mtk_v4l2_debug(3, "[%d]  - va      = %p", ctx->id, mem->va);

	mtk_v4l2_debug(3, "[%d]  - dma     = 0x%lx", ctx->id,

		       (unsigned long)mem->dma_addr);

	mtk_v4l2_debug(3, "[%d]    size = 0x%lx", ctx->id, size);



	dma_free_coherent(dev, size, mem->va, mem->dma_addr);

	mem->va = NULL;

	mem->dma_addr = 0;

	mem->size = 0;

}

EXPORT_SYMBOL(mtk_vcodec_mem_free);



void mtk_vcodec_set_curr_ctx(struct mtk_vcodec_dev *dev,

	struct mtk_vcodec_ctx *ctx)

{

	unsigned long flags;



	spin_lock_irqsave(&dev->irqlock, flags);

	dev->curr_ctx = ctx;

	spin_unlock_irqrestore(&dev->irqlock, flags);

}

EXPORT_SYMBOL(mtk_vcodec_set_curr_ctx);



struct mtk_vcodec_ctx *mtk_vcodec_get_curr_ctx(struct mtk_vcodec_dev *dev)

{

	unsigned long flags;

	struct mtk_vcodec_ctx *ctx;



	spin_lock_irqsave(&dev->irqlock, flags);

	ctx = dev->curr_ctx;

	spin_unlock_irqrestore(&dev->irqlock, flags);

	return ctx;

}

EXPORT_SYMBOL(mtk_vcodec_get_curr_ctx);



MODULE_LICENSE("GPL v2");

MODULE_DESCRIPTION("Mediatek video codec driver");

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PC Chen <pc.chen@mediatek.com>

 *         Tiffany Lin <tiffany.lin@mediatek.com>

 Wake up context wait_queue */

 check if HW active or not */

 clear interrupt */

		/*

		 * Does nothing if firmware was already loaded.

			/*

			 * Return 0 if downloading firmware successfully,

			 * otherwise it is failed

 Deinit when failure occurred */

	/*

	 * Call v4l2_m2m_ctx_release before mtk_vcodec_dec_release. First, it

	 * makes sure the worker thread is not running after vdec_if_deinit.

	 * Second, the decoder will be flushed and all the buffers will be

	 * returned in stop_streaming.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PoChun Lin <pochun.lin@mediatek.com>

 Firmware version field value is unspecified on MT8173. */

 Check firmware version. */

 SPDX-License-Identifier: GPL-2.0

/**

 * struct mtk_stateless_control  - CID control type

 * @cfg: control configuration

 * @codec_type: codec type (V4L2 pixel format) for CID control type

 Apply request controls. */

 If an OUTPUT buffer, we may need to update the state */

 We expect exactly one buffer with the request */

 Support request api for output plane */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Daniel Hsiao <daniel.hsiao@mediatek.com>

 *	Jungchang Tsao <jungchang.tsao@mediatek.com>

 *	Tiffany Lin <tiffany.lin@mediatek.com>

 SPDX-License-Identifier: GPL-2.0

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: Tiffany Lin <tiffany.lin@mediatek.com>

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Tiffany Lin <tiffany.lin@mediatek.com>

 SPDX-License-Identifier: GPL-2.0

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: PC Chen <pc.chen@mediatek.com>

*	Tiffany Lin <tiffany.lin@mediatek.com>

 Wake up context wait_queue */

	/*

	 * Use simple counter to uniquely identify this context. Only

	 * used for logging.

		/*

		 * load fireware to checks if it was loaded already and

		 * does nothing in that case

			/*

			 * Return 0 if downloading firmware successfully,

			 * otherwise it is failed

 Deinit when failure occurred */

 allocate video device for encoder and register it */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PC Chen <pc.chen@mediatek.com>

 mapping VPU address to kernel virtual address */

 the content in vsi is initialized to 0 in VPU */

 Set default ABI version if dealing with unversioned firmware. */

	/*

	 * Instance ID is only used if ABI version >= 2. Initialize it with

	 * garbage by default.

 Firmware version field does not exist on MT8173. */

 Check firmware version. */

/*

 * vpu_dec_ipi_handler - Handler for VPU ipi message.

 *

 * @data: ipi message

 * @len : length of ipi message

 * @priv: callback private data which is passed by decoder when register.

 *

 * This function runs in interrupt context and it means there's an IPI MSG

 * from VPU.

 SPDX-License-Identifier: GPL-2.0

/*

* Copyright (c) 2016 MediaTek Inc.

* Author: PC Chen <pc.chen@mediatek.com>

*         Tiffany Lin <tiffany.lin@mediatek.com>

/* V4L2 specification suggests the driver corrects the format struct if any of

 * the dimensions is unsupported

		/* find next closer width align 16, heign align 32, size align

		 * 64 rectangle

 Config visible resolution */

 Config coded resolution */

 Only support crop from (0,0) */

	/*

	 * Complete flush if the user dequeued the 0-payload LAST buffer.

	 * We check the payload because a buffer with the LAST flag can also

	 * be seen during resolution changes. If we happen to be flushing at

	 * that time, the last buffer before the resolution changes could be

	 * misinterpreted for the buffer generated by the flush and terminate

	 * it earlier than we want.

		/*

		 * Last CAPTURE buffer is dequeued, we can allow another flush

		 * to take place.

 Calling START or STOP is invalid if a flush is in progress */

	/* Once state turn into MTK_STATE_ABORT, we need stop_streaming

	  * to clear it

 Do the initialization when both start_streaming have been called */

		/*

		 * FIXME: This check is not needed as only active buffers

		 * can be marked as done.

 STREAMOFF on the CAPTURE queue completes any ongoing flush */

			/*

			 * STREAMOFF could be called before the flush buffer is

			 * dequeued. Check whether empty flush buf is still in

			 * queue before removing it.

			/*

			 * If we are in the middle of a flush, put the flush

			 * buffer back into the queue so the next CAPTURE

			 * buffer gets returned with the LAST flag set.

 Release the encoder if both streams are stopped. */

 Don't upcast the empty flush buffer */

/*

 * v4l2_m2m_streamoff() holds dev_mutex and waits mtk_venc_worker()

 * to call v4l2_m2m_job_finish().

 * If mtk_venc_worker() tries to acquire dev_mutex, it will deadlock.

 * So this function must not try to acquire dev->dev_mutex.

 * This means v4l2 ioctls and mtk_venc_worker() can run at the same time.

 * mtk_venc_worker() should be carefully implemented to avoid bugs.

	/* check dst_buf, dst_buf may be removed in device_run

	 * to stored encdoe header so we need check dst_buf and

	 * call job_finish here to prevent recursion

	/*

	 * If we see the flush buffer, send an empty buffer with the LAST flag

	 * to the client. is_flushing will be reset at the time the buffer

	 * is dequeued.

 encode h264 sps/pps header */

	/* Note: VB2_USERPTR works with dma-contig because mt8173

	 * support iommu

	 * https://patchwork.kernel.org/patch/8335461/

	 * https://patchwork.kernel.org/patch/7596181/

 SPDX-License-Identifier: GPL-2.0

/*

 * This function tries to clean all display buffers, the buffers will return

 * in display order.

 * Note the buffers returned from codec driver may still be in driver's

 * reference list.

/*

 * This function tries to clean all capture buffers that are not used as

 * reference buffers by codec driver any more

 * In this case, we need re-queue buffer to vb2 buffer if user space

 * already returns this buffer to v4l2 or this buffer is just the output of

 * previous sps/pps/resolution change decode, or do nothing if user

 * space still owns this buffer

			/*

			 * After decode sps/pps or non-display buffer, we don't

			 * need to return capture buffer to user space, but

			 * just re-queue this capture buffer to vb2 queue.

			 * This reduce overheads that dq/q unused capture

			 * buffer. In this case, queued_in_vb2 = true.

			/*

			 * If buffer in v4l2 driver but not in vb2 queue yet,

			 * and we get this buffer from free_list, it means

			 * that codec driver do not use this buffer as

			 * reference buffer anymore. We should q buffer to vb2

			 * queue, so later work thread could get this buffer

			 * for decode. In this case, queued_in_vb2 = false

			 * means this buffer is not from previous decode

			 * output.

			/*

			 * Codec driver do not need to reference this capture

			 * buffer and this buffer is not in v4l2 driver.

			 * Then we don't need to do any thing, just add log when

			 * we need to debug buffer flow.

			 * When this buffer q from user space, it could

			 * directly q to vb2 buffer

 update dst buf status */

		/*

		 * we only return src buffer with VB2_BUF_STATE_DONE

		 * when decode success without resolution change

		/*

		 * On encountering a resolution change in the stream.

		 * The driver must first process and decode all

		 * remaining buffers from before the resolution change

		 * point, so call flush decode here

		/*

		 * After all buffers containing decoded frames from

		 * before the resolution change point ready to be

		 * dequeued on the CAPTURE queue, the driver sends a

		 * V4L2_EVENT_SOURCE_CHANGE event for source change

		 * type V4L2_EVENT_SRC_CH_RESOLUTION

	/*

	 * check if this buffer is ready to be used after decode

 This shouldn't happen. Just in case. */

		/*

		 * fb == NULL means to parse SPS/PPS header or

		 * resolution info in src_mem. Decode can fail

		 * if there is no SPS header or picture info

		 * in bs

	/*

	 * H264. Baseline / Extended decoding is not supported.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Daniel Hsiao <daniel.hsiao@mediatek.com>

 *         PoChun Lin <pochun.lin@mediatek.com>

 This ac_tag is vp8 frame tag. */

/*

 * enum venc_vp8_vpu_work_buf - vp8 encoder buffer index

/*

 * struct venc_vp8_vpu_config - Structure for vp8 encoder configuration

 *                              AP-W/R : AP is writer/reader on this item

 *                              VPU-W/R: VPU is write/reader on this item

 * @input_fourcc: input fourcc

 * @bitrate: target bitrate (in bps)

 * @pic_w: picture width. Picture size is visible stream resolution, in pixels,

 *         to be used for display purposes; must be smaller or equal to buffer

 *         size.

 * @pic_h: picture height

 * @buf_w: buffer width (with 16 alignment). Buffer size is stream resolution

 *         in pixels aligned to hardware requirements.

 * @buf_h: buffer height (with 16 alignment)

 * @gop_size: group of picture size (key frame)

 * @framerate: frame rate in fps

 * @ts_mode: temporal scalability mode (0: disable, 1: enable)

 *	     support three temporal layers - 0: 7.5fps 1: 7.5fps 2: 15fps.

/*

 * struct venc_vp8_vpu_buf - Structure for buffer information

 *                           AP-W/R : AP is writer/reader on this item

 *                           VPU-W/R: VPU is write/reader on this item

 * @iova: IO virtual address

 * @vpua: VPU side memory addr which is used by RC_CODE

 * @size: buffer size (in bytes)

/*

 * struct venc_vp8_vsi - Structure for VPU driver control and info share

 *                       AP-W/R : AP is writer/reader on this item

 *                       VPU-W/R: VPU is write/reader on this item

 * This structure is allocated in VPU side and shared to AP side.

 * @config: vp8 encoder configuration

 * @work_bufs: working buffer information in VPU side

 * The work_bufs here is for storing the 'size' info shared to AP side.

 * The similar item in struct venc_vp8_inst is for memory allocation

 * in AP side. The AP driver will copy the 'size' from here to the one in

 * struct mtk_vcodec_mem, then invoke mtk_vcodec_mem_alloc to allocate

 * the buffer. After that, bypass the 'dma_addr' to the 'iova' field here for

 * register setting in VPU side.

/*

 * struct venc_vp8_inst - vp8 encoder AP driver instance

 * @hw_base: vp8 encoder hardware register base

 * @work_bufs: working buffer

 * @work_buf_allocated: working buffer allocated flag

 * @frm_cnt: encoded frame count, it's used for I-frame judgement and

 *	     reset when force intra cmd received.

 * @ts_mode: temporal scalability mode (0: disable, 1: enable)

 *	     support three temporal layers - 0: 7.5fps 1: 7.5fps 2: 15fps.

 * @vpu_inst: VPU instance to exchange information between AP and VPU

 * @vsi: driver structure allocated by VPU side and shared to AP side for

 *	 control and info share

 * @ctx: context for v4l2 layer integration

 Buffers need to be freed by AP. */

		/*

		 * This 'wb' structure is set by VPU side and shared to AP for

		 * buffer allocation and IO virtual addr mapping. For most of

		 * the buffers, AP will allocate the buffer according to 'size'

		 * field and store the IO virtual addr in 'iova' field. For the

		 * RC_CODEx buffers, they are pre-allocated in the VPU side

		 * because they are inside VPU SRAM, and save the VPU addr in

		 * the 'vpua' field. The AP will translate the VPU addr to the

		 * corresponding IO virtual addr and store in 'iova' field.

		/*

		 * This RC_CODEx is pre-allocated by VPU and saved in VPU addr.

		 * So we need use memcpy to copy RC_CODEx from VPU addr into IO

		 * virtual addr in 'iova' field for reg setting in VPU side.

/*

 * Compose ac_tag, bitstream header and bitstream payload into

 * one bitstream buffer.

 if a frame is key frame, not_key is 0 */

 key frame */

	/*

	* (1) The vp8 bitstream header and body are generated by the HW vp8

	* encoder separately at the same time. We cannot know the bitstream

	* header length in advance.

	* (2) From the vp8 spec, there is no stuffing byte allowed between the

	* ac tag, bitstream header and bitstream body.

	/*

	 * VENC_SET_PARAM_TS_MODE must be called before VENC_SET_PARAM_ENC

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Jungchang Tsao <jungchang.tsao@mediatek.com>

 *         Daniel Hsiao <daniel.hsiao@mediatek.com>

 *         PoChun Lin <pochun.lin@mediatek.com>

/*

 * enum venc_h264_frame_type - h264 encoder output bitstream frame type

/*

 * enum venc_h264_vpu_work_buf - h264 encoder buffer index

/*

 * enum venc_h264_bs_mode - for bs_mode argument in h264_enc_vpu_encode

/*

 * struct venc_h264_vpu_config - Structure for h264 encoder configuration

 *                               AP-W/R : AP is writer/reader on this item

 *                               VPU-W/R: VPU is write/reader on this item

 * @input_fourcc: input fourcc

 * @bitrate: target bitrate (in bps)

 * @pic_w: picture width. Picture size is visible stream resolution, in pixels,

 *         to be used for display purposes; must be smaller or equal to buffer

 *         size.

 * @pic_h: picture height

 * @buf_w: buffer width. Buffer size is stream resolution in pixels aligned to

 *         hardware requirements.

 * @buf_h: buffer height

 * @gop_size: group of picture size (idr frame)

 * @intra_period: intra frame period

 * @framerate: frame rate in fps

 * @profile: as specified in standard

 * @level: as specified in standard

 * @wfd: WFD mode 1:on, 0:off

/*

 * struct venc_h264_vpu_buf - Structure for buffer information

 *                            AP-W/R : AP is writer/reader on this item

 *                            VPU-W/R: VPU is write/reader on this item

 * @iova: IO virtual address

 * @vpua: VPU side memory addr which is used by RC_CODE

 * @size: buffer size (in bytes)

/*

 * struct venc_h264_vsi - Structure for VPU driver control and info share

 *                        AP-W/R : AP is writer/reader on this item

 *                        VPU-W/R: VPU is write/reader on this item

 * This structure is allocated in VPU side and shared to AP side.

 * @config: h264 encoder configuration

 * @work_bufs: working buffer information in VPU side

 * The work_bufs here is for storing the 'size' info shared to AP side.

 * The similar item in struct venc_h264_inst is for memory allocation

 * in AP side. The AP driver will copy the 'size' from here to the one in

 * struct mtk_vcodec_mem, then invoke mtk_vcodec_mem_alloc to allocate

 * the buffer. After that, bypass the 'dma_addr' to the 'iova' field here for

 * register setting in VPU side.

/*

 * struct venc_h264_inst - h264 encoder AP driver instance

 * @hw_base: h264 encoder hardware register base

 * @work_bufs: working buffer

 * @pps_buf: buffer to store the pps bitstream

 * @work_buf_allocated: working buffer allocated flag

 * @frm_cnt: encoded frame count

 * @prepend_hdr: when the v4l2 layer send VENC_SET_PARAM_PREPEND_HEADER cmd

 *  through h264_enc_set_param interface, it will set this flag and prepend the

 *  sps/pps in h264_enc_encode function.

 * @vpu_inst: VPU instance to exchange information between AP and VPU

 * @vsi: driver structure allocated by VPU side and shared to AP side for

 *	 control and info share

 * @ctx: context for v4l2 layer integration

	/* Except the SKIP_FRAME buffers,

	 * other buffers need to be freed by AP.

		/*

		 * This 'wb' structure is set by VPU side and shared to AP for

		 * buffer allocation and IO virtual addr mapping. For most of

		 * the buffers, AP will allocate the buffer according to 'size'

		 * field and store the IO virtual addr in 'iova' field. There

		 * are two exceptions:

		 * (1) RC_CODE buffer, it's pre-allocated in the VPU side, and

		 * save the VPU addr in the 'vpua' field. The AP will translate

		 * the VPU addr to the corresponding IO virtual addr and store

		 * in 'iova' field for reg setting in VPU side.

		 * (2) SKIP_FRAME buffer, it's pre-allocated in the VPU side,

		 * and save the VPU addr in the 'vpua' field. The AP will

		 * translate the VPU addr to the corresponding AP side virtual

		 * address and do some memcpy access to move to bitstream buffer

		 * assigned by v4l2 layer.

			/*

			 * This RC_CODE is pre-allocated by VPU and saved in VPU

			 * addr. So we need use memcpy to copy RC_CODE from VPU

			 * addr into IO virtual addr in 'iova' field for reg

			 * setting in VPU side.

 the pps_buf is used by AP side only */

 IDR frame */

 I frame */

 Note: B frames are not supported */

	/*

	 * skip frame case: The skip frame buffer is composed by vpu side only,

	 * it does not trigger the hw, so skip the wait interrupt operation.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Daniel Hsiao <daniel.hsiao@mediatek.com>

 *	Kai-Sean Yang <kai-sean.yang@mediatek.com>

 *	Tiffany Lin <tiffany.lin@mediatek.com>

/**

 * struct vp9_dram_buf - contains buffer info for vpu

 * @va : cpu address

 * @pa : iova address

 * @sz : buffer size

 * @padding : for 64 bytes alignment

/**

 * struct vp9_fb_info - contains frame buffer info

 * @fb : frmae buffer

 * @reserved : reserved field used by vpu

/**

 * struct vp9_ref_cnt_buf - contains reference buffer information

 * @buf : referenced frame buffer

 * @ref_cnt : referenced frame buffer's reference count.

 *	When reference count=0, remove it from reference list

/**

 * struct vp9_ref_buf - contains current frame's reference buffer information

 * @buf : reference buffer

 * @idx : reference buffer index to frm_bufs

 * @reserved : reserved field used by vpu

/**

 * struct vp9_sf_ref_fb - contains frame buffer info

 * @fb : super frame reference frame buffer

 * @used : this reference frame info entry is used

 * @padding : for 64 bytes size align

/*

 * struct vdec_vp9_vsi - shared buffer between host and VPU firmware

 *	AP-W/R : AP is writer/reader on this item

 *	VPU-W/R: VPU is write/reader on this item

 * @sf_bs_buf : super frame backup buffer (AP-W, VPU-R)

 * @sf_ref_fb : record supoer frame reference buffer information

 *	(AP-R/W, VPU-R/W)

 * @sf_next_ref_fb_idx : next available super frame (AP-W, VPU-R)

 * @sf_frm_cnt : super frame count, filled by vpu (AP-R, VPU-W)

 * @sf_frm_offset : super frame offset, filled by vpu (AP-R, VPU-W)

 * @sf_frm_sz : super frame size, filled by vpu (AP-R, VPU-W)

 * @sf_frm_idx : current super frame (AP-R, VPU-W)

 * @sf_init : inform super frame info already parsed by vpu (AP-R, VPU-W)

 * @fb : capture buffer (AP-W, VPU-R)

 * @bs : bs buffer (AP-W, VPU-R)

 * @cur_fb : current show capture buffer (AP-R/W, VPU-R/W)

 * @pic_w : picture width (AP-R, VPU-W)

 * @pic_h : picture height (AP-R, VPU-W)

 * @buf_w : codec width (AP-R, VPU-W)

 * @buf_h : coded height (AP-R, VPU-W)

 * @buf_sz_y_bs : ufo compressed y plane size (AP-R, VPU-W)

 * @buf_sz_c_bs : ufo compressed cbcr plane size (AP-R, VPU-W)

 * @buf_len_sz_y : size used to store y plane ufo info (AP-R, VPU-W)

 * @buf_len_sz_c : size used to store cbcr plane ufo info (AP-R, VPU-W)



 * @profile : profile sparsed from vpu (AP-R, VPU-W)

 * @show_frame : [BIT(0)] display this frame or not (AP-R, VPU-W)

 *	[BIT(1)] reset segment data or not (AP-R, VPU-W)

 *	[BIT(2)] trig decoder hardware or not (AP-R, VPU-W)

 *	[BIT(3)] ask VPU to set bits(0~4) accordingly (AP-W, VPU-R)

 *	[BIT(4)] do not reset segment data before every frame (AP-R, VPU-W)

 * @show_existing_frame : inform this frame is show existing frame

 *	(AP-R, VPU-W)

 * @frm_to_show_idx : index to show frame (AP-R, VPU-W)



 * @refresh_frm_flags : indicate when frame need to refine reference count

 *	(AP-R, VPU-W)

 * @resolution_changed : resolution change in this frame (AP-R, VPU-W)



 * @frm_bufs : maintain reference buffer info (AP-R/W, VPU-R/W)

 * @ref_frm_map : maintain reference buffer map info (AP-R/W, VPU-R/W)

 * @new_fb_idx : index to frm_bufs array (AP-R, VPU-W)

 * @frm_num : decoded frame number, include sub-frame count (AP-R, VPU-W)

 * @mv_buf : motion vector working buffer (AP-W, VPU-R)

 * @frm_refs : maintain three reference buffer info (AP-R/W, VPU-R/W)

 * @seg_id_buf : segmentation map working buffer (AP-W, VPU-R)

/*

 * struct vdec_vp9_inst - vp9 decode instance

 * @mv_buf : working buffer for mv

 * @seg_id_buf : working buffer for segmentation map

 * @dec_fb : vdec_fb node to link fb to different fb_xxx_list

 * @available_fb_node_list : current available vdec_fb node

 * @fb_use_list : current used or referenced vdec_fb

 * @fb_free_list : current available to free vdec_fb

 * @fb_disp_list : current available to display vdec_fb

 * @cur_fb : current frame buffer

 * @ctx : current decode context

 * @vpu : vpu instance information

 * @vsi : shared buffer between host and VPU firmware

 * @total_frm_cnt : total frame count, it do not include sub-frames in super

 *	    frame

 * @mem : instance memory information

/* For each sub-frame except the last one, the driver will dynamically

 * allocate reference buffer by calling vp9_get_sf_ref_fb()

 * The last sub-frame will use the original fb provided by the

 * vp9_dec_decode() interface

 Set the va again */

 Set the va again */

 If any buffer updating is signaled it should be done here. */

		/* This frame is show exist frame and no decode output

		 * copy frame data from frm_to_show to current CAPTURE

		 * buffer

			/* After resolution change case, current CAPTURE buffer

			 * may have less buffer size than frm_to_show buffer

			 * size

	/* when ref_cnt ==0, move this fb to fb_free_list. v4l2 driver will

	 * clean fb_free_list

	/* if this super frame and it is not last sub-frame, get next fb for

	 * sub-frame decode

 Set the va again, since vpu_dec_reset will clear mv_buf in vpu */

 Set the va again, since vpu_dec_reset will clear seg_id_buf in vpu */

		/* VPU assign the buffer pointer in its address space,

		 * reassign here

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: PC Chen <pc.chen@mediatek.com>

 motion vector size (bytes) for every macro block */

/**

 * struct h264_fb - h264 decode frame buffer information

 * @vdec_fb_va  : virtual address of struct vdec_fb

 * @y_fb_dma    : dma address of Y frame buffer (luma)

 * @c_fb_dma    : dma address of C frame buffer (chroma)

 * @poc         : picture order count of frame buffer

 * @reserved    : for 8 bytes alignment

/**

 * struct h264_ring_fb_list - ring frame buffer list

 * @fb_list   : frame buffer array

 * @read_idx  : read index

 * @write_idx : write index

 * @count     : buffer count in list

 * @reserved  : for 8 bytes alignment

/**

 * struct vdec_h264_dec_info - decode information

 * @dpb_sz		: decoding picture buffer size

 * @resolution_changed  : resolution change happen

 * @realloc_mv_buf	: flag to notify driver to re-allocate mv buffer

 * @reserved		: for 8 bytes alignment

 * @bs_dma		: Input bit-stream buffer dma address

 * @y_fb_dma		: Y frame buffer dma address

 * @c_fb_dma		: C frame buffer dma address

 * @vdec_fb_va		: VDEC frame buffer struct virtual address

/**

 * struct vdec_h264_vsi - shared memory for decode information exchange

 *                        between VPU and Host.

 *                        The memory is allocated by VPU then mapping to Host

 *                        in vpu_dec_init() and freed in vpu_dec_deinit()

 *                        by VPU.

 *                        AP-W/R : AP is writer/reader on this item

 *                        VPU-W/R: VPU is write/reader on this item

 * @hdr_buf      : Header parsing buffer (AP-W, VPU-R)

 * @pred_buf_dma : HW working predication buffer dma address (AP-W, VPU-R)

 * @mv_buf_dma   : HW working motion vector buffer dma address (AP-W, VPU-R)

 * @list_free    : free frame buffer ring list (AP-W/R, VPU-W)

 * @list_disp    : display frame buffer ring list (AP-R, VPU-W)

 * @dec          : decode information (AP-R, VPU-W)

 * @pic          : picture information (AP-R, VPU-W)

 * @crop         : crop information (AP-R, VPU-W)

/**

 * struct vdec_h264_inst - h264 decoder instance

 * @num_nalu : how many nalus be decoded

 * @ctx      : point to mtk_vcodec_ctx

 * @pred_buf : HW working predication buffer

 * @mv_buf   : HW working motion vector buffer

 * @vpu      : VPU instance

 * @vsi      : VPU shared information

 bs NULL means flush decoder */

 wait decoder done interrupt */

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2016 MediaTek Inc.

 * Author: Jungchang Tsao <jungchang.tsao@mediatek.com>

 *	   PC Chen <pc.chen@mediatek.com>

 Decoding picture buffer size (3 reference frames plus current frame) */

 HW working buffer size (bytes) */

 HW control register address */

 required buffer size (bytes) to store decode information */

/**

 * struct vdec_vp8_dec_info - decode misc information

 * @working_buf_dma   : working buffer dma address

 * @prev_y_dma        : previous decoded frame buffer Y plane address

 * @cur_y_fb_dma      : current plane Y frame buffer dma address

 * @cur_c_fb_dma      : current plane C frame buffer dma address

 * @bs_dma	      : bitstream dma address

 * @bs_sz	      : bitstream size

 * @resolution_changed: resolution change flag 1 - changed,  0 - not change

 * @show_frame	      : display this frame or not

 * @wait_key_frame    : wait key frame coming

/**

 * struct vdec_vp8_vsi - VPU shared information

 * @dec			: decoding information

 * @pic			: picture information

 * @dec_table		: decoder coefficient table

 * @segment_buf		: segmentation buffer

 * @load_data		: flag to indicate reload decode data

/**

 * struct vdec_vp8_hw_reg_base - HW register base

 * @sys		: base address for sys

 * @misc	: base address for misc

 * @ld		: base address for ld

 * @top		: base address for top

 * @cm		: base address for cm

 * @hwd		: base address for hwd

 * @hwb		: base address for hwb

/**

 * struct vdec_vp8_vpu_inst - VPU instance for VP8 decode

 * @wq_hd	: Wait queue to wait VPU message ack

 * @signaled	: 1 - Host has received ack message from VPU, 0 - not receive

 * @failure	: VPU execution result status 0 - success, others - fail

 * @inst_addr	: VPU decoder instance address

/* frame buffer (fb) list

 * [available_fb_node_list]  - decode fb are initialized to 0 and populated in

 * [fb_use_list]  - fb is set after decode and is moved to this list

 * [fb_free_list] - fb is not needed for reference will be moved from

 *		     [fb_use_list] to [fb_free_list] and

 *		     once user remove fb from [fb_free_list],

 *		     it is circulated back to [available_fb_node_list]

 * [fb_disp_list] - fb is set after decode and is moved to this list

 *                   once user remove fb from [fb_disp_list] it is

 *                   circulated back to [available_fb_node_list]

/**

 * struct vdec_vp8_inst - VP8 decoder instance

 * @cur_fb		   : current frame buffer

 * @dec_fb		   : decode frame buffer node

 * @available_fb_node_list : list to store available frame buffer node

 * @fb_use_list		   : list to store frame buffer in use

 * @fb_free_list	   : list to store free frame buffer

 * @fb_disp_list	   : list to store display ready frame buffer

 * @working_buf		   : HW decoder working buffer

 * @reg_base		   : HW register base address

 * @frm_cnt		   : decode frame count

 * @ctx			   : V4L2 context

 * @vpu			   : VPU instance for decoder

 * @vsi			   : VPU share information

 reset HW and enable HW read/write data function */

 read total 11 bytes */

 put last decode ok frame to fb_free_list */

 available_fb_node_list -> fb_use_list */

 available_fb_node_list -> fb_disp_list */

 bs NULL means flush decoder */

 retrieve width/hight and scale info from header */

 wait decoder done interrupt */

 SPDX-License-Identifier: GPL-2.0

 get used parameters for sps/pps */

 motion vector size (bytes) for every macro block */

/**

 * struct mtk_h264_dpb_info  - h264 dpb information

 * @y_dma_addr: Y bitstream physical address

 * @c_dma_addr: CbCr bitstream physical address

 * @reference_flag: reference picture flag (short/long term reference picture)

 * @field: field picture flag

/*

 * struct mtk_h264_sps_param  - parameters for sps

/*

 * struct mtk_h264_pps_param  - parameters for pps

 Note that field is indicated by v4l2_buffer.field */

 V4L2_H264_DPB_ENTRY_FLAG_* */

/*

 * struct slice_api_h264_decode_param - parameters for decode.

 V4L2_H264_DECODE_PARAM_FLAG_* */

/*

 * struct mtk_h264_dec_slice_param  - parameters for decode current frame

/**

 * struct h264_fb - h264 decode frame buffer information

 * @vdec_fb_va  : virtual address of struct vdec_fb

 * @y_fb_dma    : dma address of Y frame buffer (luma)

 * @c_fb_dma    : dma address of C frame buffer (chroma)

 * @poc         : picture order count of frame buffer

 * @reserved    : for 8 bytes alignment

/**

 * struct vdec_h264_dec_info - decode information

 * @dpb_sz		: decoding picture buffer size

 * @resolution_changed  : resoltion change happen

 * @realloc_mv_buf	: flag to notify driver to re-allocate mv buffer

 * @cap_num_planes	: number planes of capture buffer

 * @bs_dma		: Input bit-stream buffer dma address

 * @y_fb_dma		: Y frame buffer dma address

 * @c_fb_dma		: C frame buffer dma address

 * @vdec_fb_va		: VDEC frame buffer struct virtual address

/**

 * struct vdec_h264_vsi - shared memory for decode information exchange

 *                        between VPU and Host.

 *                        The memory is allocated by VPU then mapping to Host

 *                        in vpu_dec_init() and freed in vpu_dec_deinit()

 *                        by VPU.

 *                        AP-W/R : AP is writer/reader on this item

 *                        VPU-W/R: VPU is write/reader on this item

 * @pred_buf_dma : HW working predication buffer dma address (AP-W, VPU-R)

 * @mv_buf_dma   : HW working motion vector buffer dma address (AP-W, VPU-R)

 * @dec          : decode information (AP-R, VPU-W)

 * @pic          : picture information (AP-R, VPU-W)

 * @crop         : crop information (AP-R, VPU-W)

 * @h264_slice_params : the parameters that hardware use to decode

/**

 * struct vdec_h264_slice_inst - h264 decoder instance

 * @num_nalu : how many nalus be decoded

 * @ctx      : point to mtk_vcodec_ctx

 * @pred_buf : HW working predication buffer

 * @mv_buf   : HW working motion vector buffer

 * @vpu      : VPU instance

 * @vsi_ctx  : Local VSI data for this decoding context

 * @h264_slice_param : the parameters that hardware use to decode

 * @dpb : decoded picture buffer used to store reference buffer information

 1 for short term reference, 2 for long term reference */

	/*

	 * num_slices is a leftover from the old H.264 support and is ignored

	 * by the firmware.

/*

 * Move DPB entries of dec_param that refer to a frame already existing in dpb

 * into the already existing slot in dpb, and move other entries into new slots.

 *

 * This function is an adaptation of the similarly-named function in

 * hantro_h264.c.

 Disable all entries by default, and mark the ones in use. */

 Try to match new DPB entries with existing ones by their POCs. */

		/*

		 * To cut off some comparisons, iterate only on target DPB

		 * entries were already used.

 Don't reiterate on this one. */

 For entries that could not be matched, use remaining free slots. */

		/*

		 * Both arrays are of the same sizes, so there is no way

		 * we can end up with no space in target array, unless

		 * something is buggy.

/*

 * The firmware expects unused reflist entries to have the value 0x20.

 Build the reference lists */

 Adapt the built lists to the firmware's expectations */

 bs NULL means flush decoder */

	/*

	 * Reconstruct the first byte of the NAL unit, as the firmware requests

	 * that information to be passed even though it is present in the stream

	 * itself...

 wait decoder done interrupt */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Driver for Cadence MIPI-CSI2 RX Controller v1.3

 *

 * Copyright (C) 2017 Cadence Design Systems Inc.

	/*

	 * Used to prevent race conditions between multiple,

	 * concurrent calls to start and stop.

 Remote source */

	/*

	 * Even the unused lanes need to be mapped. In order to avoid

	 * to map twice to the same physical lane, keep the lanes used

	 * in the previous loop, and only map unused physical lanes to

	 * the rest of our logical lanes.

	/*

	 * Create a static mapping between the CSI virtual channels

	 * and the output stream.

	 *

	 * This should be enhanced, but v4l2 lacks the support for

	 * changing that mapping dynamically.

	 *

	 * We also cannot enable and disable independent streams here,

	 * hence the reference counting.

		/*

		 * If we're not the first users, there's no need to

		 * enable the whole controller.

		/*

		 * Let the last user turn off the lights.

	/*

	 * FIXME: Once we'll have external D-PHY support, the check

	 * will need to be removed.

	/*

	 * FIXME: Once we'll have internal D-PHY support, the check

	 * will need to be removed.

 Create our media pads */

 SPDX-License-Identifier: GPL-2.0+

/*

 * Driver for Cadence MIPI-CSI2 TX Controller

 *

 * Copyright (C) 2017-2019 Cadence Design Systems Inc.

 CSI2TX V2 Registers */

 CSI2TX Variant Operations */

	/*

	 * Used to prevent race conditions between multiple,

	 * concurrent calls to start and stop.

 Multiplexed pad? */

 Multiplexed pad? */

 Set Wake Up value in the D-PHY */

/*

 * Finishes the D-PHY initialization

 * reg dphy cfg value to be used

 Enable our (clock and data) lanes */

 Switch to HS mode */

 Configures D-PHY in CSIv1.3 */

 Put our lanes (clock and data) out of reset */

 Configures D-PHY in CSIv2 */

 Put our lanes (clock and data) out of reset */

	/*

	 * Create a static mapping between the CSI virtual channels

	 * and the input streams.

	 *

	 * This should be enhanced, but v4l2 lacks the support for

	 * changing that mapping dynamically at the moment.

	 *

	 * We're protected from the userspace setting up links at the

	 * same time by the upper layer having called

	 * media_pipeline_start().

 Only consider our enabled input pads */

		/*

		 * We use the stream ID there, but it's wrong.

		 *

		 * A stream could very well send a data type that is

		 * not equal to its stream ID. We need to find a

		 * proper way to address it.

		/*

		 * TODO: This needs to be calculated based on the

		 * output CSI2 clock rate.

 Disable the configuration mode */

		/*

		 * If we're not the first users, there's no need to

		 * enable the whole controller.

		/*

		 * Let the last user turn off the lights.

 Create our media pads */

	/*

	 * Only the input pads are considered to have a format at the

	 * moment. The CSI link can multiplex various streams with

	 * different formats, and we can't expose this in v4l2 right

	 * now.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * TI VPFE capture Driver

 *

 * Copyright (C) 2013 - 2014 Texas Instruments, Inc.

 *

 * Benoit Parrot <bparrot@ti.com>

 * Lad, Prabhakar <prabhakar.csengg@gmail.com>

 standard information */

  Print Four-character-code (FOURCC) */

	/*

	 * ppc - per pixel count. indicates how many pixels per cell

	 * output to SDRAM. example, for ycbcr, it is one y and one c, so 2.

	 * raw capture this is 1

 configure VDINT0 */

		/*

		 * configure VDINT0 and VDINT1. VDINT1 will be at half

		 * of image height

/*

 * vpfe_ccdc_restore_defaults()

 * This function will write defaults to all CCDC registers

 Disable CCDC */

 set all registers to default value */

 Disable CCDC by resetting all register to default POR values */

 Disabled the module at the CONFIG level */

/*

 * vpfe_ccdc_config_ycbcr()

 * This function will configure CCDC for YCbCr video capture

	/*

	 * first restore the CCDC registers to default values

	 * This is important since we assume default values to be set in

	 * a lot of registers that we didn't touch

	/*

	 * configure pixel format, frame format, configure video frame

	 * format, enable output to SDRAM, enable internal timing generator

	 * and 8bit pack mode

 setup BT.656 sync mode */

		/*

		 * configure the FID, VD, HD pin polarity,

		 * fld,hd pol positive, vd negative, 8-bit data

 y/c external sync mode */

 configure video window */

	/*

	 * configure the order of y cb cr in SDRAM, and disable latch

	 * internal register on vsync

	/*

	 * configure the horizontal line offset. This should be a

	 * on 32 byte boundary. So clear LSB 5 bits

 configure the memory line offset */

 two fields are interleaved in memory */

 configure DCSub */

	/*

	 * Configure gain,  Start pixel, No of line to be avg,

	 * No of pixel/line to be avg, & Enable the Black clamping

 If Black clamping is enable then make dcsub 0 */

/*

 * vpfe_ccdc_config_raw()

 * This function will configure CCDC for Raw capture mode

 Reset CCDC */

 Disable latching function registers on VSYNC  */

	/*

	 * Configure the vertical sync polarity(SYN_MODE.VDPOL),

	 * horizontal sync polarity (SYN_MODE.HDPOL), frame id polarity

	 * (SYN_MODE.FLDPOL), frame format(progressive or interlace),

	 * data size(SYNMODE.DATSIZ), &pixel format (Input mode), output

	 * SDRAM, enable internal timing generator

 Enable and configure aLaw register if needed */

 Configure video window */

 Configure Black Clamp */

 Configure Black level compensation */

 If data size is 8 bit then pack the data */

	/*

	 * Configure Horizontal offset register. If pack 8 is enabled then

	 * 1 pixel will take 1 byte

 Set value for SDOFST */

 For interlace inverse mode */

 For interlace non inverse mode */

		/*

		 * Need to clear it in case it was left on

		 * after the last capture.

 VD0 interrupt */

 VD1 interrupt */

 VD2 interrupt */

 Clear all interrupts */

 Clear specific VDINT from the status register */

 Acknowledge that we are done with all interrupts */

/*

 * vpfe_get_ccdc_image_format - Get image parameters based on CCDC settings

 configure the image window */

 do nothing, since it is default */

 buffer type only applicable for interlaced scan */

/*

 * vpfe_config_image_format()

 * For a given standard, this functions sets up the default

 * pix format & crop values in the vpfe device and ccdc.  It first

 * starts with defaults based values from the standard table.

 * It then checks if sub device supports get_fmt and then override the

 * values based on that.Sets crop values to match with scan resolution

 * starting at 0,0. It calls vpfe_config_ccdc_image_format() set the

 * values in ccdc

 Save current subdev format */

 Update the crop window based on found values */

 Configure the default format information */

 Clear all VPFE interrupts */

/*

 * vpfe_release : This function is based on the vb2_fop_release

 * helper function.

 * It has been augmented to handle module power management,

 * by disabling/enabling h/w module fcntl clock when necessary.

 Save the singular status before we call the clean-up helper */

 the release helper will cleanup any on-going streaming */

	/*

	 * If this was the last open file.

	 * Then de-initialize hw module.

/*

 * vpfe_open : This function is based on the v4l2_fh_open helper function.

 * It has been augmented to handle module power management,

 * by disabling/enabling h/w module fcntl clock when necessary.

/**

 * vpfe_schedule_next_buffer: set next buffer address for capture

 * @vpfe : ptr to vpfe device

 *

 * This function will get next buffer from the dma queue and

 * set the buffer address in the vpfe register for capture.

 * the buffer is marked active

/*

 * vpfe_process_buffer_complete: process a completed buffer

 * @vpfe : ptr to vpfe device

 *

 * This function time stamp the buffer and mark it as DONE. It also

 * wake up any process waiting on the QUEUE and set the next buffer

 * as current

	/* interlaced or TB capture check which field

	 * we are in hardware

 switch the software maintained field id */

 we are in-sync here,continue */

			/*

			 * One frame is just being captured. If the

			 * next frame is available, release the

			 * current frame and move on

			/*

			 * based on whether the two fields are stored

			 * interleave or separately in memory,

			 * reconfigure the CCDC memory address

			/*

			 * if one field is just being captured configure

			 * the next frame get the next frame from the empty

			 * queue if no frame is available hold on to the

			 * current buffer

		/*

		 * out of sync. Recover from any hardware out-of-sync.

		 * May loose one frame

/*

 * vpfe_isr : ISR handler for vpfe capture (VINT0)

 * @irq: irq number

 * @dev_id: dev_id ptr

 *

 * It changes status of the captured buffer, takes next buffer from the queue

 * and sets its address in VPFE registers

 get the format set at output pad of the adjacent subdev */

 set the format at output pad of the adjacent subdev */

 pitch should be 32 bytes aligned */

 default to first entry */

 check for/find a valid width/height */

 use existing values as default */

	/*

	 * Use current colorspace for now, it will get

	 * updated properly during s_fmt

 If streaming is started, return error */

 Just double check nothing has gone wrong */

 Update the crop window based on found values */

 set image capture parameters in the ccdc */

 check for valid format */

/*

 * vpfe_get_subdev_input_index - Get subdev index and subdev input index for a

 * given app input index

/*

 * vpfe_get_app_input - Get app input index for a given subdev input index

 * driver stores the input index of the current sub device and translate it

 * when application request the current input

 Assumes caller is holding vpfe_dev->lock */

 If streaming is started, return error */

 set the bus/interface parameter for the sub device in ccdc */

 set the default image parameters in the device */

 Call querystd function of decoder device */

 if trying to set the same std then nothing to do */

 If streaming is started, return error */

/*

 * vpfe_calculate_offsets : This function calculates buffers offset

 * for top and bottom field

/*

 * vpfe_queue_setup - Callback function for buffer setup.

 * @vq: vb2_queue ptr

 * @nbuffers: ptr to number of buffers requested by application

 * @nplanes:: contains number of distinct video planes needed to hold a frame

 * @sizes[]: contains the size (in bytes) of each plane.

 * @alloc_devs: ptr to allocation context

 *

 * This callback function is called when reqbuf() is called to adjust

 * the buffer count and buffer size

 Calculate field offset */

/*

 * vpfe_buffer_prepare :  callback function for buffer prepare

 * @vb: ptr to vb2_buffer

 *

 * This is the callback function for buffer prepare when vb2_qbuf()

 * function is called. The buffer is prepared and user space virtual address

 * or user address is converted into  physical address

/*

 * vpfe_buffer_queue : Callback function to add buffer to DMA queue

 * @vb: ptr to vb2_buffer

 add the buffer to the DMA queue */

/*

 * vpfe_start_streaming : Starts the DMA engine for streaming

 * @vb: ptr to vb2_buffer

 * @count: number of buffers

 Get the next frame from the buffer queue */

 Remove buffer from the buffer queue */

/*

 * vpfe_stop_streaming : Stop the DMA engine

 * @vq: ptr to vb2_queue

 *

 * This callback stops the DMA engine and any remaining buffers

 * in the DMA queue are released.

 Wait for the last frame to be captured */

 release all active buffers */

 If streaming is started, return error */

 If streaming is started, return error */

 vpfe capture driver file operations */

 vpfe capture ioctl operations */

 set first sub device as current one */

 Initialize videobuf2 queue as per the buffer type */

 we only support camera */

/*

 * vpfe_probe : This function creates device entries by register

 * itself to the V4L2 driver and initializes fields of each

 * device objects

 set the driver data in platform device */

 Enabling module functional clock */

 for now just enable it here instead of waiting for the open */

/*

 * vpfe_remove : It un-register device from V4L2 driver

 only do full suspend if streaming has started */

		/*

		 * ignore RPM resume errors here, as it is already too late.

		 * A check like that should happen earlier, either at

		 * open() or just before start streaming.

 Save VPFE context */

 Disable CCDC */

 Disable both master and slave clock */

 Select sleep pin state */

 only do full resume if streaming has started */

 Enable both master and slave clock */

 Restore VPFE context */

 Select default pin state */

 sentinel */ },

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Framework for ISA radio drivers.

 * This takes care of all the V4L2 scaffolding, allowing the ISA drivers

 * to concentrate on the actual hardware operation.

 *

 * Copyright (C) 2012 Hans Verkuil <hans.verkuil@cisco.com>

 SPDX-License-Identifier: GPL-2.0-only

/* SF16-FMR2 and SF16-FMD2 radio driver for Linux

 * Copyright (c) 2011 Ondrej Zary

 *

 * Original driver was (c) 2000-2002 Ziglio Frediano, freddy77@angelfire.com

 * but almost nothing remained here after conversion to generic TEA575x

 * implementation

 Modules			*/

 Initdata			*/

 request_region		*/

 outb, outb_p			*/

 these cards can only use two different ports (0x384 and 0x284) */

 the port is hardwired on SF16-FMR2 */

 TEA575x tuner pins */

 PT2254A/TC9154A volume control pins */

 volume control presence pin */

 WRITE_ENABLE is inverted, DATA must be high during read */

 TC9154A/PT2254A volume control */

 18-bit shift register bit definitions */

 bit 12 is ignored */

 bits 15, 16, 17 must be 0 */

 write 18-bit shift register, LSB first */

 latch register data */

 FMR2 can have volume control, FMD2 can't (uses SB16 mixer) */

 tuner subdevice of SF16-FMD2 */

 avoid errors if a card was already registered at given port */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * GemTek radio card driver

 *

 * Copyright 1998 Jonas Munsin <jmunsin@iki.fi>

 *

 * GemTek hasn't released any specs on the card, so the protocol had to

 * be reverse engineered with dosemu.

 *

 * Besides the protocol changes, this is mostly a copy of:

 *

 *    RadioTrack II driver for Linux radio support (C) 1998 Ben Pfaff

 *

 *    Based on RadioTrack I/RadioReveal (C) 1997 M. Kirkwood

 *    Converted to new API by Alan Cox <alan@lxorguk.ukuu.org.uk>

 *    Various bugfixes and enhancements by Russell Kroll <rkroll@exploits.org>

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@cisco.com>

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 *

 * Note: this card seems to swap the left and right audio channels!

 *

 * Fully tested with the Keene USB FM Transmitter and the v4l2-compliance tool.

 Modules			*/

 Initdata			*/

 request_region		*/

 udelay			*/

 kernel radio structs		*/

 outb, outb_p			*/

/*

 * Module info.

/*

 * Module params.

/*

 * Frequency calculation constants.  Intermediate frequency 10.52 MHz (nominal

 * value 10.7 MHz), reference divisor 6.39 kHz (nominal 6.25 kHz).

 Clock signal			*/

 Serial data			*/

 Chip enable			*/

 No signal			*/

 Line mute			*/

 Standard frequency 3.125 kHz	*/

 PLL off			*/

 BU2614 / BU2614FS bus size		*/

 usec */

 usec */

 D0..D15, Frequency data		*/

 P0..P2, Output port control data	*/

 unused				*/

 CT, Frequency measurement beginning data */

 R0..R2, Standard frequency data	*/

 S, Switch between FMIN / AMIN	*/

 PS, Swallow counter division (AMIN only)*/

 unused				*/

 GT, Frequency measurement time & unlock */

 TS, Test data is input		*/

/*

 * Set data which will be sent to BU2614FS.

/*

 * Transmit settings to BU2614FS over GemTek IC.

/*

 * Calculate divisor from FM-frequency for BU2614FS (3.125 KHz STDF expected).

/*

 * Set FM-frequency.

 FM-mode	*/

 GT bit set	*/

/*

 * Set mute flag.

 Turn off PLL, disable data output */

 CT bit off	*/

 FM-mode	*/

 GT bit off	*/

 Read bus contents (CE, CK and DA). */

 Write it back with mute flag set. */

/*

 * Check if requested card acts like GemTek Radio card.

 Read bus contents before probing. */

	/* Try to turn on CE, CK and DA respectively and check if card responds

 Write bus contents back. */

 AOpen FX-3D/Pro Radio */

 Turn off PLL */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * radio-timb.c Timberdale FPGA Radio driver

 * Copyright (c) 2009 Intel Corporation

 SPDX-License-Identifier: GPL-2.0-only

/*

 * AimsLab RadioTrack (aka RadioVeveal) driver

 *

 * Copyright 1997 M. Kirkwood

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@cisco.com>

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 * Converted to new API by Alan Cox <alan@lxorguk.ukuu.org.uk>

 * Various bugfixes and enhancements by Russell Kroll <rkroll@exploits.org>

 *

 * Notes on the hardware (reverse engineered from other peoples'

 * reverse engineering of AIMS' code :-)

 *

 *  Frequency control is done digitally -- ie out(port,encodefreq(95.8));

 *

 *  The signal strength query is unsurprisingly inaccurate.  And it seems

 *  to indicate that (on my card, at least) the frequency setting isn't

 *  too great.  (I have to tune up .025MHz from what the freq should be

 *  to get a report that the thing is tuned.)

 *

 *  Volume control is (ugh) analogue:

 *   out(port, start_increasing_volume);

 *   wait(a_wee_while);

 *   out(port, stop_changing_the_volume);

 *

 * Fully tested with the Keene USB FM Transmitter and the v4l2-compliance tool.

 Modules			*/

 Initdata			*/

 request_region		*/

 msleep			*/

 kernel radio structs		*/

 outb, outb_p			*/

 bit 5 is not connected */

 active low */

 active low */

 bit set = no signal present */

 volume steady + sigstr + off	*/

 volume = 0 means mute the card */

 volume down but still "on"	*/

 make sure it's totally down	*/

 volume up + sigstr + on	*/

 volume down + sigstr + on	*/

 volume steady + sigstr + on	*/

 Mute card - prevents noisy bootups */

 this ensures that the volume is all the way up  */

 volume up but still "on"	*/

 make sure it's totally up	*/

 steady volume, mute card	*/

 SPDX-License-Identifier: GPL-2.0-only

/* SF16-FMI, SF16-FMP and SF16-FMD radio driver for Linux radio support

 * heavily based on rtrack driver...

 * (c) 1997 M. Kirkwood

 * (c) 1998 Petr Vandrovec, vandrove@vc.cvut.cz

 *

 * Fitted to new interface by Alan Cox <alan@lxorguk.ukuu.org.uk>

 * Made working and cleaned up functions <mikael.hedin@irf.se>

 * Support for ISAPnP by Ladislav Michl <ladis@psi.cz>

 *

 * Notes on the hardware

 *

 *  Frequency control is done digitally -- ie out(port,encodefreq(95.8));

 *  No volume control - only mute/unmute - you have to use line volume

 *  control on SB-part of SF16-FMI/SF16-FMP/SF16-FMD

 *

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 __setup			*/

 Modules			*/

 Initdata			*/

 request_region		*/

 udelay			*/

 kernel radio structs		*/

 outb, outb_p			*/

 freq in kHz */

 mute/unmute */

 was schedule_timeout(HZ/7) */

	/* rounding in steps of 800 to match the freq

 ladis: this is my card. does any other types exist? */

 SF16-FMI */

 SF16-FMD */

 mute card and set default frequency */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * A driver for the AverMedia MR 800 USB FM radio. This device plugs

 * into both the USB and an analog audio input, so this thing

 * only deals with initialization and frequency setting, the

 * audio data has to be handled by a sound driver.

 *

 * Copyright (c) 2008 Alexey Klimov <klimov.linux@gmail.com>

/*

 * Big thanks to authors and contributors of dsbr100.c and radio-si470x.c

 *

 * When work was looked pretty good, i discover this:

 * http://av-usbradio.sourceforge.net/index.php

 * http://sourceforge.net/projects/av-usbradio/

 * Latest release of theirs project was in 2005.

 * Probably, this driver could be improved through using their

 * achievements (specifications given).

 * Also, Faidon Liambotis <paravoid@debian.org> wrote nice driver for this radio

 * in 2007. He allowed to use his driver to improve current mr800 radio driver.

 * http://www.spinics.net/lists/linux-usb-devel/msg10109.html

 *

 * Version 0.01:	First working version.

 *			It's required to blacklist AverMedia USB Radio

 *			in usbhid/hid-quirks.c

 * Version 0.10:	A lot of cleanups and fixes: unpluging the device,

 *			few mutex locks were added, codinstyle issues, etc.

 *			Added stereo support. Thanks to

 *			Douglas Schilling Landgraf <dougsland@gmail.com> and

 *			David Ellingsworth <david@identd.dyndns.org>

 *			for discussion, help and support.

 * Version 0.11:	Converted to v4l2_device.

 *

 * Many things to do:

 *	- Correct power management of device (suspend & resume)

 *	- Add code for scanning and smooth tuning

 *	- Add code for sensitivity value

 *	- Correct mistakes

 *	- In Japan another FREQ_MIN and FREQ_MAX

 kernel includes */

 driver and module definitions */

 dev_warn macro with driver name */

 Probably USB_TIMEOUT should be modified in module parameter */

/* Frequency limits in MHz -- these are European values.  For Japanese

/*

 * Commands that device should understand

 * List isn't full and will be updated with implementation of new functions

 Comfortable defines for amradio_set_stereo */

 module parameter */

 Data for one (physical) device */

 reference to USB and video device */

 buffer locking */

 switch on/off the radio. Send 8 bytes to device */

 set a frequency, freq is defined by v4l's TUNER_LOW, i.e. 1/16th kHz */

 we need to be sure that frequency isn't out of range */

 frequency is calculated from freq_send and placed in first 2 bytes */

/* Handle unplugging the device.

 * We call video_unregister_device in any case.

 * The last function called in this procedure is

 * usb_amradio_device_release.

 vidioc_querycap - query device capabilities */

 vidioc_g_tuner - get tuner attributes */

 vidioc_s_tuner - set tuner attributes */

 mono/stereo selector */

 vidioc_s_frequency - set tuner radio frequency */

 vidioc_g_frequency - get tuner radio frequency */

 To check: sometimes radio->curfreq is set to out of range value */

 Suspend device - stop device. Need to be checked and fixed */

 Resume device - start device. Need to be checked and fixed */

 File system interface */

 free rest memory */

 check if the device is present and register with v4l and usb if it is */

 USB Device ID List */

 Terminating entry */

 USB subsystem interface */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2012 Hans Verkuil <hverkuil@xs4all.nl>

 kernel includes */

 driver and module definitions */

 Actually, it advertises itself as a Logitech */

 Probably USB_TIMEOUT should be modified in module parameter */

 Frequency limits in MHz */

 USB Device ID List */

 Terminating entry */

 Set frequency (if non-0), PA, mute and turn on/off the FM transmitter. */

	/* If bit 4 is set, then tune to the frequency.

	   If bit 3 is set, then unmute; if bit 2 is set, then mute.

	   If bit 1 is set, then enter idle mode; if bit 0 is set,

	   then enter transmit mode.

 Set TX, stereo and preemphasis mode (50 us vs 75 us). */

	/* If bit 0 is set, then transmit mono, otherwise stereo.

	   If bit 2 is set, then enable 75 us preemphasis, otherwise

/* Handle unplugging the device.

 * We call video_unregister_device in any case.

 * The last function called in this procedure is

 * usb_keene_device_release.

	 -15,  -12,   -9,   -6,   -3,    0 dB */

	   3,    6,    9,   12,   15,   18 dB */

		/* To go from dBuV to the register value we apply the

 File system interface */

 free rest memory */

 check if the device is present and register with v4l and usb if it is */

	/*

	 * The Keene FM transmitter USB device has the same USB ID as

	 * the Logitech AudioHub Speaker, but it should ignore the hid.

	 * Check if the name is that of the Keene device.

	 * If not, then someone connected the AudioHub and we shouldn't

	 * attempt to handle this driver.

	 * For reference: the product name of the AudioHub is

	 * "AudioHub Speaker".

 at least 11ms is needed in order to settle hardware */

 USB subsystem interface */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Zoltrix Radio Plus driver

 * Copyright 1998 C. van Schaik <carl@leg.uct.ac.za>

 *

 * BUGS

 *  Due to the inconsistency in reading from the signal flags

 *  it is difficult to get an accurate tuned signal.

 *

 *  It seems that the card is not linear to 0 volume. It cuts off

 *  at a low volume, and it is not possible (at least I have not found)

 *  to get fine volume control over the low volume range.

 *

 *  Some code derived from code by Romolo Manfredini

 *				   romolo@bicnet.it

 *

 * 1999-05-06 - (C. van Schaik)

 *	      - Make signal strength and stereo scans

 *		kinder to cpu while in delay

 * 1999-01-05 - (C. van Schaik)

 *	      - Changed tuning to 1/160Mhz accuracy

 *	      - Added stereo support

 *		(card defaults to stereo)

 *		(can explicitly force mono on the card)

 *		(can detect if station is in stereo)

 *	      - Added unmute function

 *	      - Reworked ioctl functions

 * 2002-07-15 - Fix Stereo typo

 *

 * 2006-07-24 - Converted to V4L2 API

 *		by Mauro Carvalho Chehab <mchehab@kernel.org>

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@cisco.com>

 *

 * Note that this is the driver for the Zoltrix Radio Plus.

 * This driver does not work for the Zoltrix Radio Plus 108 or the

 * Zoltrix Radio Plus for Windows.

 *

 * Fully tested with the Keene USB FM Transmitter and the v4l2-compliance tool.

 Modules                        */

 Initdata                       */

 request_region		  */

 udelay, msleep                 */

 kernel radio structs           */

 outb, outb_p                   */

 Zoltrix needs to be read to confirm */

 tunes the radio to the desired frequency */

 Zoltrix needs to be read to confirm */

 termination sequence */

 Get signal strength */

 This stuff I found to do nothing */

 This stuff I found to do nothing */

 I found this out by playing with a binary scanner on the card io */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Guillemot Maxi Radio FM 2000 PCI radio card driver for Linux

 * (C) 2001 Dimitromanolakis Apostolos <apdim@grecian.net>

 *

 * Based in the radio Maestro PCI driver. Actually it uses the same chip

 * for radio but different pci controller.

 *

 * I didn't have any specs I reversed engineered the protocol from

 * the windows driver (radio.dll).

 *

 * The card uses the TEA5757 chip that includes a search function but it

 * is useless as I haven't found any way to read back the frequency. If

 * anybody does please mail me.

 *

 * For the pdf file see:

 * http://www.nxp.com/acrobat_download2/expired_datasheets/TEA5757_5759_3.pdf

 *

 *

 * CHANGES:

 *   0.75b

 *     - better pci interface thanks to Francois Romieu <romieu@cogenit.fr>

 *

 *   0.75      Sun Feb  4 22:51:27 EET 2001

 *     - tiding up

 *     - removed support for multiple devices as it didn't work anyway

 *

 * BUGS:

 *   - card unmutes if you change frequency

 *

 * (c) 2006, 2007 by Mauro Carvalho Chehab <mchehab@kernel.org>:

 *	- Conversion to V4L2 API

 *      - Uses video_ioctl2 for parsing and to add debug support

 TEA5757 pin mappings */

 base of radio io */

/* Note: this card cannot read out the data of the shift registers,

	/* The data pin cannot be read. This may be a hardware limitation, or

 Turn off power */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * saa7706.c Philips SAA7706H Car Radio DSP driver

 * Copyright (c) 2009 Intel Corporation

/* the I2C memory map looks like this



	$1C00 - $FFFF Not Used

	$2200 - $3FFF Reserved YRAM (DSP2) space

	$2000 - $21FF YRAM (DSP2)

	$1FF0 - $1FFF Hardware Registers

	$1280 - $1FEF Reserved XRAM (DSP2) space

	$1000 - $127F XRAM (DSP2)

	$0FFF        DSP CONTROL

	$0A00 - $0FFE Reserved

	$0980 - $09FF Reserved YRAM (DSP1) space

	$0800 - $097F YRAM (DSP1)

	$0200 - $07FF Not Used

	$0180 - $01FF Reserved XRAM (DSP1) space

	$0000 - $017F XRAM (DSP1)

 newer versions of the chip requires a small sleep after reset */

/*

 * Generic i2c probe

 * concerning the addresses: i2c wants 7 bit (without the r/w bit), so '>>1'

 Check if the adapter supports the needed features */

 check the rom versions */

 startup in a muted state */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *   ALSA driver for TEA5757/5759 Philips AM/FM radio tuner chips

 *

 *	Copyright (c) 2004 Jaroslav Kysela <perex@perex.cz>

/*

 * definitions

 1 = search action, 0 = tuned */

 0 = search down, 1 = search up */

 0 = stereo, 1 = mono */

 user bit */

 user bit */

 search level */

 FM >5uV, AM >28uV */

 FM >10uV, AM > 40uV */

 FM >30uV, AM > 63uV */

 FM > 150uV, AM > 1000uV */

 buffer */

/*

 * lowlevel part

 shift data */

 shift data */

 freq *= 12.5 */

 crystal fixup */

 freq *= 12.5 */

 crystal fixup */

 crystal fixup */

 from kHz */

 to kHz */

 crystal fixup */

 freq /= 12.5 */

 crystal fixup */

 freq /= 12.5 */

 crystal fixup */

/*

 * Linux Video interface

 Only apply changes if currently tuning FM */

 No matching band found */

 kHz */

 clear the frequency, HW will fill it in */

 some signal arrived, stop search */

 Found a frequency, wait until it can be read */

 available */

 shouldn't happen */

			/*

			 * if we moved by less than the spacing, or in the

			 * wrong direction, continue seeking

	/* Not all devices can or know how to read the data back.

 90.5Mhz default */

 disable hw_freq_seek if we can't use it */

 SPDX-License-Identifier: GPL-2.0-only

/* radio-trust.c - Trust FM Radio card driver for Linux 2.2

 * by Eric Lammerts <eric@scintilla.utwente.nl>

 *

 * Based on radio-aztech.c. Original notes:

 *

 * Adapted to support the Video for Linux API by

 * Russell Kroll <rkroll@exploits.org>.  Based on original tuner code by:

 *

 * Quay Ly

 * Donald Song

 * Jason Lewis      (jlewis@twilight.vtc.vsc.edu)

 * Scott McGrath    (smcgrath@twilight.vtc.vsc.edu)

 * William McGrath  (wmcgrath@twilight.vtc.vsc.edu)

 *

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 acceptable ports: 0x350 (JP3 shorted), 0x358 (JP3 open) */

 i2c addresses */

 start condition */

 acknowledge bit */

 stop condition */

 Convert to 10 kHz units	*/

 Add 10.7 MHz IF		*/

 speaker att. LF = 0 dB */

 speaker att. RF = 0 dB */

 speaker att. LR = 0 dB */

 speaker att. RR = 0 dB */

 stereo 1 input, gain = 18.75 dB */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * tef6862.c Philips TEF6862 Car Radio Enhanced Selectivity Tuner

 * Copyright (c) 2009 Intel Corporation

 Write mode sub addresses */

 Different modes of the MSA register */

 only support FM for now */

/*

 * Generic i2c probe

 * concerning the addresses: i2c wants 7 bit (without the r/w bit), so '>>1'

 Check if the adapter supports the needed features */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * RadioTrack II driver

 * Copyright 1998 Ben Pfaff

 *

 * Based on RadioTrack I/RadioReveal (C) 1997 M. Kirkwood

 * Converted to new API by Alan Cox <alan@lxorguk.ukuu.org.uk>

 * Various bugfixes and enhancements by Russell Kroll <rkroll@exploits.org>

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@cisco.com>

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 *

 * Fully tested with actual hardware and the v4l2-compliance tool.

 Modules			*/

 Initdata			*/

 request_region		*/

 udelay			*/

 kernel radio structs		*/

 outb, outb_p			*/

 bit set = no signal present	*/

 SPDX-License-Identifier: GPL-2.0-only

/*

 * radio-aztech.c - Aztech radio card driver

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@xs4all.nl>

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 * Adapted to support the Video for Linux API by

 * Russell Kroll <rkroll@exploits.org>.  Based on original tuner code by:

 *

 * Quay Ly

 * Donald Song

 * Jason Lewis      (jlewis@twilight.vtc.vsc.edu)

 * Scott McGrath    (smcgrath@twilight.vtc.vsc.edu)

 * William McGrath  (wmcgrath@twilight.vtc.vsc.edu)

 *

 * Fully tested with the Keene USB FM Transmitter and the v4l2-compliance tool.

 Modules			*/

 Initdata			*/

 request_region		*/

 udelay			*/

 kernel radio structs		*/

 outb, outb_p			*/

 acceptable ports: 0x350 (JP3 shorted), 0x358 (JP3 open) */

 bit definitions for register read */

 bit definitions for register write */

 bits 0 and 2 are volume control, bits 3..5 are not connected */

 SPDX-License-Identifier: GPL-2.0-only

/* Terratec ActiveRadio ISA Standalone card driver for Linux radio support

 * (c) 1999 R. Offermanns (rolf@offermanns.de)

 * based on the aimslab radio driver from M. Kirkwood

 * many thanks to Michael Becker and Friedhelm Birth (from TerraTec)

 *

 *

 * History:

 * 1999-05-21	First preview release

 *

 *  Notes on the hardware:

 *  There are two "main" chips on the card:

 *  - Philips OM5610 (http://www-us.semiconductors.philips.com/acrobat/datasheets/OM5610_2.pdf)

 *  - Philips SAA6588 (http://www-us.semiconductors.philips.com/acrobat/datasheets/SAA6588_1.pdf)

 *  (you can get the datasheet at the above links)

 *

 *  Frequency control is done digitally -- ie out(port,encodefreq(95.8));

 *  Volume Control is done digitally

 *

 * Converted to the radio-isa framework by Hans Verkuil <hans.verkuil@cisco.com>

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 Modules			*/

 Initdata			*/

 request_region		*/

 kernel radio structs		*/

 outb, outb_p			*/

/* Note: there seems to be only one possible port (0x590), but without

   hardware this is hard to verify. For now, this is the only one we will

 change both channels */

 this is the worst part in this driver */

 many more or less strange things are going on here, but hey, it works :) */

 we have to bit shift 25 registers */

 convert the freq. to a nice to handle value */

 I once had understood what is going on here */

 maybe some wise guy (friedhelm?) can comment this stuff */

 bit shift the values to the radiocard */

 bit set = no signal present	*/

 SPDX-License-Identifier: GPL-2.0-only

/* radio-cadet.c - A video4linux driver for the ADS Cadet AM/FM Radio Card

 *

 * by Fred Gleason <fredg@wava.com>

 * Version 0.3.3

 *

 * (Loosely) based on code for the Aztech radio card by

 *

 * Russell Kroll    (rkroll@exploits.org)

 * Quay Ly

 * Donald Song

 * Jason Lewis      (jlewis@twilight.vtc.vsc.edu)

 * Scott McGrath    (smcgrath@twilight.vtc.vsc.edu)

 * William McGrath  (wmcgrath@twilight.vtc.vsc.edu)

 *

 * History:

 * 2000-04-29	Russell Kroll <rkroll@exploits.org>

 *		Added ISAPnP detection for Linux 2.3/2.4

 *

 * 2001-01-10	Russell Kroll <rkroll@exploits.org>

 *		Removed dead CONFIG_RADIO_CADET_PORT code

 *		PnP detection on load is now default (no args necessary)

 *

 * 2002-01-17	Adam Belay <ambx1@neo.rr.com>

 *		Updated to latest pnp code

 *

 * 2003-01-31	Alan Cox <alan@lxorguk.ukuu.org.uk>

 *		Cleaned up locking, delay code, general odds and ends

 *

 * 2006-07-30	Hans J. Koch <koch@hjk-az.de>

 *		Changed API to V4L2

 Modules			*/

 Initdata			*/

 request_region		*/

 udelay			*/

 V4L2 API defs		*/

 outb, outb_p			*/

 default to isapnp activation */

/*

 * Signal Strength Threshold Values

 * The V4L API spec does not define any particular unit for the signal

 * strength value.  These values are in microvolts of RF at the tuner's input.

 520 kHz */

 1650 kHz */

 87.5 MHz */

 108.0 MHz */

 Only FM has stereo capability! */

 Select tuner control */

	/*

	 * Prepare for read

 Select tuner control */

 Save current volume/mute setting */

 Ensure WRITE-ENABLE is LOW */

	/*

	 * Read the shift register

	/*

	 * Restore volume/mute setting

	/*

	 * Read current tuning

	/*

	 * Convert to actual frequency

 AM */

 IF frequency is 10.7 MHz */

 Make it 1/16 kHz */

 Select tuner control */

	/*

	 * Write the shift register

 Align data for SDO */

 SDM=1, SWE=1, SEN=1, SCK=0 */

 Select tuner control */

 Initialize for write */

 Toggle SCK High */

 Toggle SCK Low */

 Prepare the next bit */

	/*

	 * Formulate a fifo command

 FM */

 Make it kHz */

 IF is 10700 kHz */

 AM */

 Make it kHz */

 Select AM Band */

	/*

	 * Save current volume/mute setting

 Select tuner control */

	/*

	 * Tune the card

 Select tuner control */

 Tuned */

 Service the RDS fifo */

 Select RDS Decoder Control */

 Select RDS fifo */

	/*

	 * Service pending read

	/*

	 * Clean up and exit

 Select RDS fifo */

 520 kHz (start of AM band) */

 108.0 MHz (end of FM band) */

 520 kHz */

 1650 kHz */

 We might need to modify scaling of this */

 Select tuner control */

 ADS Cadet AM/FM Radio Card */

 only support one device */

/*

 * io should only be set if the user has used something like

 * isapnp (the userspace program) to initialize this card for us

 If a probe was requested then probe ISAPnP first (safest) */

 If that fails then probe unsafely if probe is requested */

 Else we bail out */

 Mute */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Miro PCM20 radio driver for Linux radio support

 * (c) 1998 Ruurd Reitsma <R.A.Reitsma@wbmt.tudelft.nl>

 * Thanks to Norberto Pellici for the ACI device interface specification

 * The API part is based on the radiotrack driver by M. Kirkwood

 * This driver relies on the aci mixer provided by the snd-miro

 * ALSA driver.

 * Look there for further info...

 *

 * From the original miro RDS sources:

 *

 *  (c) 2001 Robert Siemer <Robert.Siemer@gmx.de>

 *

 *  Many thanks to Fred Seidel <seidel@metabox.de>, the

 *  designer of the RDS decoder hardware. With his help

 *  I was able to code this driver.

 *  Thanks also to Norberto Pellicci, Dominic Mounteney

 *  <DMounteney@pinnaclesys.com> and www.teleauskunft.de

 *  for good hints on finding Fred. It was somewhat hard

 *  to locate him here in Germany... [:

 *

 * This code has been reintroduced and converted to use

 * the new V4L2 RDS API by:

 *

 * Hans Verkuil <hans.verkuil@cisco.com>

 Bit 2 */

 Bit 4 */

 Bit 3 */

 thread for periodic RDS status checking */

	/*

	 * It's magic, but without this the data that you read later on

	 * is unreliable and full of bit errors. With this 1 usec delay

	 * everything is fine.

 ACK  */

 NACK */

 RDS_RESET doesn't need further processing */

	/* to be able to use rds_readcycle_nowait()

		freq /= 10;  /* I don't know exactly which version

	/* Note: stereo detection does not work if the audio is muted,

			/*

			 * No RDS seen for no_rds_start_counter * sleep_msecs

			 * milliseconds, clear all RDS controls to their

			 * default values.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * driver/media/radio/radio-tea5764.c

 *

 * Driver for TEA5764 radio chip for linux 2.6.

 * This driver is for TEA5764 chip from NXP, used in EZX phones from Motorola.

 * The I2C protocol is used for communicate with chip.

 *

 * Based in radio-tea5761.c Copyright (C) 2005 Nokia Corporation

 *

 *  Copyright (c) 2008 Fabio Belavenuto <belavenuto@gmail.com>

 *

 * History:

 * 2008-12-06   Fabio Belavenuto <belavenuto@gmail.com>

 *              initial code

 *

 * TODO:

 *  add platform_data support for IRQs platform dependencies

 *  add RDS support

 Initdata			*/

 kernel radio structs		*/

 I2C				*/

/* Frequency limits in MHz -- these are European values.  For Japanese

 TEA5764 registers */

 INTFLAG & INTMSK */

 FRQSETMSB & FRQSETLSB */

 TNCTRL1 & TNCTRL2 */

 FRQCHKMSB & FRQCHKLSB */

 IFCHK & LEVCHK */

 TESTBITS & TESTMODE */

 RDSSTAT1 & RDSSTAT2 */

 RDSLBMSB & RDSLBLSB */

 RDSPBMSB & RDSPBLSB */

 RDSBBC & RDSGBC */

 RDSCTRL1 & RDSCTRL2 */

 PAUSEDET & RDSBBL */

 MANID1 & MANID2 */

 CHIPID1 & CHIPID2 */

 INTMSK */

 FRQSETMSB & FRQSETLSB */

 TNCTRL1 & TNCTRL2 */

 TESTBITS & TESTMODE */

 RDSCTRL1 & RDSCTRL2 */

 PAUSEDET & RDSBBL */

 I2C code related */

 formula: (freq [+ or -] 225000) / 8192 */

 tune an frequency, freq is defined by v4l's TUNER_LOW, i.e. 1/16th kHz */

 V4L2 vidioc */

 We special case this as a power down control. */

		/* Yes, that's what is returned in this case. This

		   whole special case is non-compliant and should really

		   be replaced with something better, but changing this

		   might well break code that depends on this behavior.

 File system interface */

 V4L2 interface */

 I2C probe: check if the device exists and register with v4l if it is */

 initialize and power off the chip */

 I2C subsystem interface */

 Terminating entry */

/*

 * Linux V4L2 radio driver for the Griffin radioSHARK2 USB radio receiver

 *

 * Note the radioSHARK2 offers the audio through a regular USB audio device,

 * this driver only handles the tuning.

 *

 * The info necessary to drive the shark2 was taken from the small userspace

 * shark2.c program by Hisaaki Shibata, which he kindly placed in the Public

 * Domain.

 *

 * Copyright (c) 2012 Hans de Goede <hdegoede@redhat.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 Write register command */

 Specify the bcdDevice value, as the radioSHARK and radioSHARK2 share ids */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * drivers/media/radio/radio-si476x.c -- V4L2 driver for SI476X chips

 *

 * Copyright (C) 2012 Innovative Converged Devices(ICD)

 * Copyright (C) 2013 Andrey Smirnov

 *

 * Author: Andrey Smirnov <andrew.smirnov@gmail.com>

	/*

	 * SI476X during its station seeking(or tuning) process uses several

	 * parameters to determine if "the station" is valid:

	 *

	 *	- Signal's SNR(in dBuV) must be lower than

	 *	#V4L2_CID_SI476X_SNR_THRESHOLD

	 *	- Signal's RSSI(in dBuV) must be greater than

	 *	#V4L2_CID_SI476X_RSSI_THRESHOLD

	 *	- Signal's frequency deviation(in units of 2ppm) must not be

	 *	more than #V4L2_CID_SI476X_MAX_TUNE_ERROR

	/*

	 * #V4L2_CID_SI476X_HARMONICS_COUNT -- number of harmonics

	 * built-in power-line noise supression filter is to reject

	 * during AM-mode operation.

	/*

	 * #V4L2_CID_SI476X_DIVERSITY_MODE -- configuration which

	 * two tuners working in diversity mode are to work in.

	 *

	 *  - #SI476X_IDX_PHDIV_DISABLED diversity mode disabled

	 *  - #SI476X_IDX_PHDIV_PRIMARY_COMBINING diversity mode is

	 *  on, primary tuner's antenna is the main one.

	 *  - #SI476X_IDX_PHDIV_PRIMARY_ANTENNA diversity mode is

	 *  off, primary tuner's antenna is the main one.

	 *  - #SI476X_IDX_PHDIV_SECONDARY_ANTENNA diversity mode is

	 *  off, secondary tuner's antenna is the main one.

	 *  - #SI476X_IDX_PHDIV_SECONDARY_COMBINING diversity mode is

	 *  on, secondary tuner's antenna is the main one.

	/*

	 * #V4L2_CID_SI476X_INTERCHIP_LINK -- inter-chip link in

	 * diversity mode indicator. Allows user to determine if two

	 * chips working in diversity mode have established a link

	 * between each other and if the system as a whole uses

	 * signals from both antennas to receive FM radio.

/**

 * struct si476x_radio_ops - vtable of tuner functions

 *

 * This table holds pointers to functions implementing particular

 * operations depending on the mode in which the tuner chip was

 * configured to start. If the function is not supported

 * corresponding element is set to #NULL.

 *

 * @tune_freq: Tune chip to a specific frequency

 * @seek_start: Star station seeking

 * @rsq_status: Get Received Signal Quality(RSQ) status

 * @rds_blckcnt: Get received RDS blocks count

 * @phase_diversity: Change phase diversity mode of the tuner

 * @phase_div_status: Get phase diversity mode status

 * @acf_status: Get the status of Automatically Controlled

 * Features(ACF)

 * @agc_status: Get Automatic Gain Control(AGC) status

/**

 * struct si476x_radio - radio device

 *

 * @v4l2dev: Pointer to V4L2 device created by V4L2 subsystem

 * @videodev: Pointer to video device created by V4L2 subsystem

 * @ctrl_handler: V4L2 controls handler

 * @core: Pointer to underlying core device

 * @ops: Vtable of functions. See struct si476x_radio_ops for details

 * @debugfs: pointer to &strucd dentry for debugfs

 * @audmode: audio mode, as defined for the rxsubchans field

 *	     at videodev2.h

 *

 * core structure is the radio device is being used

 This field should not be accesses unless core lock is held */

/*

 * si476x_vidioc_querycap - query device capabilities

 AM/FM tuners -- all bands are supported */

		/* FM companion tuner chips -- only FM bands are

	tuner->capability = V4L2_TUNER_CAP_LOW /* Measure frequencies

						 * in multiples of

		/*

		 * tuner->signal value range: 0x0000 .. 0xFFFF,

		 * report.rssi: -128 .. 127

 regcache_mark_dirty(radio->core->regmap); */

	/*

	 * Is there any point in restoring SNR and the like

	 * when switching between AM/FM?

	/*

	 * Since power/up down is a very time consuming operation,

	 * try to avoid doing it if the requested mode matches the one

	 * the tuner is in

		/*

		 * OK, if the chip does not want to play nice let's

		 * try to reset it in more brutal way

	/*

	  Set the desired radio tuner function

	/*

	 * No need to do the rest of manipulations for the bootlader

	 * mode

		/*

		 * It looks like RDS related properties are

		 * inaccessible when tuner is in AM mode, so cache the

		 * changes

 Drain RDS FIFO before enabling RDS processing */

			/*

			 * Diversity cannot be configured while tuner

			 * is in AM mode so save the changes and carry on.

Must be done after si476x_core_unlock to prevent a deadlock*/

 block if no new data available */

 register video device */

 SPDX-License-Identifier: GPL-2.0-or-later

/* A driver for the D-Link DSB-R100 USB radio and Gemtek USB Radio 21.

 * The device plugs into both the USB and an analog audio input, so this thing

 * only deals with initialisation and frequency setting, the

 * audio data has to be handled by a sound driver.

 *

 * Major issue: I can't find out where the device reports the signal

 * strength, and indeed the windows software appearantly just looks

 * at the stereo indicator as well.  So, scanning will only find

 * stereo stations.  Sad, but I can't help it.

 *

 * Also, the windows program sends oodles of messages over to the

 * device, and I couldn't figure out their meaning.  My suspicion

 * is that they don't have any:-)

 *

 * You might find some interesting stuff about this module at

 * http://unimut.fsk.uni-heidelberg.de/unimut/demi/dsbr

 *

 * Fully tested with the Keene USB FM Transmitter and the v4l2-compliance tool.

 *

 * Copyright (c) 2000 Markus Demleitner <msdemlei@cl.uni-heidelberg.de>

/*

 * Version Information

 Commands the device appears to understand */

/* Frequency limits in MHz -- these are European values.  For Japanese

 Data for one (physical) device */

 Low-level device interface begins here */

 set a frequency, freq is defined by v4l's TUNER_LOW, i.e. 1/16th kHz */

 switch on radio */

 switch off radio */

/* return the device status.  This is, in effect, just whether it

 We can't get the signal strength */

 USB subsystem interface begins here */

/*

 * Handle unplugging of the device.

 * We call video_unregister_device in any case.

 * The last function called in this procedure is

 * usb_dsbr100_video_device_release

	/*

	 * Disconnect is also called on unload, and in that case we need to

	 * mute the device. This call will silently fail if it is called

	 * after a physical disconnect.

 Suspend device - stop device. */

 Resume device - start device. */

 free data structures */

 File system interface */

 check if the device is present and register with v4l and usb if it is */

 Terminating entry */

 USB subsystem interface */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for the MasterKit MA901 USB FM radio. This device plugs

 * into the USB port and an analog audio input or headphones, so this thing

 * only deals with initialization, frequency setting, volume.

 *

 * Copyright (c) 2012 Alexey Klimov <klimov.linux@gmail.com>

 dev_warn macro with driver name */

 Probably USB_TIMEOUT should be modified in module parameter */

/* Commands that device should understand

 * List isn't full and will be updated with implementation of new functions

 Comfortable defines for ma901radio_set_stereo */

 module parameter */

 Data for one (physical) device */

 reference to USB and video device */

 buffer locking */

 set a frequency, freq is defined by v4l's TUNER_LOW, i.e. 1/16th kHz */

/* Handle unplugging the device.

 * We call video_unregister_device in any case.

 * The last function called in this procedure is

 * usb_ma901radio_device_release.

 vidioc_querycap - query device capabilities */

 vidioc_g_tuner - get tuner attributes */

	/* TODO: the same words like in _probe() goes here.

	 * When receiving of stats will be implemented then we can call

	 * ma901radio_get_stat().

	 * retval = ma901radio_get_stat(radio, &is_stereo, &v->signal);

 v->rxsubchans = is_stereo ? V4L2_TUNER_SUB_STEREO : V4L2_TUNER_SUB_MONO; */

 vidioc_s_tuner - set tuner attributes */

 mono/stereo selector */

 vidioc_s_frequency - set tuner radio frequency */

 vidioc_g_frequency - get tuner radio frequency */

 set volume */

/* TODO: Should we really need to implement suspend and resume functions?

 * Radio has it's own memory and will continue playing if power is present

 * on usb port and on resume it will start to play again based on freq, volume

 * values in device memory.

 File system interface */

 check if the device is present and register with v4l and usb if it is */

	/* Masterkit MA901 usb radio has the same USB ID as many others

	 * Atmel V-USB devices. Let's make additional checks to be sure

	 * that this is our device.

	/* TODO:It looks like this radio doesn't have mute/unmute control

	 * and windows program just emulate it using volume control.

	 * Let's plan to do the same in this driver.

	 *

	 * v4l2_ctrl_new_std(&radio->hdl, &usb_ma901radio_ctrl_ops,

	 *		  V4L2_CID_AUDIO_MUTE, 0, 1, 1, 1);

	/* TODO: we can get some statistics (freq, volume) from device

	 * but it's not implemented yet. After insertion in usb-port radio

	 * setups frequency and starts playing without any initialization.

	 * So we don't call usb_ma901radio_init/get_stat() here.

	 * retval = usb_ma901radio_init(radio);

 USB Device ID List */

 Terminating entry */

 USB subsystem interface */

 SPDX-License-Identifier: GPL-2.0-only

/* Typhoon Radio Card driver for radio support

 * (c) 1999 Dr. Henrik Seidel <Henrik.Seidel@gmx.de>

 *

 * Notes on the hardware

 *

 * This card has two output sockets, one for speakers and one for line.

 * The speaker output has volume control, but only in four discrete

 * steps. The line output has neither volume control nor mute.

 *

 * The card has auto-stereo according to its manual, although it all

 * sounds mono to me (even with the Win/DOS drivers). Maybe it's my

 * antenna - I really don't know for sure.

 *

 * Frequency control is done digitally.

 *

 * Volume control is done digitally, but there are only four different

 * possible values. So you should better always turn the volume up and

 * use line control. I got the best results by connecting line output

 * to the sound card microphone input. For such a configuration the

 * volume control has no effect, since volume control only influences

 * the speaker output.

 *

 * There is no explicit mute/unmute. So I set the radio frequency to a

 * value where I do expect just noise and turn the speaker volume down.

 * The frequency change is necessary since the card never seems to be

 * completely silent.

 *

 * Converted to V4L2 API by Mauro Carvalho Chehab <mchehab@kernel.org>

 Modules                        */

 Initdata                       */

 request_region		  */

 kernel radio structs           */

 outb, outb_p                   */

	/*

	 * The frequency transfer curve is not linear. The best fit I could

	 * get is

	 *

	 * outval = -155 + exp((f + 15.55) * 0.057))

	 *

	 * where frequency f is in MHz. Since we don't have exp in the kernel,

	 * I approximate this function by a third order polynomial.

	 *

 Map 16 bit to 2 bit */

 Set the volume, high bit. */

 Set the volume, low bit. */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *   v4l2 driver for TEA5777 Philips AM/FM radio tuner chips

 *

 *	Copyright (c) 2012 Hans de Goede <hdegoede@redhat.com>

 *

 *   Based on the ALSA driver for TEA5757/5759 Philips AM/FM radio tuner chips:

 *

 *	Copyright (c) 2004 Jaroslav Kysela <perex@perex.cz>

 kHz */

 kHz */

 kHz */

 kHz */

 Write reg, common bits */

 Write reg, FM specific bits */

 50k steps, 150k IF */

 Write reg, AM specific bits */

 Read reg, common bits */

 Read reg, FM specific bits */

 Never reached */

 to kHz */

/*

 * Linux Video interface

 shift - 12 to convert 4-bits (0-15) scale to 16-bits (0-65535) */

 Invalidate read_reg, so that next call we return up2date signal */

 No matching band found */

 kHz */

		/*

		 * Note we use tea->freq to track how far we've searched sofar

		 * this is necessary to ensure we continue seeking at the right

		 * point, in the write_before_read case.

 Force read_reg update */

 90.5Mhz default */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Driver for the Texas Instruments WL1273 FM radio.

 *

 * Copyright (C) 2011 Nokia Corporation

 * Author: Matti J. Aaltonen <matti.j.aaltonen@nokia.com>

/*

 * static int radio_nr - The number of the radio device

 *

 * The default is 0.

 RDS */

 for serializing fm radio operations */

 Selected interrupts */

/*

 * static unsigned int rds_buf - the number of RDS buffer blocks used.

 *

 * The default number is 100.

 Last transfer always fails. */

 RDS decoder not synchronized */

 copy all four RDS blocks to internal buffer */

 copy bits 0-2 (the block ID) to bits 3-5 */

 copy the error bits to standard positions */

 copy RDS block to internal buffer */

 wrap write pointer */

 check for overflow & start over */

 wake up read queue */

			/*

			 *  The driver works better with this msleep,

			 *  the documentation doesn't mention it.

	/*

	 *  The driver works better with this sleep,

	 *  the documentation doesn't mention it.

 Set the current tx channel */

 wait for the FR IRQ */

 Enable the output power */

 wait for the POWER_ENB IRQ */

/**

 * wl1273_fm_upload_firmware_patch() -	Upload the firmware.

 * @radio:				A pointer to the device struct.

 *

 * The firmware file consists of arrays of bytes where the first byte

 * gives the array length. The first byte in the file gives the

 * number of these arrays.

	/*

	 * Uploading the firmware patch is not always necessary,

	 * so we only print an info message.

 ignore possible error here */

 If this fails try again */

 rds buffer configuration */

 If this fails try again once */

		/*

		 * Sometimes the chip is in a wrong power state at this point.

		 * So we set the power once again.

 Cannot go from OFF to SUSPENDED */

 remember previous settings */

 wait for the FR IRQ */

 Wrap around */

 wait for the FR IRQ */

/**

 * wl1273_fm_get_tx_ctune() -	Get the TX tuning capacitor value.

 * @radio:			A pointer to the device struct.

/**

 * wl1273_fm_set_preemphasis() - Set the TX pre-emphasis value.

 * @radio:			 A pointer to the device struct.

 * @preemphasis:		 The new pre-amphasis value.

 *

 * Possible pre-emphasis values are: V4L2_PREEMPHASIS_DISABLED,

 * V4L2_PREEMPHASIS_50_uS and V4L2_PREEMPHASIS_75_uS.

 Service pending read */

	/*

	 * Multiple processes can open the device, but only

	 * one gets to write to it.

 Manual Mode */

	/*

	 * Multiple processes can open the device, but only

	 * one at a time gets read access.

 block if no new data available */

 calculate block count from byte count */

 copy RDS blocks from the internal buffer and to user buffer */

 always transfer complete RDS blocks */

 increment and wrap the read pointer */

 increment counters */

/**

 * wl1273_fm_set_tx_power() -	Set the transmission power value.

 * @radio:			A pointer to the device struct.

 * @power:			The new power value.

 Convert the dBuV value to chip presentation */

 RDS buffer allocation */

 V4L2 configuration */

 add in ascending ID order */

 register video device */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright 2013 Cisco Systems, Inc. and/or its affiliates. All rights reserved.

/*

 * 'Thanko's Raremono' is a Japanese si4734-based AM/FM/SW USB receiver:

 *

 * http://www.raremono.jp/product/484.html/

 *

 * The USB protocol has been reversed engineered using wireshark, initially

 * by Dinesh Ram <dinesh.ram@cern.ch> and finished by Hans Verkuil

 * <hverkuil@xs4all.nl>.

 *

 * Sadly the firmware used in this product hides lots of goodies since the

 * si4734 has more features than are supported by the firmware. Oh well...

 driver and module definitions */

/*

 * The Device announces itself as Cygnal Integrated Products, Inc.

 *

 * The vendor and product IDs (and in fact all other lsusb information as

 * well) are identical to the si470x Silicon Labs USB FM Radio Reference

 * Design board, even though this card has a si4734 device. Clearly the

 * designer of this product never bothered to change the USB IDs.

 USB Device ID List */

 Terminating entry */

 Timeout is set to a high value, could probably be reduced. Need more tests */

 Frequency limits in KHz */

 Band FM */

 Band AM */

 Band SW */

 Set frequency. */

/* Handle unplugging the device.

 * We call video_unregister_device in any case.

 * The last function called in this procedure is

 * usb_raremono_device_release.

/*

 * Linux Video interface

 File system interface */

 check if the device is present and register with v4l and usb if it is */

	/*

	 * This device uses the same USB IDs as the si470x SiLabs reference

	 * design. So do an additional check: attempt to read the device ID

	 * from the si470x: the lower 12 bits are 0x0242 for the si470x. The

	 * Raremono always returns 0x0800 (the meaning of that is unknown, but

	 * at least it works).

	 *

	 * We use this check to determine which device we are dealing with.

 USB subsystem interface */

/*

 * Linux V4L2 radio driver for the Griffin radioSHARK USB radio receiver

 *

 * Note the radioSHARK offers the audio through a regular USB audio device,

 * this driver only handles the tuning.

 *

 * The info necessary to drive the shark was taken from the small userspace

 * shark.c program by Michael Rolig, which he kindly placed in the Public

 * Domain.

 *

 * Copyright (c) 2012 Hans de Goede <hdegoede@redhat.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

/*

 * Version Information

 0 = stereo, 1 = mono */

 Note BLUE_IS_PULSE comes after NO_LEDS as it is a status bit, not a LED */

 Avoid unnecessary (slow) USB transfers */

 Write shift register command */

	/*

	 * The shark does not allow actually reading the stereo / mono pin :(

	 * So assume that when we're tuned to an FM station and mono has not

	 * been requested, that we're receiving stereo.

 Specify the bcdDevice value, as the radioSHARK and radioSHARK2 share ids */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  drivers/media/radio/si470x/radio-si470x-usb.c

 *

 *  USB driver for radios with Silicon Labs Si470x FM Radio Receivers

 *

 *  Copyright (c) 2009 Tobias Lorenz <tobias.lorenz@gmx.net>

/*

 * ToDo:

 * - add firmware download/update support

 driver definitions */

 kernel includes */

 USB Device ID List */

 Silicon Labs USB FM Radio Reference Design */

 ADS/Tech FM Radio Receiver (formerly Instant FM Music) */

 KWorld USB FM Radio SnapMusic Mobile 700 (FM700) */

 Sanei Electric, Inc. FM USB Radio (sold as DealExtreme.com PCear) */

 Axentia ALERT FM USB Receiver */

 Terminating entry */

/**************************************************************************

 * Module Parameters

 Radio Nr */

 USB timeout */

 RDS buffer blocks */

 RDS maximum block errors */

 0 means   0  errors requiring correction */

 1 means 1-2  errors requiring correction (used by original USBRadio.exe) */

 2 means 3-5  errors requiring correction */

 3 means   6+ errors or errors in checkword, correction not possible */

/**************************************************************************

 * USB HID Reports

 Reports 1-16 give direct read/write access to the 16 Si470x registers */

 with the (REPORT_ID - 1) corresponding to the register address across USB */

 endpoint 0 using GET_REPORT and SET_REPORT */

 Report 17 gives direct read/write access to the entire Si470x register */

 map across endpoint 0 using GET_REPORT and SET_REPORT */

 Report 18 is used to send the lowest 6 Si470x registers up the HID */

 interrupt endpoint 1 to Windows every 20 milliseconds for status */

 Report 19: LED state */

 Report 19: stream */

 Report 20: scratch */

 Reports 19-22: flash upgrade of the C8051F321 */

 Report 23: currently unused, but can accept 60 byte reports on the HID */

 interrupt out endpoint 2 every 1 millisecond */

/**************************************************************************

 * Software/Hardware Versions from Scratch Page

/**************************************************************************

 * LED State Definitions

 streaming state */

 connect state */

 disconnect state */

 tuning/seeking state */

 bootload state */

/**************************************************************************

 * Stream State Definitions

/**************************************************************************

 * Bootloader / Flash Commands

 unique id sent to bootloader and required to put into a bootload state */

 mask for the flash data */

 bootloader commands */

 bootloader command responses */

/**************************************************************************

 * General Driver Functions - REGISTER_REPORTs

/*

 * si470x_get_report - receive a HID report

/*

 * si470x_set_report - send a HID report

/*

 * si470x_get_register - read register

/*

 * si470x_set_register - write register

/**************************************************************************

 * General Driver Functions - ENTIRE_REPORT

/*

 * si470x_get_all_registers - read entire registers

/**************************************************************************

 * General Driver Functions - LED_REPORT

/*

 * si470x_set_led_state - sets the led state

/**************************************************************************

 * General Driver Functions - SCRATCH_REPORT

/*

 * si470x_get_scratch_versions - gets the scratch page and version infos

/**************************************************************************

 * RDS Driver Functions

/*

 * si470x_int_in_callback - rds callback and processing function

 *

 * TODO: do we need to use mutex locks in some sections?

 rds block errors */

 Maybe we can recover. */

 Sometimes the device returns len 0 packets */

 Update RDS registers with URB data */

 get rds blocks */

 No RDS group ready, better luck next time */

 RDS decoder not synchronized */

 Fill the V4L2 RDS buffer */

 offset name */

 received offset */

 uncorrectable errors */

 corrected error(s) */

 copy RDS block to internal buffer */

 wrap write pointer */

 check for overflow */

 increment and wrap read pointer */

 Resubmit if we're still running. */

/**************************************************************************

 * Video4Linux Interface

/*

 * si470x_vidioc_querycap - query device capabilities

 initialize interrupt urb */

 start radio */

/**************************************************************************

 * USB Interface

/*

 * si470x_usb_driver_probe - probe for the device

 private data allocation and initialization */

 Default to 76 - 108 MHz */

 Set up interrupt endpoint information. */

	/*

	 * The si470x SiLabs reference design uses the same USB IDs as

	 * 'Thanko's Raremono' si4734 based receiver. So check here which we

	 * have: attempt to read the device ID from the si470x: the lower 12

	 * bits should be 0x0242 for the si470x.

	 *

	 * We use this check to determine which device we are dealing with.

 get device and chip versions */

 get software and hardware versions */

 give out version warning */

 set led to connect state */

 rds buffer allocation */

 rds buffer configuration */

 start radio */

 set initial frequency */

 available in all regions */

 register video device */

/*

 * si470x_usb_driver_suspend - suspend the device

 shutdown interrupt handler */

 cancel read processes */

 stop radio */

/*

 * si470x_usb_driver_resume - resume the device

 start radio */

/*

 * si470x_usb_driver_disconnect - disconnect the device

/*

 * si470x_usb_driver - usb driver interface

 *

 * A note on suspend/resume: this driver had only empty suspend/resume

 * functions, and when I tried to test suspend/resume it always disconnected

 * instead of resuming (using my ADS InstantFM stick). So I've decided to

 * remove these callbacks until someone else with better hardware can

 * implement and test this.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  drivers/media/radio/si470x/radio-si470x-common.c

 *

 *  Driver for radios with Silicon Labs Si470x FM Radio Receivers

 *

 *  Copyright (c) 2009 Tobias Lorenz <tobias.lorenz@gmx.net>

 *  Copyright (c) 2012 Hans de Goede <hdegoede@redhat.com>

/*

 * History:

 * 2008-01-12	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.0

 *		- First working version

 * 2008-01-13	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.1

 *		- Improved error handling, every function now returns errno

 *		- Improved multi user access (start/mute/stop)

 *		- Channel doesn't get lost anymore after start/mute/stop

 *		- RDS support added (polling mode via interrupt EP 1)

 *		- marked default module parameters with *value*

 *		- switched from bit structs to bit masks

 *		- header file cleaned and integrated

 * 2008-01-14	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.2

 *		- hex values are now lower case

 *		- commented USB ID for ADS/Tech moved on todo list

 *		- blacklisted si470x in hid-quirks.c

 *		- rds buffer handling functions integrated into *_work, *_read

 *		- rds_command in si470x_poll exchanged against simple retval

 *		- check for firmware version 15

 *		- code order and prototypes still remain the same

 *		- spacing and bottom of band codes remain the same

 * 2008-01-16	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.3

 *		- code reordered to avoid function prototypes

 *		- switch/case defaults are now more user-friendly

 *		- unified comment style

 *		- applied all checkpatch.pl v1.12 suggestions

 *		  except the warning about the too long lines with bit comments

 *		- renamed FMRADIO to RADIO to cut line length (checkpatch.pl)

 * 2008-01-22	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.4

 *		- avoid poss. locking when doing copy_to_user which may sleep

 *		- RDS is automatically activated on read now

 *		- code cleaned of unnecessary rds_commands

 *		- USB Vendor/Product ID for ADS/Tech FM Radio Receiver verified

 *		  (thanks to Guillaume RAMOUSSE)

 * 2008-01-27	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.5

 *		- number of seek_retries changed to tune_timeout

 *		- fixed problem with incomplete tune operations by own buffers

 *		- optimization of variables and printf types

 *		- improved error logging

 * 2008-01-31	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Oliver Neukum <oliver@neukum.org>

 *		Version 1.0.6

 *		- fixed coverity checker warnings in *_usb_driver_disconnect

 *		- probe()/open() race by correct ordering in probe()

 *		- DMA coherency rules by separate allocation of all buffers

 *		- use of endianness macros

 *		- abuse of spinlock, replaced by mutex

 *		- racy handling of timer in disconnect,

 *		  replaced by delayed_work

 *		- racy interruptible_sleep_on(),

 *		  replaced with wait_event_interruptible()

 *		- handle signals in read()

 * 2008-02-08	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Oliver Neukum <oliver@neukum.org>

 *		Version 1.0.7

 *		- usb autosuspend support

 *		- unplugging fixed

 * 2008-05-07	Tobias Lorenz <tobias.lorenz@gmx.net>

 *		Version 1.0.8

 *		- hardware frequency seek support

 *		- afc indication

 *		- more safety checks, let si470x_get_freq return errno

 *		- vidioc behavior corrected according to v4l2 spec

 * 2008-10-20	Alexey Klimov <klimov.linux@gmail.com>

 *		- add support for KWorld USB FM Radio FM700

 *		- blacklisted KWorld radio in hid-core.c and hid-ids.h

 * 2008-12-03	Mark Lord <mlord@pobox.com>

 *		- add support for DealExtreme USB Radio

 * 2009-01-31	Bob Ross <pigiron@gmx.com>

 *		- correction of stereo detection/setting

 *		- correction of signal strength indicator scaling

 * 2009-01-31	Rick Bronson <rick@efn.org>

 *		Tobias Lorenz <tobias.lorenz@gmx.net>

 *		- add LED status output

 *		- get HW/SW version from scratchpad

 * 2009-06-16   Edouard Lafargue <edouard@lafargue.name>

 *		Version 1.0.10

 *		- add support for interrupt mode for RDS endpoint,

 *                instead of polling.

 *                Improves RDS reception significantly

 kernel includes */

/**************************************************************************

 * Module Parameters

 Spacing (kHz) */

 0: 200 kHz (USA, Australia) */

 1: 100 kHz (Europe, Japan) */

 2:  50 kHz */

 De-emphasis */

 0: 75 us (USA) */

 1: 50 us (Europe, Australia, Japan) */

 Tune timeout */

 Seek timeout */

/**************************************************************************

 * Generic Functions

/*

 * si470x_set_band - set the band

/*

 * si470x_set_chan - set the channel

 start tuning */

 wait till tune operation has completed */

 stop tuning */

/*

 * si470x_get_step - get channel spacing

 Spacing (kHz) */

 0: 200 kHz (USA, Australia) */

 1: 100 kHz (Europe, Japan) */

 2:  50 kHz */

/*

 * si470x_get_freq - get the frequency

 read channel */

 Frequency (MHz) = Spacing (kHz) x Channel + Bottom of Band (MHz) */

/*

 * si470x_set_freq - set the frequency

 Chan = [ Freq (Mhz) - Bottom of Band (MHz) ] / Spacing (kHz) */

/*

 * si470x_set_seek - set seek

 set band */

 No matching band found */

 If nothing is specified seek 76 - 108 Mhz */

 start seeking */

 wait till tune operation has completed */

 stop seeking */

 try again, if timed out */

/*

 * si470x_start - switch on radio

 powercfg */

 sysconfig 1 */

 sysconfig 2 */

 SEEKTH */

 BAND */

 SPACE */

 VOLUME (max) */

 reset last channel */

/*

 * si470x_stop - switch off radio

 sysconfig 1 */

 powercfg */

 POWERCFG_ENABLE has to automatically go low */

/*

 * si470x_rds_on - switch on rds reception

 sysconfig 1 */

/**************************************************************************

 * File Operations Interface

/*

 * si470x_fops_read - read RDS data

 switch on rds reception */

 block if no new data available */

 calculate block count from byte count */

 copy RDS block out of internal buffer and to user buffer */

 always transfer rds complete blocks */

 retval = -EFAULT; */

 increment and wrap read pointer */

 increment counters */

/*

 * si470x_fops_poll - poll RDS data

 switch on rds reception */

/*

 * si470x_fops_release - file release

/*

 * si470x_fops - file operations interface

/**************************************************************************

 * Video4Linux Interface

/*

 * si470x_vidioc_g_tuner - get tuner attributes

 driver constants */

 stereo indicator == stereo (instead of mono) */

	/* If there is a reliable method of detecting an RDS channel,

	   then this code should check for that before setting this

 mono/stereo selector */

 min is worst, max is best; signal:0..0xffff; rssi: 0..0xff */

 measured in units of dbV in 1 db increments (max at ~75 dbV) */

 the ideal factor is 0xffff/75 = 873,8 */

 automatic frequency control: -1: freq to low, 1 freq to high */

 AFCRL does only indicate that freq. differs, not if too low/high */

/*

 * si470x_vidioc_s_tuner - set tuner attributes

 mono/stereo selector */

 force mono */

 try stereo */

/*

 * si470x_vidioc_g_frequency - get tuner or modulator radio frequency

/*

 * si470x_vidioc_s_frequency - set tuner or modulator radio frequency

 Switch to band 1 which covers everything we support */

/*

 * si470x_vidioc_s_hw_freq_seek - set hardware frequency seek

/*

 * si470x_vidioc_enum_freq_bands - enumerate supported bands

/*

 * si470x_ioctl_ops - video device ioctl operations

/*

 * si470x_viddev_template - video device interface

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * drivers/media/radio/si470x/radio-si470x-i2c.c

 *

 * I2C driver for radios with Silicon Labs Si470x FM Radio Receivers

 *

 * Copyright (c) 2009 Samsung Electronics Co.Ltd

 * Author: Joonyoung Shim <jy0922.shim@samsung.com>

 driver definitions */

 kernel includes */

 I2C Device ID List */

 Generic Entry */

 Terminating entry */

/**************************************************************************

 * Module Parameters

 Radio Nr */

 RDS buffer blocks */

 RDS maximum block errors */

 0 means   0  errors requiring correction */

 1 means 1-2  errors requiring correction (used by original USBRadio.exe) */

 2 means 3-5  errors requiring correction */

 3 means   6+ errors or errors in checkword, correction not possible */

/**************************************************************************

 * I2C Definitions

 Write starts with the upper byte of register 0x02 */

 Read starts with the upper byte of register 0x0a */

/**************************************************************************

 * General Driver Functions - REGISTERs

/*

 * si470x_get_register - read register

/*

 * si470x_set_register - write register

/**************************************************************************

 * General Driver Functions - ENTIRE REGISTERS

/*

 * si470x_get_all_registers - read entire registers

/**************************************************************************

 * File Operations Interface

/*

 * si470x_fops_open - file open

 start radio */

 enable RDS / STC interrupt */

/*

 * si470x_fops_release - file release

 stop radio */

/**************************************************************************

 * Video4Linux Interface

/*

 * si470x_vidioc_querycap - query device capabilities

/**************************************************************************

 * I2C Interface

/*

 * si470x_i2c_interrupt - interrupt handler

 rds block errors */

 check Seek/Tune Complete */

 safety checks */

 Update RDS registers */

 get rds blocks */

 No RDS group ready, better luck next time */

 Fill the V4L2 RDS buffer */

 offset name */

 received offset */

 uncorrectable errors */

 corrected error(s) */

 copy RDS block to internal buffer */

 wrap write pointer */

 check for overflow */

 increment and wrap read pointer */

/*

 * si470x_i2c_probe - probe for the device

 private data allocation and initialization */

 Default to 76 - 108 MHz */

 video device initialization */

 power up : need 110ms */

 get device and chip versions */

 give out version warning */

 set initial frequency */

 available in all regions */

 rds buffer allocation */

 rds buffer configuration */

 register video device */

/*

 * si470x_i2c_remove - remove the device

/*

 * si470x_i2c_suspend - suspend the device

 power down */

/*

 * si470x_i2c_resume - resume the device

 power up : need 110ms */

/*

 * si470x_i2c_driver - i2c driver interface

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright 2013 Cisco Systems, Inc. and/or its affiliates.

 * All rights reserved.

 kernel includes */

 V4l includes */

 driver and module definitions */

 The Device announces itself as Cygnal Integrated Products, Inc. */

 USB Device ID List */

 Terminating entry */

 File system interface */

/*

 * This command sequence emulates the behaviour of the Windows driver.

 * The structure of these commands was determined by sniffing the

 * usb traffic of the device during startup.

 * Most likely, these commands make some queries to the device.

 * Commands are sent to enquire parameters like the bus mode,

 * component revision, boot mode, the device serial number etc.

 *

 * These commands are necessary to be sent in this order during startup.

 * The device fails to powerup if these commands are not sent.

 *

 * The complete list of startup commands is given in the start_seq table below.

 send the command */

 receive the response */

			/* USB traffic sniffing showed that some commands require

/*

 * Some of the startup commands that could be recognized are :

 * (0x03): Get serial number of the board (Response : CB000-00-00)

 * (0x06, 0x03, 0x03, 0x08, 0x01, 0x0f) : Get Component revision

	/* Commands that are sent after pressing the 'Initialize'

/*

 * Structure of a command :

 *	Byte 1 : 0x3f (always)

 *	Byte 2 : 0x06 (send a command)

 *	Byte 3 : Unknown

 *	Byte 4 : Number of arguments + 1 (for the command byte)

 *	Byte 5 : Number of response bytes

 send the command */

 receive the response */

		/*

		 * Check that we get a valid reply back (buffer[1] == 0) and

		 * that CTS is set before returning, otherwise we wait and try

		 * again. The i2c driver also does the CTS check, but the timeouts

		 * used there are much too small for this USB driver, so we wait

		 * for it here.

 Zero the status value, ensuring CTS isn't set */

/* This name value shows up in the sysfs filename associated

 set up sysfs linkage to our parent device */

 check if the device is present and register with v4l and usb if it is */

 Initialize local device structure */

 USB subsystem interface */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * drivers/media/radio/radio-si4713.c

 *

 * Platform Driver for Silicon Labs Si4713 FM Radio Transmitter:

 *

 * Copyright (c) 2008 Instituto Nokia de Tecnologia - INdT

 * Contact: Eduardo Valentin <eduardo.valentin@nokia.com>

 module parameters */

 radio device minor (-1 ==> auto assign) */

 Driver state struct */

 radio_si4713_fops - file operations interface */

 Note: locking is done at the subdev level in the i2c driver. */

 Video4Linux Interface */

 radio_si4713_querycap - query device capabilities */

/*

 * v4l2 ioctl call backs.

 * we are just a wrapper for v4l2_sub_devs.

 radio_si4713_vdev_template - video device interface */

 Platform driver interface */

 radio_si4713_pdriver_probe - probe for the device */

 Serialize all access to the si4713 */

 radio_si4713_pdriver_remove - remove the device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * drivers/media/radio/si4713-i2c.c

 *

 * Silicon Labs Si4713 FM Radio Transmitter I2C commands.

 *

 * Copyright (c) 2009 Nokia Corporation

 * Contact: Eduardo Valentin <eduardo.valentin@nokia.com>

 module parameters */

 frequency domain transformation (using times 10 to avoid floats) */

 mute definition */

/*

 * Values for limiter release time (sorted by second column)

 *	device	release

 *	value	time (us)

/*

 * Values for audio compression release time (sorted by second column)

 *	device	release

 *	value	time (us)

/*

 * Values for preemphasis (sorted by second column)

 *	device	preemphasis

 *	value	value (v4l2)

 si4713_handler: IRQ handler, just complete work */

/*

 * si4713_send_command - sends a command to si4713 and waits its response

 * @sdev: si4713_device structure for the device we are communicating

 * @command: command id

 * @args: command arguments we are sending (up to 7)

 * @argn: actual size of @args

 * @response: buffer to place the expected response from the device (up to 15)

 * @respn: actual size of @response

 * @usecs: amount of time to wait before reading the response (in usecs)

 First send the command and its arguments */

 Wait response from interrupt */

/*

 * si4713_read_property - reads a si4713 property

 * @sdev: si4713_device structure for the device we are communicating

 * @prop: property identification number

 * @pv: property value to be returned on success

	/*

	 *	.First byte = 0

	 *	.Second byte = property's MSB

	 *	.Third byte = property's LSB

/*

 * si4713_write_property - modifies a si4713 property

 * @sdev: si4713_device structure for the device we are communicating

 * @prop: property identification number

 * @val: new value for that property

	/*

	 *	.First byte = 0

	 *	.Second byte = property's MSB

	 *	.Third byte = property's LSB

	 *	.Fourth byte = value's MSB

	 *	.Fifth byte = value's LSB

	/*

	 * As there is no command response for SET_PROPERTY,

	 * wait Tcomp time to finish before proceed, in order

	 * to have property properly set.

/*

 * si4713_powerup - Powers the device up

 * @sdev: si4713_device structure for the device we are communicating

	/*

	 *	.First byte = Enabled interrupts and boot function

	 *	.Second byte = Input operation mode

/*

 * si4713_powerdown - Powers the device down

 * @sdev: si4713_device structure for the device we are communicating

/*

 * si4713_checkrev - Checks if we are treating a device with the correct rev.

 * @sdev: si4713_device structure for the device we are communicating

/*

 * si4713_wait_stc - Waits STC interrupt and clears status bits. Useful

 *		     for TX_TUNE_POWER, TX_TUNE_FREQ and TX_TUNE_MEAS

 * @sdev: si4713_device structure for the device we are communicating

 * @usecs: timeout to wait for STC interrupt signal

 Clear status bits */

		/* The USB device returns errors when it waits for the

		/* We sleep here for 3-4 ms in order to avoid flooding the device

		 * with USB requests. The si4713 USB driver was developed

		 * by reverse engineering the Windows USB driver. The windows

/*

 * si4713_tx_tune_freq - Sets the state of the RF carrier and sets the tuning

 *			frequency between 76 and 108 MHz in 10 kHz units and

 *			steps of 50 kHz.

 * @sdev: si4713_device structure for the device we are communicating

 * @frequency: desired frequency (76 - 108 MHz, unit 10 KHz, step 50 kHz)

	/*

	 *	.First byte = 0

	 *	.Second byte = frequency's MSB

	 *	.Third byte = frequency's LSB

/*

 * si4713_tx_tune_power - Sets the RF voltage level between 88 and 120 dBuV in

 *			1 dB units. A value of 0x00 indicates off. The command

 *			also sets the antenna tuning capacitance. A value of 0

 *			indicates autotuning, and a value of 1 - 191 indicates

 *			a manual override, which results in a tuning

 *			capacitance of 0.25 pF x @antcap.

 * @sdev: si4713_device structure for the device we are communicating

 * @power: tuning power (88 - 120 dBuV, unit/step 1 dB)

 * @antcap: value of antenna tuning capacitor (0 - 191)

	/*

	 *	.First byte = 0

	 *	.Second byte = 0

	 *	.Third byte = power

	 *	.Fourth byte = antcap

 Map power values 1-87 to MIN_POWER (88) */

/*

 * si4713_tx_tune_measure - Enters receive mode and measures the received noise

 *			level in units of dBuV on the selected frequency.

 *			The Frequency must be between 76 and 108 MHz in 10 kHz

 *			units and steps of 50 kHz. The command also sets the

 *			antenna	tuning capacitance. A value of 0 means

 *			autotuning, and a value of 1 to 191 indicates manual

 *			override.

 * @sdev: si4713_device structure for the device we are communicating

 * @frequency: desired frequency (76 - 108 MHz, unit 10 KHz, step 50 kHz)

 * @antcap: value of antenna tuning capacitor (0 - 191)

	/*

	 *	.First byte = 0

	 *	.Second byte = frequency's MSB

	 *	.Third byte = frequency's LSB

	 *	.Fourth byte = antcap

/*

 * si4713_tx_tune_status- Returns the status of the tx_tune_freq, tx_tune_mea or

 *			tx_tune_power commands. This command return the current

 *			frequency, output voltage in dBuV, the antenna tunning

 *			capacitance value and the received noise level. The

 *			command also clears the stcint interrupt bit when the

 *			first bit of its arguments is high.

 * @sdev: si4713_device structure for the device we are communicating

 * @intack: 0x01 to clear the seek/tune complete interrupt status indicator.

 * @frequency: returned frequency

 * @power: returned power

 * @antcap: returned antenna capacitance

 * @noise: returned noise level

	/*

	 *	.First byte = intack bit

/*

 * si4713_tx_rds_buff - Loads the RDS group buffer FIFO or circular buffer.

 * @sdev: si4713_device structure for the device we are communicating

 * @mode: the buffer operation mode.

 * @rdsb: RDS Block B

 * @rdsc: RDS Block C

 * @rdsd: RDS Block D

 * @cbleft: returns the number of available circular buffer blocks minus the

 *          number of used circular buffer blocks.

/*

 * si4713_tx_rds_ps - Loads the program service buffer.

 * @sdev: si4713_device structure for the device we are communicating

 * @psid: program service id to be loaded.

 * @pschar: assumed 4 size char array to be loaded into the program service

 We want to clear the whole thing */

 Write the new ps name and clear the padding */

 Setup the size to be sent */

		/* RDS spec says that if the last block isn't used,

		 * then apply a carriage return

/*

 * si4713_update_tune_status - update properties from tx_tune_status

 * command. Must be called with sdev->mutex held.

 * @sdev: si4713_device structure for the device we are communicating

/*	TODO: check that power_level and antenna_capacitor really are not

	changed by the hardware. If they are, then these controls should become

	volatiles.

	sdev->power_level = p;

 FM_TX class controls */

/*

 * si4713_setup - Sets the device up with current configuration.

 * @sdev: si4713_device structure for the device we are communicating

 Device procedure needs to set frequency first */

/*

 * si4713_initialize - Sets the device up with default configuration.

 * @sdev: si4713_device structure for the device we are communicating

 si4713_s_ctrl - set the value of a control */

			/* don't handle this control if we force setting all

			 * controls since in that case it will be handled by

 Make sure we don't set this twice */

 si4713_ioctl - deal with private ioctls (only rnl for now) */

 Set desired measurement frequency */

 get results from tune status */

 nothing */

 si4713_g_modulator - get modulator attributes */

 Report current frequency range limits */

 Report current audio mode: mono or stereo */

 Report rds feature status */

 si4713_s_modulator - set modulator attributes */

 Set audio mode: mono or stereo */

 si4713_g_frequency - get tuner or modulator radio frequency */

 si4713_s_frequency - set tuner or modulator radio frequency */

 Check frequency range */

/*

 * I2C driver interface

 si4713_probe - probe for the device */

	/*

	 * Report step as 8. From RDS spec, psname

	 * should be 8. But there are receivers which scroll strings

	 * sized as 8xN.

	/*

	 * Report step as 32 (2A block). From RDS spec,

	 * radio text should be 32 for 2A block. But there are receivers

	 * which scroll strings sized as 32xN. Setting default to 32.

 si4713_remove - remove the device */

 si4713_i2c_driver - i2c driver interface */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  FM Driver for Connectivity chip of Texas Instruments.

 *

 *  This sub-module of FM driver is common for FM RX and TX

 *  functionality. This module is responsible for:

 *  1) Forming group of Channel-8 commands to perform particular

 *     functionality (eg., frequency set require more than

 *     one Channel-8 command to be sent to the chip).

 *  2) Sending each Channel-8 command to the chip and reading

 *     response back over Shared Transport.

 *  3) Managing TX and RX Queues and Tasklets.

 *  4) Handling FM Interrupt packet and taking appropriate action.

 *  5) Loading FM firmware to the chip (common, FM TX, and FM RX

 *     firmware files based on mode selection)

 *

 *  Copyright (C) 2011 Texas Instruments

 *  Author: Raja Mani <raja_mani@ti.com>

 *  Author: Manjunatha Halli <manjunatha_halli@ti.com>

 Region info */

 Europe/US */

 87.5 MHz */

 108 MHz */

 Japan */

 76 MHz */

 90 MHz */

 Band selection */

 Europe/US */

 RDS buffer blocks */

 Radio Nr */

 FM irq handlers forward declaration */

/*

 * When FM common module receives interrupt packet, following handlers

 * will be executed one after another to service the interrupt(s)

 HW malfunction irq handler */

 RDS threshold reached irq handler */

 Tune operation ended irq handler */

 TX power enable irq handler */

 Low RSSI irq handler */

 Interrupt process post action */

 FM interrupt handler table */

 RDS threshold reached irq handler */

 TX power enable irq handler */

 Interrupt process post action */

 Continue next function in interrupt handler table */

 To dump outgoing FM Channel-8 packets */

 To dump incoming FM Channel-8 packets */

/*

 * FM common sub-module will schedule this tasklet whenever it receives

 * FM packet from ST driver.

 Process all packets in the RX queue */

 FM interrupt packet? */

 FM interrupt handler started already? */

				/*

				 * Execute first function in interrupt handler

				 * table.

 Anyone waiting for this with completion handler? */

 Is this for interrupt handler? */

 Execute interrupt handler where state index points */

		/*

		 * Check flow control field. If Num_FM_HCI_Commands field is

		 * not zero, schedule FM TX tasklet.

 FM send tasklet: is scheduled when FM packet has to be sent to chip */

 Check, is there any timeout happened to last transmitted packet */

 Send queued FM TX packets */

 Write FM packet to ST driver */

/*

 * Queues FM Channel-8 packet to FM TX queue and schedules FM TX tasklet for

 * transmission

	/*

	 * Don't fill FM header info for the commands which come from

	 * FM firmware file.

 Fill command header info */

 0x08 */

 3 (fm_opcode,rd_wr,dlen) + payload len) */

 FM opcode */

 read/write type */

		/*

		 * If firmware download has finished and the command is

		 * not a read command then payload is != NULL - a write

		 * command with u16 payload - convert to be16

 Sends FM Channel-8 command to the chip and waits for the response */

 Send response data to caller */

 Skip header info and copy only response data */

 --- Helper functions used in FM interrupt handlers ---*/

/*

 * Interrupt process timeout handler.

 * One of the irq handler did not get proper response from the chip. So take

 * recovery action here. FM interrupts are disabled in the beginning of

 * interrupt process. Therefore reset stage index to re-enable default

 * interrupts. So that next interrupt will be processed as usual.

		/* Stop recovery action (interrupt reenable process) and

 --------- FM interrupt handlers ------------*/

 Send FLAG_GET command , to know the source of interrupt */

 Skip header info and copy only response data */

 Continue next function in interrupt handler table */

 Continue next function in interrupt handler table */

 Continue next function in interrupt handler table */

 Send the command to read RDS data from the chip */

 Keeps track of current RX channel AF (Alternate Frequency) */

 First AF indicates the number of AF follows. Reset the list */

 Do check in AF cache */

 Reached the limit of the list - ignore the next AF */

	/*

	 * If we reached the end of the list then this AF is not

	 * in the list - add it.

/*

 * Converts RDS buffer data from big endian format

 * to little endian format.

	/*

	 * Since in Orca the 2 RDS Data bytes are in little endian and

	 * in Dolphin they are in big endian, the parsing of the RDS data

	 * is chip dependent

 Skip header info */

 Parse the RDS data */

 Get the type: 0=A, 1=B, 2=C, 3=C', 4=D, 5=E */

 Transform the blk type into index sequence (0, 1, 2, 3, 4) */

 Skip checkword (control) byte and copy only data byte */

 If completed a whole group then handle it */

			/*

			 * Extract PI code and store in local cache.

			 * We need this during AF switch processing.

 Copy raw rds data to internal rds buffer */

		/*

		 * Fill RDS buffer as per V4L2 specification.

		 * Store control byte

 Offset name */

 Received offset */

 Store data byte */

 Check for overflow & start over */

 Wakeup read queue */

 Disable further low RSSI interrupts */

 Continue next function in interrupt handler table */

 Set PI code - must be updated if the AF list is not empty */

/*

 * Set PI mask.

 * 0xFFFF = Enable PI code matching

 * 0x0000 = Disable PI code matching

 Enable FR (tuning operation ended) interrupt */

 Skip header info and copy only response data */

 If the frequency was changed the jump succeeded */

 AF feature is on, enable low level RSSI interrupt */

 jump to the next freq in the AF list */

 If we reached the end of the list - stop searching */

 AF List is not over - try next one */

 Re-enable FM interrupts */

	/*

	 * This is last function in interrupt table to be executed.

	 * So, reset stage index to 0.

 Start processing any pending interrupt */

 Returns availability of RDS data in internal buffer */

 Copies RDS data from internal buffer to user buffer */

 Calculate block count from byte count */

 TODO : Change this later */

 Sends power off command to the chip */

 Reads init command from FM firmware file and loads to the chip */

 Skip file header info , we already verified it */

 Send */

 Delay */

 Loads default RX configuration to the chip */

 Does FM power on sequence */

	/*

	 * Initialize FM common module. FM GPIO toggling is

	 * taken care in Shared Transport driver.

 Allow the chip to settle down in Channel-8 mode */

 Set FM Modes(TX, RX, OFF) */

 OFF Mode */

 TX Mode */

 RX Mode */

 Power down before switching to TX or RX mode */

 Set default configuration */

 Returns current FM mode (TX, RX, OFF) */

 Called by ST layer when FM packet is available */

/*

 * Called by ST layer to indicate protocol registration completion

 * status.

/*

 * This function will be called from FM V4L2 open function.

 * Register with ST driver and initialize driver data.

 TI ST driver will fill write pointer */

 Initialize TX queue and TX tasklet */

 Initialize RX Queue and RX tasklet */

TODO: add FM_STIC_EVENT later */

 Region info */

/*

 * This function will be called from FM V4L2 release function.

 * Unregister from ST driver.

 Service pending read */

/*

 * Module init function. Ask FM V4L module to register video device.

 * Allocate memory for FM driver context and RX RDS buffer.

 Module exit function. Ask FM V4L module to unregister video device */

 ------------- Module Info ------------- */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  FM Driver for Connectivity chip of Texas Instruments.

 *  This file provides interfaces to V4L2 subsystem.

 *

 *  This module registers with V4L2 subsystem as Radio

 *  data system interface (/dev/radio). During the registration,

 *  it will expose two set of function pointers.

 *

 *    1) File operation related API (open, close, read, write, poll...etc).

 *    2) Set of V4L2 IOCTL complaint API.

 *

 *  Copyright (C) 2011 Texas Instruments

 *  Author: Raja Mani <raja_mani@ti.com>

 *  Author: Manjunatha Halli <manjunatha_halli@ti.com>

 -- V4L2 RADIO (/dev/radioX) device file operation interfaces --- */

 Read RX RDS data */

 Turn on RDS mode if it is disabled */

 Copy RDS data from internal buffer to user buffer */

 Write TX RDS data */

/*

 * Handle open request for "/dev/radioX" device.

 * Start with FM RX mode as default.

 Don't allow multiple open */

 V4L2 RADIO (/dev/radioX) device IOCTL interfaces */

 set volume */

 set mute */

 set TX power level - ext control */

 Get tuner attributes. If current mode is NOT RX, return error */

 Store rangelow and rangehigh freq in unit of 62.5 Hz */

	/*

	 * Actual rssi value lies in between -128 to +127.

	 * Convert this range from 0 to 255 by adding +128

	/*

	 * Return signal strength value should be within 0 to 65535.

	 * Find out correct signal radio by multiplying (65535/255) = 257

/*

 * Set tuner attributes. If current mode is NOT RX, set to RX.

 * Currently, we set only audio mode (mono/stereo) and RDS state (on/off).

 * Should we set other tuner attributes, too?

 Get tuner or modulator radio frequency */

 Frequency unit of 62.5 Hz*/

 Set tuner or modulator radio frequency */

	/*

	 * As V4L2_TUNER_CAP_LOW is set 1 user sends the frequency

	 * in units of 62.5 Hz.

 Set hardware frequency seek. If current mode is NOT RX, set it RX. */

 Get modulator attributes. If mode is not TX, return no attributes. */

 Set modulator attributes. If mode is not TX, set to TX. */

 V4L2 RADIO device parent structure */

	/*

	 * To ensure both the tuner and modulator ioctls are accessible we

	 * set the vfl_dir to M2M to indicate this.

	 *

	 * It is not really a mem2mem device of course, but it can both receive

	 * and transmit using the same radio device. It's the only radio driver

	 * that does this and it should really be split in two radio devices,

	 * but that would affect applications using this driver.

 Init mutex for core locking */

 Setup FM driver's V4L2 properties */

 Register with V4L2 subsystem as RADIO device */

 Register to v4l2 ctrl handler framework */

	/*

	 * Following controls are handled by V4L2 control framework.

	 * Added in ascending ID order.

 Unregister to v4l2 ctrl handler framework*/

 Unregister RADIO device from V4L2 subsystem */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  FM Driver for Connectivity chip of Texas Instruments.

 *  This sub-module of FM driver implements FM TX functionality.

 *

 *  Copyright (C) 2011 Texas Instruments

 Set Stereo/Mono mode */

 Scroll mode */

 Setting unique PI TODO: how unique? */

 Set decoder id */

 TODO: RDS_MODE_GET? */

 TODO: LENGTH_GET? */

 Set RDS length */

 Set RDS text */

 Set RDS mode */

 Send command to enable RDS */

 Set RDS length */

 Set RDS text */

 Set RDS length */

 Set RDS text */

 Set RDS mode */

 Send command to set the band */

 Set TX Audio I/O */

 Set Audio I/O Enable */

 TODO: is audio set? */

 Start TX Transmission */

 Enable POWER_ENB interrupts */

 Set Power Enable */

 Wait for Power Enabled */

 Set TX power level */

 If the core isn't ready update global variable */

	/* Set power level: Application will specify power level value in

	 * units of dB/uV, whereas range and step are specific to FM chip.

	 * For TI's WL chips, convert application specified power level value

	 * to chip specific value by subtracting 122 from it. Refer to TI FM

	 * data sheet for details.

 TODO: is the power level set? */

/*

 * Sets FM TX pre-emphasis filter value (OFF, 50us, or 75us)

 * Convert V4L2 specified filter values to chip specific filter values.

 Get the TX tuning capacitor value.*/

 Set TX Frequency */

 Enable FR, BL interrupts */

 Set current tuner channel */

 I2S */

 Enable transmission */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  FM Driver for Connectivity chip of Texas Instruments.

 *  This sub-module of FM driver implements FM RX functionality.

 *

 *  Copyright (C) 2011 Texas Instruments

 *  Author: Raja Mani <raja_mani@ti.com>

 *  Author: Manjunatha Halli <manjunatha_halli@ti.com>

 Set audio enable */

 Set hilo to automatic selection */

 Calculate frequency index and set*/

 Read flags - just to clear any pending interrupts if we had */

 Enable FR, BL interrupts */

 Start tune */

 Wait for tune ended interrupt */

 Read freq back to confirm */

 Update local cache  */

 Re-enable default FM interrupts */

 Reset RDS cache and current station pointers */

 set channel spacing */

 Set channel spacing */

 Read the current frequency from chip */

 Check the offset in order to be aligned to the channel spacing*/

 Seek Up */ :

 Seek Down */ ;

	/*

	 * Add or subtract offset in order to stay aligned to the channel

	 * spacing.

 Set calculated next frequency to perform seek */

 Set search direction (0:Seek Down, 1:Seek Up) */

 Read flags - just to clear any pending interrupts if we had */

 Enable FR, BL interrupts */

 Start seek */

 Wait for tune ended/band limit reached interrupt */

 Re-enable default FM interrupts */

 Calculate frequency index to write */

 Read freq to know where operation tune operation stopped */

 Reset RDS cache and current station pointers */

 Get volume */

 To get current band's bottom and top frequency */

 Returns current band index (0-Europe/US; 1-Japan) */

 Sets band (0-Europe/US; 1-Japan) */

 Send cmd to set the band  */

 Check whether current RX frequency is within band boundary */

 Current RX frequency is not in range. So, update it */

 Reads current mute mode (Mute Off/On/Attenuate)*/

 Configures mute mode (Mute Off/On/Attenuate) */

 Gets RF dependent soft mute mode enable/disable status */

 Sets RF dependent soft mute mode */

 Returns the signal strength level of current channel */

 Read current RSSI level */

/*

 * Sets the signal strength level that once reached

 * will stop the auto search process

 Returns current RX RSSI threshold value */

 Sets RX stereo/mono modes */

 Set stereo/mono mode */

 Set stereo blending mode */

 Gets current RX stereo/mono mode */

 Choose RX de-emphasis filter mode (50us/75us) */

 Gets current RX de-emphasis filter mode */

 Enable/Disable RX RDS */

 Turn on RX RDS and RDS circuit */

 Clear and reset RDS FIFO */

 Read flags - just to clear any pending interrupts. */

 Set RDS FIFO threshold value */

 Enable RDS interrupt */

 Update our local flag */

 Turn off RX RDS */

 Reset RDS pointers */

 Update RDS local cache */

 Returns current RX RDS enable/disable status */

 Sets RDS operation mode (RDS/RDBS) */

 Set RDS operation mode */

 Configures Alternate Frequency switch mode */

 Enable/disable low RSSI interrupt based on af_mode */

 Returns Alternate Frequency switch status */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (c) 2014 Linaro Ltd.

 * Copyright (c) 2014 HiSilicon Limited.

 interrupt mask */

 IR_ENABLE register bits */

 only support raw mode */

 symbol start from low to high, symbol stream end at high*/

 Need to set extra bit for enabling IR */

 Now only support raw mode, with symbol start from low to high */

 write arbitrary value to start  */

		/*

		 * we must read IR_DATAL first, then we can clean up

		 * IR_INTS availably since logic would not clear

		 * fifo when overflow, drv do the job

 Empty software fifo */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  winbond-cir.c - Driver for the Consumer IR functionality of Winbond

 *                  SuperI/O chips.

 *

 *  Currently supports the Winbond WPCD376i chip (PNP id WEC1022), but

 *  could probably support others (Winbond WEC102X, NatSemi, etc)

 *  with minor modifications.

 *

 *  Original Author: David Hrdeman <david@hardeman.nu>

 *     Copyright (C) 2012 Sean Young <sean@mess.org>

 *     Copyright (C) 2009 - 2011 David Hrdeman <david@hardeman.nu>

 *

 *  Dedicated to my daughter Matilda, without whose loving attention this

 *  driver would have been finished in half the time and with a fraction

 *  of the bugs.

 *

 *  Written using:

 *    o Winbond WPCD376I datasheet helpfully provided by Jesse Barnes at Intel

 *    o NatSemi PC87338/PC97338 datasheet (for the serial port stuff)

 *    o DSDT dumps

 *

 *  Supported features:

 *    o IR Receive

 *    o IR Transmit

 *    o Wake-On-CIR functionality

 *    o Carrier detection

 CEIR Wake-Up Registers, relative to data->wbase                      */

 CEIR Receiver Control		*/

 CEIR Receiver Status		*/

 CEIR Receiver Event Enable	*/

 CEIR Receiver Counter Low	*/

 CEIR Receiver Counter High	*/

 CEIR Receiver Index		*/

 CEIR Receiver Data		*/

 CEIR Re. Compare Strlen		*/

 CEIR Re. Configuration 1	*/

 CEIR Re. Configuration 2	*/

 CEIR Enhanced Functionality Registers, relative to data->ebase       */

 Enhanced IR Control Status	*/

 Infrared Counter Control	*/

 Infrared Counter LSB		*/

 Infrared Counter MSB		*/

 Infrared Emitter Status		*/

 SP3 Banked Registers, relative to data->sbase                        */

 Bank Select, all banks		*/

 Bank 0				*/

 FIFO RX data (r)		*/

 FIFO TX data (w)		*/

 Interrupt Enable		*/

 Event Identification (r)	*/

 FIFO Control (w)		*/

 Mode Control			*/

 Link Status			*/

 Modem Status			*/

 Aux Status and Control		*/

 Bank 2				*/

 Baud Divisor LSB		*/

 Baud Divisor MSB		*/

 Extended Control 1		*/

 Extended Control 2		*/

 TX FIFO Level			*/

 RX FIFO Level			*/

 Bank 3				*/

 Module Identification		*/

 LCR Shadow			*/

 FCR Shadow			*/

 Bank 4				*/

 Infrared Control 1		*/

 Bank 5				*/

 Infrared Control 2		*/

 Bank 6				*/

 Infrared Control 3		*/

 SIR Pulse Width			*/

 Bank 7				*/

 IR RX Demod Control		*/

 IR TX Mod Control		*/

 CEIR Config			*/

 Infrared Config 1		*/

 Infrared Config 4		*/

/*

 * Magic values follow

 No interrupts for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */

 RX data bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */

 TX data low bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */

 Over/Under-flow bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */

 TX data empty bit for WBCEIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */

 Led enable/disable bit for WBCIR_REG_ECEIR_CTS */

 RX data available bit for WBCIR_REG_SP3_LSR */

 RX data overrun error bit for WBCIR_REG_SP3_LSR */

 TX End-Of-Transmission bit for WBCIR_REG_SP3_ASCR */

 RX disable bit for WBCIR_REG_SP3_ASCR */

 TX data underrun error bit for WBCIR_REG_SP3_ASCR */

 Extended mode enable bit for WBCIR_REG_SP3_EXCR1 */

 Select compare register in WBCIR_REG_WCEIR_INDEX (bits 5 & 6) */

 Select mask register in WBCIR_REG_WCEIR_INDEX (bits 5 & 6) */

 Starting address of selected register in WBCIR_REG_WCEIR_INDEX */

 Enable carrier counter */

 Reset carrier counter */

 Invert TX */

 Receiver oversampling */

 Valid banks for the SP3 UART */

 Supported power-on IR Protocols */

 Possible states for IR reception */

 Possible states for IR transmission */

 Misc */

 Family ID for the WPCD376I	*/

 Chip ID for the WPCD376I	*/

 Wake-Up I/O Reg Len		*/

 Enhanced Func I/O Reg Len	*/

 Serial Port 3 (IR) Reg Len	*/

 Per-device data */

 Wake-Up Baseaddr		*/

 Enhanced Func. Baseaddr	*/

 Serial Port Baseaddr	*/

 Serial Port IRQ		*/

 RX state */

 TX state */

 default = 0 */

 default = 0 */

/*****************************************************************************

 *

 * UTILITY FUNCTIONS

 *

 Caller needs to hold wbcir_lock */

 Selects the register bank for the serial port */

 Manchester encodes bits to RC6 message cells (see wbcir_shutdown) */

/*****************************************************************************

 *

 * INTERRUPT FUNCTIONS

 *

 reset and restart the counter */

 Tell hardware to go idle by setting RXINACTIVE */

 Since RXHDLEV is set, at least 8 bytes are in the FIFO */

 TX FIFO empty */

 TX FIFO low (3 bytes or less) */

	/*

	 * TX data is run-length coded in bytes: YXXXXXXX

	 * Y = space (1) or pulse (0)

	 * X = duration, encoded as (X + 1) * 10us (i.e 10 to 1280 us)

 pulse/space */

 Finished */

 Clear TX underrun bit */

 At the end of transmission, tell the hw before last byte */

 More data to follow... */

 RX overflow? (read clears bit) */

 TX underflow? */

/*****************************************************************************

 *

 * RC-CORE INTERFACE FUNCTIONS

 *

 Set a higher sampling resolution if carrier reports are enabled */

 Enable oversampling if carrier reports are enabled */

 return the number of transmitters */

 Four outputs, only one output can be enabled at a time */

 Convert values to multiples of 10us */

 Not sure if this is possible, but better safe than sorry */

 Fill the TX fifo once, the irq handler will do the rest */

 We're done */

/*****************************************************************************

 *

 * SETUP/INIT/SUSPEND/RESUME FUNCTIONS

 *

 Mask = 13 bits, ex toggle */

 2nd start bit  */

 6 command bits */

 2 address bits */

 3 address bits */

 2nd start bit  */

 Command */

 Address */

 Header */

 mode1 = mode0 = 0, ignore toggle */

 start bit = 1, mode2 = 0 */

 Command */

 Address + Toggle */

 Customer bits 7 - 0 */

 Customer range bit and bits 15 - 8 */

 Header */

 mode1 = mode0 = 1, submode = 0 */

 start bit = 1, mode2 = 1 */

 Set compare and compare mask */

 RC6 Compare String Len */

 Clear status bits NEC_REP, BUFF, MSG_END, MATCH */

 Clear BUFF_EN, Clear END_EN, Set MATCH_EN */

 Set CEIR_EN */

 Clear BUFF_EN, Clear END_EN, Clear MATCH_EN */

 Clear CEIR_EN */

	/*

	 * ACPI will set the HW disable bit for SP3 which means that the

	 * output signals are left in an undefined state which may cause

	 * spurious interrupts which we need to ignore until the hardware

	 * is reinitialized.

/*

 * Wakeup handling is done on shutdown.

 Disable interrupts */

 Set RX_INV, Clear CEIR_EN (needed for the led) */

 Clear status bits NEC_REP, BUFF, MSG_END, MATCH */

 Clear BUFF_EN, Clear END_EN, Clear MATCH_EN */

 Set RC5 cell time to correspond to 36 kHz */

 Set IRTX_INV */

	/*

	 * Clear IR LED, set SP3 clock to 24Mhz, set TX mask to IRTX1,

	 * set SP3_IRRX_SW to binary 01, helpfully not documented

 Enable extended mode */

	/*

	 * Configure baud generator, IR data will be sampled at

	 * a bitrate of: (24Mhz * prescaler) / (divisor * 16).

	 *

	 * The ECIR registers include a flag to change the

	 * 24Mhz clock freq to 48Mhz.

	 *

	 * It's not documented in the specs, but fifo levels

	 * other than 16 seems to be unsupported.

 prescaler 1.0, tx/rx fifo lvl 16 */

 Set baud divisor to sample every 10 us */

 Set CEIR mode */

 Clear LSR */

 Clear MSR */

 Disable RX demod, enable run-length enc/dec, set freq span */

 Disable timer */

 Disable MSR interrupt, clear AUX_IRX, mask RX during TX? */

 Disable CRC */

 Set RX demodulation freq, not really used */

 Set TX modulation, 36kHz, 7us pulse width */

 Set invert and pin direction */

 Set FIFO thresholds (RX = 8, TX = 3), reset RX/TX */

 Clear AUX status bits */

 Clear RX state */

 Clear TX state */

 Enable interrupts */

 Disable interrupts */

 Clear status bits NEC_REP, BUFF, MSG_END, MATCH */

 Clear CEIR_EN */

 Clear BUFF_EN, END_EN, MATCH_EN */

 This is ok since &data->led isn't actually used */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * IguanaWorks USB IR Transceiver support

 *

 * Copyright (C) 2012 Sean Young <sean@mess.org>

 receiver support */

 transmit support */

 if we sent an nop packet, do not expect a response */

	/*

	 * On cold boot, the iguanair initializes on the first packet

	 * received but does not process that packet. Send an empty

	 * packet.

/*

 * The iguanair creates the carrier by busy spinning after each half period.

 * This is counted in CPU cycles, with the CPU running at 24MHz. It is

 * broken down into 7-cycles and 4-cyles delays, with a preference for

 * 4-cycle delays, minus the overhead of the loop itself (cycle_overhead).

		/*

		 * Calculate minimum number of 7 cycles needed so

		 * we are left with a multiple of 4; so we want to have

		 * (sevens * 7) & 3 == cycles & 3

		/*

		 * The firmware interprets these values as a relative offset

		 * for a branch. Immediately following the branches, there

		 * 4 instructions of 7 cycles (2 bytes each) and 110

		 * instructions of 4 cycles (1 byte each). A relative branch

		 * of 0 will execute all of them, branch further for less

		 * cycle burning.

 convert from us to carrier periods */

 we want to disable receiver on unbind */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Copyright (C) 2008 Nokia Corporation

 *

 *  Based on lirc_serial.c

 carrier frequency */

 carrier duty cycle */

	/*

	 * If we happen to hit an odd latency spike, loop through the

	 * pulses until we catch up.

 Stop TX here */

 Wait any pending transfers to finish */

 Insert termination mark */

	/*

	 * REVISIT: Adjust latency requirements so the device doesn't go in too

	 * deep sleep states with pm_qos_add_request().

	/*

	 * Don't return back to the userspace until the transfer has

	 * finished

 REVISIT: Remove pm_qos constraint, we can sleep again */

	/*

	 * In case the device is still open, do not suspend. Normally

	 * this should not be a problem as lircd only keeps the device

	 * open only for short periods of time. We also don't want to

	 * get involved with race conditions that might happen if we

	 * were in a middle of a transmit. Thus, we defer any suspend

	 * actions until transmit has completed.

 CONFIG_PM */

 Use default, in case userspace does not set the carrier */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * driver for ENE KB3926 B/C/D/E/F CIR (pnp id: ENE0XXX)

 *

 * Copyright (C) 2010 Maxim Levitsky <maximlevitsky@gmail.com>

 *

 * Special thanks to:

 *   Sami R. <maesesami@gmail.com> for lot of help in debugging and therefore

 *    bringing to life support for transmission & learning mode.

 *

 *   Charlie Andrews <charliethepilot@googlemail.com> for lots of help in

 *   bringing up the support of new firmware buffer that is popular

 *   on latest notebooks

 *

 *   ENE for partial device documentation

 read a hardware register */

 write a hardware register */

 Set bits in hardware register */

 Clear bits in hardware register */

 A helper to set/clear a bit in register according to boolean variable */

 detect hardware features */

 detect features hardware supports */

 Read properties of hw sample buffer */

 Restore the pointers to extra buffers - to make module reload work*/

 Read hardware write pointer */

 Gets address of next sample from HW ring buffer */

 Sense current received carrier */

 this enables/disables the CIR RX engine */

 this selects input for CIR engine. Ether GPIO 0A or GPIO40*/

/*

 * this enables alternative input via fan tachometer sensor and bypasses

 * the hw CIR engine

 setup the receiver for RX*/

 This selects RLC input and clears CFG2 settings */

 set sample period*/

 revB doesn't support inputs */

		/* Enable the opposite of the normal input

		That means that if GPIO40 is normally used, use GPIO0A

		and vice versa.

		This input will carry non demodulated

 Enable carrier demodulation */

 Enable carrier detection */

 Disable carrier detection & demodulation */

		/* Fan input doesn't support timeouts, it just ends the

		/* Theoreticly timeout is unlimited, but we cap it

		 * because it was seen that on one device, it

		 * would stop sending spaces after around 250 msec.

		 * Besides, this is close to 2^32 anyway and timeout is u32.

 Enable the device for receive */

 Enable system interrupt */

 Enable inputs */

 ack any pending irqs - just in case */

 enable firmware bits */

 enter idle mode */

 Enable the device for receive - wrapper to track the state*/

 Disable the device receiver */

 disable inputs */

 disable hardware IRQ and firmware flag */

 Disable the device receiver - wrapper to track the state */

/* This resets the receiver. Useful to stop stream of spaces at end of

 * transmission

 Set up the TX carrier frequency and duty cycle */

 Enable/disable transmitters */

 prepare transmission */

 Show information about currently connected transmitter jacks */

 disable receive on revc */

 Enable TX engine */

 end transmission */

 TX one sample - must be called with dev->hw_lock*/

 Grab next TX sample */

 simulate TX done interrupt */

 timer to simulate tx done interrupt */

 read irq status and ack it */

 original driver does that twice - a workaround ? */

 check RX interrupt */

 check TX interrupt */

 interrupt handler */

	/* On hardware that don't support extra buffer we need to trust

 read high part of the sample */

 clear space bit, and other unused bits */

 Initialize default settings */

%*/

 Set reasonable default timeout */

 Upload all hardware settings at once. Used at load and resume time */

 outside interface: called on first open*/

 outside interface: called on device close*/

 outside interface: set transmitter mask */

 invalid txmask */

 return count of transmitters */

 outside interface : set tx carrier */

outside interface : set tx duty cycle */

 outside interface: enable learning mode */

 outside interface: enable or disable idle mode */

 outside interface: transmit */

 Transmit first two samples */

 probe entry */

 allocate memory */

 validate resources */

 init these to -1, as 0 is valid for both */

 don't allow too short/long sample periods */

 detect hardware version and features */

 claim the resources */

 main unload function */

 enable wake on IR (wakes on specific button on original remote) */

 SPDX-License-Identifier: GPL-2.0-only

/* ir-xmp-decoder.c - handle XMP IR Pulse/Space protocol

 *

 * Copyright (C) 2014 by Marcel Mol

 *

 * - Based on info from http://www.hifi-remote.com

 * - Ignore Toggle=9 frames

 * - Ignore XMP-1 XMP-2 difference, always store 16 bit OBC

 us */

 us */

 us */

 us */

 should be 80ms but not all duration supliers can go that high */

/**

 * ir_xmp_decode() - Decode one XMP pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

			/*

			 * the 4th nibble should be 15 so base the divider on this

			 * to transform durations into nibbles. Subtract 2000 from

			 * the divider to compensate for fluctuations in the signal

 convert to nibbles and do some sanity checks */

 Expect 8 or 16 nibble pulses. 16 in case of 'final' frame */

				/*

				 * TODO: for now go back to half frame position

				 *	 so trailer can be found and key press

				 *	 can be handled.

 store nibble raw data, decode after trailer */

www.mesa.nl)");

 SPDX-License-Identifier: GPL-2.0

 SPI driven IR LED device driver



 Copyright (c) 2016 Samsung Electronics Co., Ltd.

 Copyright (c) Andi Shyti <andi@etezian.org>

 convert the pulse/space signal to raw binary signal */

		/*

		 * the first value in buffer is a pulse, so that 0, 2, 4, ...

		 * contain a pulse duration. On the contrary, 1, 3, 5, ...

		 * contain a space duration.

	/* ir_spi_set_duty_cycle cannot fail,

	 * it returns int to be compatible with the

	 * rc->s_tx_duty_cycle function

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Infrared Toy and IR Droid RC core driver

 *

 * Copyright (C) 2020 Sean Young <sean@mess.org>

 *

 * http://dangerousprototypes.com/docs/USB_IR_Toy:_Sampling_mode

 *

 * This driver is based on the lirc driver which can be found here:

 * https://sourceforge.net/p/lirc/git/ci/master/tree/plugins/irtoy.c

 * Copyright (C) 2011 Peter Kooiman <pkooiman@gmail.com>

 End transmit and repeat reset command so we exit sump mode

 send next part of tx buffer

 get version

 enter sample mode

/*

 * When sending IR, it is imperative that we send the IR data as quickly

 * as possible to the device, so it does not run out of IR data and

 * introduce gaps. Allocate the buffer here, and then feed the data from

 * the urb callback handler.

 There is an issue where if the unit is receiving IR while the

 first TXSTART command is sent, the device might end up hanging

 with its led on. It does not respond to any command when this

 happens. To work around this, re-enter sample mode.

 not sure what state the device is in, reset it

 not sure what state the device is in, reset it

	/*

	 * end of transmission is detected by absence of a usb packet

	 * with more pulse/spaces. However, each usb packet sent can

	 * contain 32 pulse/spaces, which can be quite lengthy, so there

	 * can be a delay between usb packets. For example with nec there is a

	 * 17ms gap between packets.

	 *

	 * So, make timeout a largish minimum which works with most protocols.

 SPDX-License-Identifier: GPL-2.0-only

/* ir-jvc-decoder.c - handle JVC IR Pulse/Space protocol

 *

 * Copyright (C) 2010 by David Hrdeman <david@hardeman.nu>

 dev(8) + func(8) */

 us */

 lack of header -> repeat */

/**

 * ir_jvc_decode() - Decode one JVC pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:   the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

/**

 * ir_jvc_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 SPDX-License-Identifier: GPL-2.0

 bpf-lirc.c - handles bpf



 Copyright (C) 2018 Sean Young <sean@mess.org>

/*

 * BPF interface for raw IR

 rc_repeat is EXPORT_SYMBOL_GPL */

 rc_keydown is EXPORT_SYMBOL_GPL */

 We have one field of u32 */

	/*

	 * Do not use bpf_prog_array_delete_safe() as we would end up

	 * with a dummy entry in the array, and the we would free the

	 * dummy in lirc_bpf_free()

/*

 * This should be called once the rc thread has been stopped, so there can be

 * no concurrent bpf execution.

 *

 * Should be called with the ir_raw_handler_lock held.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * IgorPlug-USB IR Receiver

 *

 * Copyright (C) 2014 Sean Young <sean@mess.org>

 *

 * Supports the standard homebrew IgorPlugUSB receiver with Igor's firmware.

 * See http://www.cesko.host.sk/IgorPlugUSB/IgorPlug-USB%20(AVR)_eng.htm

 *

 * Based on the lirc_igorplugusb.c driver:

 *	Copyright (C) 2004 Jan M. Hochstein

 *	<hochstein@algo.informatik.tu-darmstadt.de>

	/*

	 * If more than 36 pulses and spaces follow each other, the igorplugusb

	 * overwrites its buffer from the beginning. The overflow value is the

	 * last offset which was not overwritten. Everything from this offset

	 * onwards occurred before everything until this offset.

 add a trailing space */

 request IR */

	/*

	 * This device can only store 36 pulses + spaces, which is not enough

	 * for the NEC protocol and many others.

 Igor Plug USB (Atmel's Manufact. ID) */

 Fit PC2 Infrared Adapter */

 Terminating entry */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * USB RedRat3 IR Transceiver rc-core driver

 *

 * Copyright (c) 2011 by Jarod Wilson <jarod@redhat.com>

 *  based heavily on the work of Stephen Cox, with additional

 *  help from RedRat Ltd.

 *

 * This driver began life based on an old version of the first-generation

 * lirc_mceusb driver from the lirc 0.7.2 distribution. It was then

 * significantly rewritten by Stephen Cox with the aid of RedRat Ltd's

 * Chris Dodge.

 *

 * The driver was then ported to rc-core and significantly rewritten again,

 * by Jarod, using the in-kernel mceusb driver as a guide, after an initial

 * port effort was started by Stephen.

 *

 * TODO LIST:

 * - fix lirc not showing repeats properly

 * --

 *

 * The RedRat3 is a USB transceiver with both send & receive,

 * with 2 separate sensors available for receive to enable

 * both good long range reception for general use, and good

 * short range reception when required for learning a signal.

 *

 * http://www.redrat.co.uk/

 *

 * It uses its own little protocol to communicate, the required

 * parts of which are embedded within this driver.

 * --

 Driver Information */

 bulk data transfer types */

 Get the RR firmware version */

 Send encoded signal bulk-sent earlier*/

 Blink the red LED on the device */

 Read serial number of device */

 Start capture with the RC receiver */

 Stop capture with the RC receiver */

 Start capture with the wideband receiver */

 Return the status of RC detector capture */

 Reset redrat */

 Max number of lengths in the signal. */

 Periods to measure mod. freq. */

 Size of memory for main signal data */

 Delta value when measuring lengths */

 Timeout for end of signal detection */

 Minimum value for pause recognition. */

 Clock freq. of EZ-USB chip */

 Clock periods per timer count */

 (RR3_CLK / RR3_CLK_PER_COUNT) */

 USB bulk-in wideband IR data endpoint address */

 USB bulk-in narrowband IR data endpoint address */

 Size of the fixed-length portion of the signal */

 The 8051's CPUCS Register address */

/*

 * The redrat3 encodes an IR signal as set of different lengths and a set

 * of indices into those lengths. This sets how much two lengths must

 * differ before they are considered distinct, the value is specified

 * in microseconds.

 * Default 5, value 0 to 127.

/*

 * When receiving a continuous ir stream (for example when a user is

 * holding a button down on a remote), this specifies the minimum size

 * of a space when the redrat3 sends a irdata packet to the host. Specified

 * in milliseconds. Default value 18ms.

 * The value can be between 2 and 30 inclusive.

/*

 * The carrier frequency is measured during the first pulse of the IR

 * signal. The larger the number of periods used To measure, the more

 * accurate the result is likely to be, however some signals have short

 * initial pulses, so in some case it may be necessary to reduce this value.

 * Default 8, value 1 to 255.

 sending and receiving irdata */

 not aligned */

 firmware errors */

 table of devices that work with this driver */

 Original version of the RedRat3 */

 Second Version/release of the RedRat3 - RetRat3-II */

 Terminating entry */

 Structure to hold all of our device specific stuff */

 core device bits */

 led control */

 learning */

 save off the usb device pointer */

 the receive endpoint */

 the buffer to receive data */

 urb used to read ir data */

 the send endpoint */

 usb dma */

 Is the device currently transmitting?*/

 store for current packet */

 Codes 0x20 through 0x2f are IR Firmware Errors */

 Codes 0x30 through 0x3f are USB Firmware Errors */

	/*

	 * Other error codes... These are primarily errors that can occur in

	 * the control messages sent to the redrat

 this function scales down the figures for the same result... */

 don't allow zero lengths to go back, breaks lirc */

/*

 * convert us back into redrat3 lengths

 *

 * length * 1000   length * 1000000

 * ------------- = ---------------- = micro

 * rr3clk / 1000       rr3clk



 * 6 * 2       4 * 3        micro * rr3clk          micro * rr3clk / 1000

 * ----- = 4   ----- = 6    -------------- = len    ---------------------

 *   3           2             1000000                    1000

 don't allow zero lengths to go back, breaks lirc */

 process each rr3 encoded byte into an int */

 we should always get pulse/space/pulse/space samples */

 cap the value to IR_MAX_DURATION */

 add a trailing space */

 Util fn to send rr3 cmds */

 Enables the long range detector and starts async receive */

 a sane default, if things go haywire */

 grab the Length and type of transfer */

 gather IR data from incoming urb, process it when we have enough */

 we're still accumulating data */

 if we get here, we've got IR data to decode */

 callback function from USB when async USB request has completed */

 no error, prepare to read more */

 Clk used in mod. freq. generation is CLK24/4. */

 rr3 will disable rc detector on transmit */

				/* now convert the value to a proper

 fill in our packet header */

 now tell the hardware to transmit what we sent it */

 rr3 re-enables rc detector because it was enabled before */

 find our bulk-in and bulk-out endpoints */

 data comes in on 0x82, 0x81 is for learning */

 allocate memory for our device state and initialize it */

 set up bulk-in endpoint */

 default.. will get overridden by any sends with a freq defined */

 learn urb */

 setup packet is 'c0 b2 0000 0000 0001' */

 setup packet is 'c0 b9 0000 0000 0001' */

 led control */

 might be all we need to do? */

 we can register the device now, as it is ready */

 SPDX-License-Identifier: GPL-2.0-only

/* ir-sharp-decoder.c - handle Sharp IR Pulse/Space protocol

 *

 * Copyright (C) 2013-2014 Imagination Technologies Ltd.

 *

 * Based on NEC decoder:

 * Copyright (C) 2010 by Mauro Carvalho Chehab

 us */

 320us */

 1ms (680us space) */

 2ms (1680ms space) */

 40 ms */

 5 ms (even longer) */

/**

 * ir_sharp_decode() - Decode one Sharp pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

 exp,chk bits should be 1,0 */

 DENON variant, both chk bits 0 */

 Validate - command, ext, chk should be inverted in 2nd */

/**

 * ir_sharp_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 SPDX-License-Identifier: GPL-2.0

 rc-ir-raw.c - handle IR pulse/space events



 Copyright (C) 2010 by Mauro Carvalho Chehab

 Used to keep track of IR raw clients, protected by ir_raw_handler_lock */

 Used to handle IR raw handler extensions */

/**

 * ir_raw_event_store() - pass a pulse/space duration to the raw ir decoders

 * @dev:	the struct rc_dev device descriptor

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This routine (which may be called from an interrupt context) stores a

 * pulse/space duration for the raw ir decoding state machines. Pulses are

 * signalled as positive values and spaces as negative values. A zero value

 * will reset the decoding state machines.

/**

 * ir_raw_event_store_edge() - notify raw ir decoders of the start of a pulse/space

 * @dev:	the struct rc_dev device descriptor

 * @pulse:	true for pulse, false for space

 *

 * This routine (which may be called from an interrupt context) is used to

 * store the beginning of an ir pulse or space (or the start/end of ir

 * reception) for the raw ir decoding state machines. This is used by

 * hardware which does not provide durations directly but only interrupts

 * (or similar events) on state change.

/*

 * ir_raw_event_store_with_timeout() - pass a pulse/space duration to the raw

 *				       ir decoders, schedule decoding and

 *				       timeout

 * @dev:	the struct rc_dev device descriptor

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This routine (which may be called from an interrupt context) stores a

 * pulse/space duration for the raw ir decoding state machines, schedules

 * decoding and generates a timeout.

 timer could be set to timeout (125ms by default) */

/**

 * ir_raw_event_store_with_filter() - pass next pulse/space to decoders with some processing

 * @dev:	the struct rc_dev device descriptor

 * @ev:		the event that has occurred

 *

 * This routine (which may be called from an interrupt context) works

 * in similar manner to ir_raw_event_store_edge.

 * This routine is intended for devices with limited internal buffer

 * It automerges samples of same type, and handles timeouts. Returns non-zero

 * if the event was added, and zero if the event was ignored due to idle

 * processing.

 Ignore spaces in idle mode */

 Enter idle mode if necessary */

/**

 * ir_raw_event_set_idle() - provide hint to rc-core when the device is idle or not

 * @dev:	the struct rc_dev device descriptor

 * @idle:	whether the device is idle or not

/**

 * ir_raw_event_handle() - schedules the decoding of stored ir data

 * @dev:	the struct rc_dev device descriptor

 *

 * This routine will tell rc-core to start decoding stored ir data.

 used internally by the sysfs interface */

/**

 * ir_raw_gen_manchester() - Encode data with Manchester (bi-phase) modulation.

 * @ev:		Pointer to pointer to next free event. *@ev is incremented for

 *		each raw event filled.

 * @max:	Maximum number of raw events to fill.

 * @timings:	Manchester modulation timings.

 * @n:		Number of bits of data.

 * @data:	Data bits to encode.

 *

 * Encodes the @n least significant bits of @data using Manchester (bi-phase)

 * modulation with the timing characteristics described by @timings, writing up

 * to @max raw IR events using the *@ev pointer.

 *

 * Returns:	0 on success.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		full encoded data. In this case all @max events will have been

 *		written.

 continue existing signal */

 from here on *ev will point to the last event rather than the next */

 point to the next event rather than last event before returning */

/**

 * ir_raw_gen_pd() - Encode data to raw events with pulse-distance modulation.

 * @ev:		Pointer to pointer to next free event. *@ev is incremented for

 *		each raw event filled.

 * @max:	Maximum number of raw events to fill.

 * @timings:	Pulse distance modulation timings.

 * @n:		Number of bits of data.

 * @data:	Data bits to encode.

 *

 * Encodes the @n least significant bits of @data using pulse-distance

 * modulation with the timing characteristics described by @timings, writing up

 * to @max raw IR events using the *@ev pointer.

 *

 * Returns:	0 on success.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		full encoded data. In this case all @max events will have been

 *		written.

/**

 * ir_raw_gen_pl() - Encode data to raw events with pulse-length modulation.

 * @ev:		Pointer to pointer to next free event. *@ev is incremented for

 *		each raw event filled.

 * @max:	Maximum number of raw events to fill.

 * @timings:	Pulse distance modulation timings.

 * @n:		Number of bits of data.

 * @data:	Data bits to encode.

 *

 * Encodes the @n least significant bits of @data using space-distance

 * modulation with the timing characteristics described by @timings, writing up

 * to @max raw IR events using the *@ev pointer.

 *

 * Returns:	0 on success.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		full encoded data. In this case all @max events will have been

 *		written.

/**

 * ir_raw_encode_scancode() - Encode a scancode as raw events

 *

 * @protocol:		protocol

 * @scancode:		scancode filter describing a single scancode

 * @events:		array of raw events to write into

 * @max:		max number of raw events

 *

 * Attempts to encode the scancode as raw events.

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 *		-EINVAL if the scancode is ambiguous or invalid, or if no

 *		compatible encoder was found.

/**

 * ir_raw_edge_handle() - Handle ir_raw_event_store_edge() processing

 *

 * @t:		timer_list

 *

 * This callback is armed by ir_raw_event_store_edge(). It does two things:

 * first of all, rather than calling ir_raw_event_handle() for each

 * edge and waking up the rc thread, 15 ms after the first edge

 * ir_raw_event_handle() is called. Secondly, generate a timeout event

 * no more IR is received after the rc_dev timeout.

/**

 * ir_raw_encode_carrier() - Get carrier used for protocol

 *

 * @protocol:		protocol

 *

 * Attempts to find the carrier for the specified protocol

 *

 * Returns:	The carrier in Hz

 *		-EINVAL if the protocol is invalid, or if no

 *		compatible encoder was found.

/*

 * Used to (un)register raw event clients

	/*

	 * A user can be calling bpf(BPF_PROG_{QUERY|ATTACH|DETACH}), so

	 * ensure that the raw member is null on unlock; this is how

	 * "device gone" is checked.

/*

 * Extension interface - used to register the IR decoders

 SPDX-License-Identifier: GPL-2.0+

 ir-rcmm-decoder.c - A decoder for the RCMM IR protocol



 Copyright (C) 2018 by Patrick Lerda <patrick9876@free.fr>

 microseconds */

 166.666666666666*2.5 */

 166.666666666666*(1+2/3) */

 166.666666666666*(2+2/3) */

 166.666666666666*(3+2/3) */

 166.666666666666*(4+2/3) */

/**

 * ir_rcmm_decode() - Decode one RCMM pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

 SPDX-License-Identifier: GPL-2.0+

 ir-imon-decoder.c - handle iMon protocol



 Copyright (C) 2018 by Sean Young <sean@mess.org>

 us */

/*

 * This protocol has 30 bits. The format is one IMON_UNIT header pulse,

 * followed by 30 bits. Each bit is one IMON_UNIT check field, and then

 * one IMON_UNIT field with the actual bit (1=space, 0=pulse).

 * The check field is always space for some bits, for others it is pulse if

 * both the preceding and current bit are zero, else space. IMON_CHKBITS

 * defines which bits are of type check.

 *

 * There is no way to distinguish an incomplete message from one where

 * the lower bits are all set, iow. the last pulse is for the lowest

 * bit which is 0.

 Keyboard/Mouse toggle */

 KEY_DOWN */

 KEY_UP */

 KEY_RIGHT */

 KEY_LEFT */

/**

 * ir_imon_decode() - Decode one iMON pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

	/*

	 * Since iMON protocol is a series of bits, if at any point

	 * we encounter an error, make sure that any remaining bits

	 * aren't parsed as a scancode made up of less bits.

	 *

	 * Note that if the stick is held, then the remote repeats

	 * the scancode with about 12ms between them. So, make sure

	 * we have at least 10ms of space after an error. That way,

	 * we're at a new scancode.

/**

 * ir_imon_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 SPDX-License-Identifier: GPL-2.0-only

/**

 * meson-ir-tx.c - Amlogic Meson IR TX driver

 *

 * Copyright (c) 2021, SberDevices. All Rights Reserved.

 *

 * Author: Viktor Prutyanov <viktor.prutyanov@phystech.edu>

 IRCTRL_IR_BLASTER_ADDR0 */

 IRCTRL_IR_BLASTER_ADDR2 */

 IRCTRL_IR_BLASTER_ADDR2 */

 IRCTRL_IR_BLASTER_ADDR3 */

 Locks buf */

	/*

	 * Disable the TX, set modulator clock tick and set initialize

	 * output to be high. Set up carrier frequency and duty cycle. Then

	 * unset initialize output. Enable FIFO interrupt, set FIFO interrupt

	 * threshold. Finally, enable the transmitter back.

		/*

		 * Max space timebase is 100 us.

		 * Pulse timebase equals to carrier period.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Loopback driver for rc-core,

 *

 * Copyright (c) 2010 David Hrdeman <david@hardeman.nu>

 *

 * This driver receives TX data and passes it back as RX data,

 * which is useful for (scripted) debugging of rc-core without

 * having to use actual hardware.

 Fake a silence long enough to cause us to go idle */

 fine to disable filter */

 encode the specified filter and loop it back */

 still loop back the partial raw IR even if it's incomplete */

 do the loopback */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2013 STMicroelectronics Limited

 * Author: Srinivas Kandagatla <srinivas.kandagatla@st.com>

 Register base address */

 RX Register base address */

 Registers */

 sample freq divisor*/

 clock select       */

 clock status       */

 IRB IR/UHF receiver registers */

 pulse time capture */

 sym period capture */

 IRQ enable (R/W)   */

 IRQ status (R/W)   */

 Receive enable     */

 max sym value      */

 overrun status     */

 receive status     */

 noise suppression  */

 polarity inverter  */

/*

 * IRQ set: Enable full FIFO                 1  -> bit  3;

 *          Enable overrun IRQ               1  -> bit  2;

 *          Enable last symbol IRQ           1  -> bit  1:

 *          Enable RX interrupt              1  -> bit  0;

 maximum symbol period (microsecs),timeout to detect end of symbol train */

/*

 * RX graphical example to better understand the difference between ST IR block

 * output and standard definition used by LIRC (and most of the world!)

 *

 *           mark                                     mark

 *      |-IRB_RX_ON-|                            |-IRB_RX_ON-|

 *      ___  ___  ___                            ___  ___  ___             _

 *      | |  | |  | |                            | |  | |  | |             |

 *      | |  | |  | |         space 0            | |  | |  | |   space 1   |

 * _____| |__| |__| |____________________________| |__| |__| |_____________|

 *

 *      |--------------- IRB_RX_SYS -------------|------ IRB_RX_SYS -------|

 *

 *      |------------- encoding bit 0 -----------|---- encoding bit 1 -----|

 *

 * ST hardware returns mark (IRB_RX_ON) and total symbol time (IRB_RX_SYS), so

 * convert to standard mark/space we have to calculate space=(IRB_RX_SYS-mark)

 * The mark time represents the amount of time the carrier (usually 36-40kHz)

 * is detected.The above examples shows Pulse Width Modulation encoding where

 * bit 0 is represented by space>mark.

 FIXME: is 10ms good enough ? */

 discard the entire collection in case of errors!  */

 Ignore any noise */

 adjustments to timings */

 Empty software fifo */

 Enable the IP */

 IRB input pins are inverted internally from high to low. */

 over clocking, workout the adjustment factors */

 enable interrupts and receiver */

 disable interrupts and receiver */

 rx sampling rate is 10Mhz */

 enable wake via this device */

	/*

	 * for LIRC_MODE_MODE2 or LIRC_MODE_PULSE or LIRC_MODE_RAW

	 * lircd expects a long space first before a signal train to sync.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * LIRC base driver

 *

 * by Artur Lipowski <alipowski@interia.pl>

 Used to keep track of allocated lirc devices */

 Only used for sysfs but defined to void otherwise */

/**

 * lirc_raw_event() - Send raw IR data to lirc to be relayed to userspace

 *

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 Packet start */

		/*

		 * Userspace expects a long space event before the start of

		 * the signal to use as a sync.  This may be done with repeat

		 * packets and normal samples.  But if a reset has been sent

		 * then we assume that a long time has passed, so we send a

		 * space with the maximum time value.

 Carrier reports */

 Packet end */

 Normal sample */

 Cap by LIRC_VALUE_MASK */

	/*

	 * bpf does not care about the gap generated above; that exists

	 * for backwards compatibility

/**

 * lirc_scancode_event() - Send scancode data to lirc to be relayed to

 *		userspace. This can be called in atomic context.

 * @dev:	the struct rc_dev descriptor of the device

 * @lsc:	the struct lirc_scancode describing the decoded scancode

 signal duration in us */

 We only have encoders for 32-bit protocols. */

	/*

	 * The lircd gap calculation expects the write function to

	 * wait for the actual IR signal to be transmitted before

	 * returning.

 mode support */

 TX settings */

 RX settings */

 Generic timeout support */

 LIRC_MODE_SCANCODE */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * serial_ir.c

 *

 * serial_ir - Device driver that records pulse- and pause-lengths

 *	       (space-lengths) between DDCD event on a serial port.

 *

 * Copyright (C) 1996,97 Ralph Metzler <rjkm@thp.uni-koeln.de>

 * Copyright (C) 1998 Trent Piepho <xyzzy@u.washington.edu>

 * Copyright (C) 1998 Ben Pfaff <blp@gnu.org>

 * Copyright (C) 1999 Christoph Bartelmus <lirc@bartelmus.de>

 * Copyright (C) 2007 Andrei Tanas <andrei@tanas.ca> (suspend/resume support)

 * Copyright (C) 2016 Sean Young <sean@mess.org> (port to rc-core)

 module parameters */

 -1 = auto, 0 = active high, 1 = active low */

 0 = active high, 1 = active low */

 forward declarations */

 fetch serial input packet (1 byte) from register offset */

 the register is memory-mapped */

 write serial output packet (1 byte) of value to register offset */

 the register is memory-mapped */

 how many bits have to be sent ? */

	/*

	 * delta should never exceed 4 seconds and on m68k

	 * ndelay(s64) does not compile; so use s32 rather than s64.

 Ensure the dividend fits into 32 bit */

 simple noise filter */

 not our interrupt */

 get current time */

			/*

			 * The driver needs to know if your receiver is

			 * active high or active low, or the space/pulse

			 * sense could be inverted.

 calc time since last interrupt in nanoseconds */

 really long time */

 sanity check */

					/*

					 * detecting pulse while this

					 * MUST be a space!

 still pending ? */

	/*

	 * This is a simple port existence test, borrowed from the autoconfig

	 * function in drivers/tty/serial/8250/8250_port.c

 we fail, there's nothing here */

 Set DLAB 0. */

 First of all, disable all interrupts */

 Clear registers. */

 Set line for power source */

 Clear registers again to be sure. */

 setup port to 7N1 @ 115200 Baud */

 7N1+start = 9 bits at 115200 ~ 3 bits at 38kHz */

 Set DLAB 1. */

 Set divisor to 1 => 115200 Baud */

 Set DLAB 0 +  7N1 */

 THR interrupt already disabled at this point */

 Needed by serial_ir_probe() */

 Reserve io region. */

 Initialize pulse/space widths */

 If pin is high, then this must be an active low receiver. */

 wait 1/2 sec for the power supply */

		/*

		 * probe 9 times every 0.04s, collect "votes" for

		 * active high/low

 initialize timestamp */

 Set DLAB 0. */

 Set DLAB 0. */

 First of all, disable all interrupts */

 DTR, RTS down */

 Set DLAB 0. */

 Disable all interrupts */

 Clear registers. */

 Enable Interrupt */

 if nothing specified, use ttyS0/com1 and irq 4 */

 make sure sense is either -1, 0, or 1 */

 some architectures (e.g. intel xscale) have memory mapped registers */

/*

 * some architectures (e.g. intel xscale) align the 8bit serial registers

 * on 32bit word boundaries.

 * See linux-kernel/drivers/tty/serial/8250/8250.c serial_in()/out()

 SPDX-License-Identifier: GPL-2.0+

 Driver for Xbox DVD Movie Playback Kit

 Copyright (c) 2018 by Benjamin Valentin <benpicco@googlemail.com>

/*

 *  Xbox DVD Movie Playback Kit USB IR dongle support

 *

 *  The driver was derived from the ati_remote driver 2.2.1

 *          and used information from lirc_xbox.c

 *

 *          Copyright (c) 2011, 2012 Anssi Hannula <anssi.hannula@iki.fi>

 *          Copyright (c) 2004 Torrey Hoffman <thoffman@arnor.net>

 *          Copyright (c) 2002 Vladimir Dergachev

 *          Copyright (c) 2003-2004 Paul Miller <pmiller9@users.sourceforge.net>

/*

 * Module and Version Information

 size of product name, path buffers */

 size of URB data buffers */

/*

 * USB vendor ids for XBOX DVD Dongles

 Gamester Xbox DVD Movie Playback Kit IR */

 Microsoft Xbox DVD Movie Playback Kit IR */

 Terminating entry */

 On first open, submit the read urb which was set up previously. */

/*

 * xbox_remote_report_input

	/*

	 * data[0] = 0x00

	 * data[1] = length - always 0x06

	 * data[2] = the key code

	 * data[3] = high part of key code

	 * data[4] = last_press_ms (low)

	 * data[5] = last_press_ms (high)

 Deal with strange looking inputs */

/*

 * xbox_remote_irq_in

 success */

 unlink */

 error */

 Set up irq_urb */

/*

 * xbox_remote_probe

 why is there also a device with no endpoints?

 Allocate URB buffer */

 default map */

 Device Hardware Initialization */

 Set up and register rc device */

/*

 * xbox_remote_disconnect

 usb specific object to register with the usb subsystem */

 SPDX-License-Identifier: GPL-2.0-only

/* ir-sony-decoder.c - handle Sony IR Pulse/Space protocol

 *

 * Copyright (C) 2010 by David Hrdeman <david@hardeman.nu>

 us */

 minimum */

/**

 * ir_sony_decode() - Decode one Sony pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:         the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

/**

 * ir_sony_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Streamzap Remote Control driver

 *

 * Copyright (c) 2005 Christoph Bartelmus <lirc@bartelmus.de>

 * Copyright (c) 2010 Jarod Wilson <jarod@wilsonet.com>

 *

 * This driver was based on the work of Greg Wickham and Adrian

 * Dewhurst. It was substantially rewritten to support correct signal

 * gaps and now maintains a delay buffer, which is used to present

 * consistent timing behaviour to user space applications. Without the

 * delay buffer an ugly hack would be required in lircd, which can

 * cause sluggish signal decoding in certain situations.

 *

 * Ported to in-kernel ir-core interface by Jarod Wilson

 *

 * This driver is based on the USB skeleton driver packaged with the

 * kernel; copyright (C) 2001-2003 Greg Kroah-Hartman (greg@kroah.com)

 table of devices that work with this driver */

 Streamzap Remote Control */

 Terminating entry */

 number of samples buffered */

 structure to hold our device specific stuff */

 ir-core */

 core device info */

 usb */

 buffer & dma */

 track what state we're in */

 tracks whether we are currently receiving some signal */

 sum of signal lengths received since signal start */

 start time of signal; necessary for gap tracking */

 local function prototypes */

 usb specific object needed to register this driver with the usb subsystem */

 really long time */

/*

 * streamzap_callback - usb IRQ handler callback

 *

 * This procedure is invoked on reception of data from

 * the usb remote.

		/*

		 * this urb is terminated, clean up.

		 * sz might already be invalid at this point

/*

 *	streamzap_probe

 *

 *	Called by usb-core to associated with a candidate device

 *	On any failure the return value is the ERROR

 *	On success return 0

 Allocate space for device driver specific data */

 Check to ensure endpoint information matches requirements */

 Allocate the USB buffer and IRQ URB */

 FIXME: don't yet have a way to set this */

 not yet supported, depends on patches from maxim */

 see also: LIRC_GET_REC_RESOLUTION and LIRC_SET_REC_TIMEOUT */

 Complete final initialisations */

/*

 * streamzap_disconnect

 *

 * Called by the usb core when the device is removed from the system.

 *

 * This routine guarantees that the driver will not submit any more urbs

 * by clearing dev->usbdev.  It is also supposed to terminate any currently

 * active urbs.  Unfortunately, usb_bulk_msg(), used in streamzap_read(),

 * does not provide any way to do this.

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2018 Sean Young <sean@mess.org>

 Each bit is 250us */

/*

 * The first 5 bytes of data represent IR pulse or space. Each bit, starting

 * from highest bit in the first byte, represents 250s of data. It is 1

 * for space and 0 for pulse.

 *

 * The station sends 10 packets, and the 7th byte will be number 1 to 10, so

 * when we receive 10 we assume all the data has arrived.

	/*

	 * Only the first 5 bytes contain IR data. Right shift so we move

	 * the IR bits to the lower 40 bits.

		/*

		 * Find highest set bit which is less or equal to offset

		 *

		 * offset is the bit above (base 0) where we start looking.

		 *

		 * data & (BIT_ULL(offset) - 1) masks off any unwanted bits,

		 * so we have just bits less than offset.

		 *

		 * fls will tell us the highest bit set plus 1 (or 0 if no

		 * bits are set).

 SoundGraph iMON (IR only) -- sg_imon.inf */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for USB Windows Media Center Ed. eHome Infrared Transceivers

 *

 * Copyright (c) 2010-2011, Jarod Wilson <jarod@redhat.com>

 *

 * Based on the original lirc_mceusb and lirc_mceusb2 drivers, by Dan

 * Conti, Martin Blatter and Daniel Melander, the latter of which was

 * in turn also based on the lirc_atiusb driver by Paul Miller. The

 * two mce drivers were merged into one by Jarod Wilson, with transmit

 * support for the 1st-gen device added primarily by Patrick Calhoun,

 * with a bit of tweaks by Jarod. Debugging improvements and proper

 * support for what appears to be 3rd-gen hardware added by Jarod.

 * Initial port from lirc driver to ir-core drivery by Jarod, based

 * partially on a port to an earlier proposed IR infrastructure by

 * Jon Smirl, which included enhancements and simplifications to the

 * incoming IR buffer parsing routines.

 *

 * Updated in July of 2011 with the aid of Microsoft's official

 * remote/transceiver requirements and specification document, found at

 * download.microsoft.com, title

 * Windows-Media-Center-RC-IR-Collection-Green-Button-Specification-03-08-2011-V2.pdf

 in milliseconds */

 Size of usb ctrl msg on gen1 hw */

 Init messages on gen1 hw to throw out */

 MCE constants */

 TX IR buffer length */

 Approx 50us resolution */

 Max length of packet (with header) */

 Actual format is 0x80 + num_bytes */

 End of IR data */

 Two transmitters, hardware dependent? */

 Vals: TX1=0x01, TX2=0x02, ALL=0x03 */

 Pulse bit, MSB set == PULSE else SPACE */

 Pulse mask */

 Longest transmittable pulse symbol */

/*

 * The interface between the host and the IR hardware is command-response

 * based. All commands and responses have a consistent format, where a lead

 * byte always identifies the type of data following it. The lead byte has

 * a port value in the 3 highest bits and a length value in the 5 lowest

 * bits.

 *

 * The length field is overloaded, with a value of 11111 indicating that the

 * following byte is a command or response code, and the length of the entire

 * message is determined by the code. If the length field is not 11111, then

 * it specifies the number of bytes of port data that follow.

 (0x4 << 5) | MCE_CMD = 0x9f */

 (0x7 << 5) | MCE_CMD = 0xff */

 0xc0 through 0xdf flush & 0x1f bytes */

 Mask out command bits */

 Command port headers */

 IR-related cmd/rsp */

 System (non-IR) device cmd/rsp */

 Commands that set device state  (2-4 bytes in length) */

 Reset device, 2 bytes */

 Resume device after error, 2 bytes */

 Set tx carrier, 4 bytes */

 Set timeout, 4 bytes */

 Set tx ports, 3 bytes */

 Set rx ports, 3 bytes */

 Flash receiver LED, 2 bytes */

 Commands that query device state (all 2 bytes, unless noted) */

 Get carrier */

 Get timeout */

 Get tx ports */

 Get rx ports */

 Get tx port status, 3 bytes */

 Get number of ports */

 Get wake source */

 Get emulator interface version */

 Get device details (em ver2 only) */

 Get wake details (em ver2 only) */

 Get wake pattern (em ver2 only) */

 Misc commands */

 No operation */

 Responses to commands (non-error cases) */

 tx carrier, 4 bytes */

 rx timeout, 4 bytes */

 wake source, 3 bytes */

 tx port mask, 3 bytes */

 rx port mask, 3 bytes */

 tx port status, 7 bytes */

 rx carrier count, 4 bytes */

 number of ports, 4 bytes */

 wake capabilities, 3 bytes */

 wake pattern details, 6 bytes */

 device capabilities, 3 bytes */

 emulator interface ver, 3 bytes */

 success flashing LED, 2 bytes */

 Responses to error cases, must send MCE_CMD_RESUME to clear them */

 illegal command for port, 2 bytes */

 tx timed out, 2 bytes */

 Misc commands/responses not defined in the MCE remote/transceiver spec */

 End of signal */

 Ping device */

 Unknown */

 Unknown */

 Unknown */

 Unknown */

 Get hw/sw revision */

 Unknown */

 Unknown */

 Unknown */

 Unknown */

 These show up various places... */

/* if buf[i] & MCE_PORT_MASK == 0x80 and buf[i] != MCE_CMD_PORT_IR,

 Packet length mask */

 Most boards */

	/*

	 * 2nd IR receiver (short-range, wideband) for learning mode:

	 *     0, absent 2nd receiver (rx2)

	 *     1, rx2 present

	 *     2, rx2 which under counts IR carrier cycles

 Allow specify a per-board map */

 per-board name */

		/*

		 * In fact, the EVK is shipped without

		 * remotes, but we should have something handy,

		 * to allow testing it

 tx isn't wired up at all */

 eeprom says it has no tx */

 Original Microsoft MCE IR Transceiver (often HP-branded) */

 Philips Infrared Transceiver - Sahara branded */

 Philips Infrared Transceiver - HP branded */

 Philips SRM5100 */

 Philips Infrared Transceiver - Omaura */

 Philips Infrared Transceiver - Spinel plus */

 Philips eHome Infrared Transceiver */

 Philips/Spinel plus IR transceiver for ASUS */

 Philips/Spinel plus IR transceiver for ASUS */

 Philips IR transceiver (Dell branded) */

 Realtek MCE IR Receiver and card reader */

 SMK/Toshiba G83C0004D410 */

 SMK eHome Infrared Transceiver (Sony VAIO) */

 bundled with Hauppauge PVR-150 */

 SMK eHome Infrared Transceiver */

 SMK/I-O Data GV-MC7/RCKIT Receiver */

 SMK RXX6000 Infrared Receiver */

 Tatung eHome Infrared Transceiver */

 Shuttle eHome Infrared Transceiver */

 Shuttle eHome Infrared Transceiver */

 Gateway eHome Infrared Transceiver */

 Mitsumi */

 Topseed eHome Infrared Transceiver */

 Topseed HP eHome Infrared Transceiver */

 Topseed eHome Infrared Transceiver */

 Topseed eHome Infrared Transceiver */

 Topseed eHome Infrared Transceiver */

 Topseed eHome Infrared Transceiver */

 Ricavision internal Infrared Transceiver */

 Itron ione Libra Q-11 */

 FIC eHome Infrared Transceiver */

 LG eHome Infrared Transceiver */

 Microsoft MCE Infrared Transceiver */

 Formosa eHome Infrared Transceiver */

 Formosa21 / eHome Infrared Receiver */

 Formosa aim / Trust MCE Infrared Receiver */

 Formosa Industrial Computing / Beanbag Emulation Device */

 Formosa21 / eHome Infrared Receiver */

 Formosa Industrial Computing AIM IR605/A */

 Formosa Industrial Computing */

 Formosa Industrial Computing */

 Fintek eHome Infrared Transceiver (HP branded) */

 Fintek eHome Infrared Transceiver */

 Fintek eHome Infrared Transceiver (in the AOpen MP45) */

 Pinnacle Remote Kit */

 Elitegroup Computer Systems IR */

 Wistron Corp. eHome Infrared Receiver */

 Compro K100 */

 Compro K100 v2 */

 Northstar Systems, Inc. eHome Infrared Transceiver */

 TiVo PC IR Receiver */

 Conexant Hybrid TV "Shelby" Polaris SDK */

 Conexant Hybrid TV RDU253S Polaris */

 Twisted Melon Inc. - Manta Mini Receiver */

 Twisted Melon Inc. - Manta Pico Receiver */

 Twisted Melon Inc. - Manta Transceiver */

 Hauppauge WINTV-HVR-HVR 930C-HD - based on cx231xx */

 Hauppauge WinTV-HVR-935C - based on cx231xx */

 Hauppauge WinTV-HVR-955Q - based on cx231xx */

 Hauppauge WinTV-HVR-975 - based on cx231xx */

 Adaptec / HP eHome Receiver */

 Evromedia USB Full Hybrid Full HD */

 Astrometa T2hybrid */

 Terminating entry */

 data structure for each usb transceiver */

 ir-core bits */

 optional features we can enable */

 aka learning mode, short-range rx */

 core device bits */

 usb */

 buffers and dma */

 Remaining IR data bytes in packet */

 transmit support */

 flag to issue a device resume cmd */

 emulator interface version */

 number of transmit ports */

 number of receive sensors */

 bitmask of transmitters with cable */

 bitmask of active receive sensors */

 wideband rx is active */

 receiver carrier frequency detection support */

 IR pulse "on" cumulative time units */

 pulse "on" count in measurement interval */

	/*

	 * support for async error handler mceusb_deferred_kevent()

	 * where usb_clear_halt(), usb_reset_configuration(),

	 * usb_reset_device(), etc. must be done in process context

 MCE Device Command Strings, generally a port and command pair */

 sub in desired values in lower byte or bytes for full command */

/* FIXME: make use of these for transmit.

static char SET_CARRIER_FREQ[]	= {MCE_CMD_PORT_IR,

				   MCE_CMD_SETIRCFS, 0x00, 0x00};

static char SET_TX_BITMASK[]	= {MCE_CMD_PORT_IR, MCE_CMD_SETIRTXPORTS, 0x00};

static char SET_RX_TIMEOUT[]	= {MCE_CMD_PORT_IR,

				   MCE_CMD_SETIRTIMEOUT, 0x00, 0x00};

static char SET_RX_SENSOR[]	= {MCE_CMD_PORT_IR,

				   MCE_RSP_EQIRRXPORTEN, 0x00};

 Trace meaningless 0xb1 0x60 header bytes on original receiver */

 Trace IR data header or trailer */

 Unexpected end of buffer? */

 Decode MCE command/response */

 We use data1 + 1 here, to match hw labels */

 prescaler should make sense

 value is in units of 50us, so x*50/1000 ms */

 aka MCE_RSP_EQIRRXCFCNT */

/*

 * Schedule work that can't be done in interrupt handlers

 * (mceusb_dev_recv() and mce_write_callback()) nor tasklets.

 * Invokes mceusb_deferred_kevent() for recovering from

 * error events specified by the kevent bit field.

/*

 * Write (TX/send) data to MCE device USB endpoint out.

 * Used for IR blaster TX and MCE device commands.

 *

 * Return: The number of bytes written (> 0) or errno (< 0).

 outbound data */

 bytes written */

 success */

/*

 * Transmit IR out the MCE device IR blaster port(s).

 *

 * Convert IR pulse/space sequence from LIRC to MCE format.

 * Break up a long IR sequence into multiple parts (MCE IR data packets).

 *

 * u32 txbuf[] consists of IR pulse, space, ..., and pulse times in usec.

 * Pulses and spaces are implicit by their position.

 * The first IR sample, txbuf[0], is always a pulse.

 *

 * u8 irbuf[] consists of multiple IR data packets for the MCE device.

 * A packet is 1 u8 MCE_IRDATA_HEADER and up to 30 u8 IR samples.

 * An IR sample is 1-bit pulse/space flag with 7-bit time

 * in MCE time units (50usec).

 *

 * Return: The number of IR samples sent (> 0) or errno (< 0).

 Send the set TX ports command */

 Generate mce IR data packet */

 loop to support long pulses/spaces > 6350us (127*50us) */

 Insert IR header every 30th entry */

 Room for IR header and one IR sample? */

 Send near full buffer */

 Insert IR sample */

			/*

			 * Even i = IR pulse

			 * Odd  i = IR space

 IR buffer full? */

 Fix packet length in last header */

 Send full buffer */

 after for loop, 0 <= ircount < MCE_IRBUF_SIZE */

 Fix packet length in last header */

 Append IR trailer (0x80) to final partial (or empty) IR buffer */

 Send final buffer */

 Sets active IR outputs -- mce devices typically have two */

 return number of transmitters */

 Sets the send carrier frequency and mode */

 Carrier has changed */

 Transmit new carrier to mce device */

 get receiver timeout value */

/*

 * Select or deselect the 2nd receiver port.

 * Second receiver is learning mode, wide-band, short-range receiver.

 * Only one receiver (long or short range) may be active at a time.

 port 2 is short range receiver */

 port 1 is long range receiver */

 response from device sets ir->learning_active */

/*

 * Enable/disable receiver carrier frequency pass through reporting.

 * Only the short-range receiver has carrier frequency measuring capability.

 * Implicitly select this receiver when enabling carrier frequency reporting.

 port 2 is short range receiver */

		/*

		 * Revert to normal (long-range) receiver only if the

		 * wideband (short-range) receiver wasn't explicitly

		 * enabled.

 port 1 is long range receiver */

/*

 * Handle PORT_SYS/IR command response received from the MCE device.

 *

 * Assumes single response with all its data (not truncated)

 * in buf_in[]. The response itself determines its total length

 * (mceusb_cmd_datasize() + 2) and hence the minimum size of buf_in[].

 *

 * We don't do anything but print debug spew for many of the command bits

 * we receive from the hardware, but some of them are useful information

 * we want to store so that we can use them.

 read only when required */

 read only when required */

 the one and only 5-byte return value command */

 1-byte return value commands */

 No return value commands */

 2-byte return value commands */

		/*

		 * The carrier cycle counter can overflow and wrap around

		 * without notice from the device. So frequency measurement

		 * will be inaccurate with long duration IR.

		 *

		 * The long-range (non learning) receiver always reports

		 * zero count so we always ignore its report.

			/*

			 * Adjust carrier cycle count by adding

			 * 1 missed count per pulse "on"

 1-byte return value commands */

 No return value commands */

 skip meaningless 0xb1 0x60 header bytes on orig receiver */

 if there's no data, just return now */

				/*

				 * got PORT_SYS, PORT_IR, or unknown

				 * command response prefix

			/*

			 * got IR data prefix (0x80 + num_bytes)

			 * decode MCE packets of the form {0x83, AA, BB, CC}

			 * IR data packets can span USB messages

	/*

	 * Accept IR data spanning multiple rx buffers.

	 * Reject MCE command response spanning multiple rx buffers.

 success */

 If we get no reply or an illegal command reply, its ver 1, says MS */

	/*

	 * This is a strange one. Windows issues a set address to the device

	 * on the receive control pipe and expect a certain value pair back

 set feature: bit rate 38400 bps */

 bRequest 4: set char length to 8 bits */

 bRequest 2: set handshaking to use DTR/DSR */

 device resume */

 get hw/sw revision? */

 device resume */

 get wake version (protocol, key, address) */

 unknown what this one actually returns... */

 defaults, if the hardware doesn't support querying */

 get number of tx and rx ports */

 get the carrier and frequency */

 get the transmitter bitmask */

 get receiver timeout value */

 get receiver sensor setting */

/*

 * Workqueue function

 * for resetting or recovering device after occurrence of error events

 * specified in ir->kevent bit field.

 * Function runs (via schedule_work()) in non-interrupt context, for

 * calls here (such as usb_clear_halt()) requiring non-interrupt context.

			/*

			 * Unable to clear RX halt/stall.

			 * Will need to call usb_reset_device().

 Cancel all other error events and handlers */

			/*

			 * Unable to clear TX halt/stall.

			 * Will need to call usb_reset_device().

 Cancel all other error events and handlers */

		/*

		 * If we can't set the timeout using CMD_SETIRTIMEOUT, we can

		 * rely on software timeouts for timeouts < 100ms.

 There are multi-function devices with non-IR interfaces */

 step through the endpoints to find first bulk in and out endpoint */

 Saving usb interface data for use by the transmitter routine */

	/*

	 * Initialize async USB error handler before registering

	 * or activating any mceusb RX and TX functions

 wire up inbound data handler */

 flush buffers on the device */

 figure out which firmware/emulator version this hardware has */

 initialize device */

 enable wake via this device */

 Error-handling path */

 SPDX-License-Identifier: GPL-2.0

 ir-rc5-decoder.c - decoder for RC5(x) and StreamZap protocols



 Copyright (C) 2010 by Mauro Carvalho Chehab

 Copyright (C) 2010 by Jarod Wilson <jarod@redhat.com>

/*

 * This decoder handles the 14 bit RC5 protocol, 15 bit "StreamZap" protocol

 * and 20 bit RC5x protocol.

 us */

 In reality, approx 100 */

/**

 * ir_rc5_decode() - Decode one RC-5 pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

 RC5X */

 RC5 */

 RC5 StreamZap */

/**

 * ir_rc5_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol variant to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 *		-EINVAL if the scancode is ambiguous or invalid.

 Detect protocol and convert scancode to raw data */

 decode scancode */

 encode data */

 First bit is encoded by leader_pulse */

 decode scancode */

 encode data */

 First bit is encoded by leader_pulse */

 RC5-SZ scancode is raw enough for Manchester as it is */

 First bit is encoded by leader_pulse */

www.redhat.com)");

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *   imon.c:	input and display driver for SoundGraph iMON IR/VFD/LCD

 *

 *   Copyright(C) 2010  Jarod Wilson <jarod@wilsonet.com>

 *   Portions based on the original lirc_imon driver,

 *	Copyright(C) 2004  Venky Raju(dev@venky.ws)

 *

 *   Huge thanks to R. Geoff Newbury for invaluable debugging on the

 *   0xffdc iMON devices, and for sending me one to hack on, without

 *   which the support for them wouldn't be nearly as good. Thanks

 *   also to the numerous 0xffdc device owners that tested auto-config

 *   support for me and provided debug dumps from their devices.

 each bit received is 250us */

** P R O T O T Y P E S ***/

 USB Callback prototypes */

 suspend/resume support */

 Display file_operations function prototypes */

 VFD write operation */

 LCD file_operations override function prototypes */

** G L O B A L S ***/

 Newer devices have two interfaces */

 not all controllers do */

 display port has been opened */

 true if iMON 2.4G LT/DT RF device */

 RF remote associating */

 USB device presence, interface 0 */

 USB device presence, interface 1 */

 to lock this object */

 For unexpected USB disconnects */

 user data buffer */

 wait for write to finish */

 write in progress */

 status of tx completion */

 usb vendor ID */

 usb product ID */

 rc-core device for remote */

 input device for panel & IR mouse */

 input device for touchscreen */

 make sure we get keycodes right */

 current input keycode */

 last reported input keycode */

 the computed remote scancode */

 the computed remote toggle bit */

 iMON or MCE (RC6) IR protocol? */

 some keys send a release code */

 store the display type */

 toggle kbd(0)/mouse(1) mode */

 rc input device name */

 rc input device phys path */

 input device name */

 input device phys path */

 touch screen name */

 touch screen phys path */

 touch screen timer */

 x coordinate on touchscreen */

 y coordinate on touchscreen */

 device description with key */

 table for front panels */

 vfd character device file operations */

 lcd character device file operations */

 imon receiver front panel/knob key table */

 Go */

 0xffdc iMON MCE VFD */

 iMON Knob values */

 Go */

 0xffdc iMON MCE VFD */

 iMON Knob values */

 imon receiver front panel/knob key table for DH102*/

 imon ultrabay front panel key table */

 Go */

 Music */

 Movie */

 Photo */

 DVD */

 TV */

 Previous */

 Next */

/*

 * USB Device ID for iMON USB Control Boards

 *

 * The Windows drivers contain 6 different inf files, more or less one for

 * each new device until the 0x0034-0x0046 devices, which all use the same

 * driver. Some of the devices in the 34-46 range haven't been definitively

 * identified yet. Early devices have either a TriGem Computer, Inc. or a

 * Samsung vendor ID (0x0aa8 and 0x04e8 respectively), while all later

 * devices use the SoundGraph vendor ID (0x15c2). This driver only supports

 * the ffdc and later devices, which do onboard decoding.

	/*

	 * Several devices with this same device ID, all use iMON_PAD.inf

	 * SoundGraph iMON PAD (IR & VFD)

	 * SoundGraph iMON PAD (IR & LCD)

	 * SoundGraph iMON Knob (IR only)

	/*

	 * Newer devices, all driven by the latest iMON Windows driver, full

	 * list of device IDs extracted via 'strings Setup/data1.hdr |grep 15c2'

	 * Need user input to fill in details on unknown devices.

 SoundGraph iMON OEM Touch LCD (IR & 7" VGA LCD) */

 SoundGraph iMON OEM Touch LCD (IR & 4.3" VGA LCD) */

 SoundGraph iMON OEM VFD (IR & VFD) */

 device specifics unknown */

 SoundGraph iMON OEM LCD (IR & LCD) */

 SoundGraph iMON UltraBay (IR & LCD) */

 device specifics unknown */

 device specifics unknown */

 SoundGraph iMON OEM Inside (IR only) */

 device specifics unknown */

 device specifics unknown */

 device specifics unknown */

 device specifics unknown */

 SoundGraph iMON MINI (IR only) */

 Antec Veris Multimedia Station EZ External (IR only) */

 Antec Veris Multimedia Station Basic Internal (IR only) */

 Antec Veris Multimedia Station Elite (IR & VFD) */

 Antec Veris Multimedia Station Premiere (IR & LCD) */

 device specifics unknown */

 USB Device data */

 to prevent races between open() and disconnect(), probing, etc */

 Module bookkeeping bits */

 lcd, vfd, vga or none? should be auto-detected, but can be overridden... */

/*

 * In certain use cases, mouse mode isn't really helpful, and could actually

 * cause confusion, so allow disabling it when the IR device is open.

 threshold at which a pad push registers as an arrow key in kbd mode */

/*

 * Called when the Display device (e.g. /dev/lcd0)

 * is opened by the application.

 prevent races with disconnect */

/*

 * Called when the display device (e.g. /dev/lcd0)

 * is closed by the application.

/*

 * Sends a packet to the device -- this function must be called with

 * ictx->lock held, or its unlock/lock sequence while waiting for tx

 * to complete can/will lead to a deadlock.

 Check if we need to use control or interrupt urb */

 fill request into kmalloc'ed space: */

 setup packet is '21 09 0200 0001 0008' */

 control pipe is endpoint 0x00 */

 build the control urb */

 ensure later readers know we're busy */

 ensure later readers know we're not busy */

 Wait for transmission to complete (or abort) */

	/*

	 * Induce a mandatory delay before returning, as otherwise,

	 * send_packet can get called so rapidly as to overwhelm the device,

	 * particularly on faster systems and/or those with quirky usb.

/*

 * Sends an associate packet to the iMON 2.4G.

 *

 * This might not be such a good idea, since it has an id collision with

 * some versions of the "IR & VFD" combo. The only way to determine if it

 * is an RF version is to look at the product description string. (Which

 * we currently do not fetch).

/*

 * Sends packets to setup and show clock on iMON display

 *

 * Arguments: year - last 2 digits of year, month - 1..12,

 * day - 1..31, dow - day of the week (0-Sun...6-Sat),

 * hour - 0..23, minute - 0..59, second - 0..59

/*

 * These are the sysfs functions to handle the association on the iMON 2.4G LT.

www.lirc.org/html/imon-24g.html for instructions on how to associate your iMON 2.4G DT/LT remote\n");

/*

 * sysfs functions to control internal imon clock

/*

 * Writes data to the VFD.  The iMON VFD is 2x16 characters

 * and requires data in 5 consecutive USB interrupt packets,

 * each packet but the last carrying 7 bytes.

 *

 * I don't know if the VFD board supports features such as

 * scrolling, clearing rows, blanking, etc. so at

 * the caller must provide a full screen of data.  If fewer

 * than 32 bytes are provided spaces will be appended to

 * generate a full screen.

 Pad with spaces */

 Send packet #6 */

/*

 * Writes data to the LCD.  The iMON OEM LCD screen expects 8-byte

 * packets. We accept data as 16 hexadecimal digits, followed by a

 * newline (to make it easy to drive the device from a command-line

 * -- even though the actual binary data is a bit complicated).

 *

 * The device itself is not a "traditional" text-mode display. It's

 * actually a 16x96 pixel bitmap display. That means if you want to

 * display text, you've got to have your own "font" and translate the

 * text into bitmaps for display. This is really flexible (you can

 * display whatever diacritics you need, and so on), but it's also

 * a lot more complicated than most LCDs...

/*

 * Callback function for USB core API: transmit data

 notify waiters that write has finished */

 ensure later readers know we're not busy */

/*

 * report touchscreen input

/*

 * iMON IR receivers support two different signal sets -- those used by

 * the iMON remotes, and those used by the Windows MCE remotes (which is

 * really just RC-6), but only one or the other at a time, as the signals

 * are decoded onboard the receiver.

 *

 * This function gets called two different ways, one way is from

 * rc_register_device, for initial protocol selection/setup, and the other is

 * via a userspace-initiated protocol change request, either by direct sysfs

 * prodding or by something like ir-keytable. In the rc_register_device case,

 * the imon context lock is already held, but when initiated from userspace,

 * it is not, so we must acquire it prior to calling send_packet, which

 * requires that the lock is held.

 already the default */

 already the default */

/*

 * The directional pad behaves a bit differently, depending on whether this is

 * one of the older ffdc devices or a newer device. Newer devices appear to

 * have a higher resolution matrix for more precise mouse movement, but it

 * makes things overly sensitive in keyboard mode, so we do some interesting

 * contortions to make it less touchy. Older devices run through the same

 * routine with shorter timeout and a smaller threshold.

 Look for the initial press of a button */

 Look for the release of a button */

	/*

	 * On some receivers, mce keys decode to 0x8000f04xx and 0x8000f84xx

	 * (the toggle bit flipping between alternating key presses), while

	 * on other receivers, we see 0x8000f74xx and 0x8000ff4xx. To keep

	 * the table trim, we always or in the bits to look up 0x8000ff4xx,

	 * but we can't or them into all codes, as some keys are decoded in

	 * a different way w/o the same use of the toggle bit...

 not used in mce mode, but make sure we know its false */

 newer iMON device PAD or mouse button */

 0xffdc iMON PAD or mouse button input */

 some ffdc devices decode mouse buttons differently... */

 ch+/- buttons, which we use for an emulated scroll wheel */

	/*

	 * The imon directional pad functions more like a touchpad. Bytes 3 & 4

	 * contain a position coordinate (x,y), with each component ranging

	 * from -14 to 14. We want to down-sample this to only 4 discrete values

	 * for up/down/left/right arrow keys. Also, when you get too close to

	 * diagonals, it has a tendency to jump back and forth, so lets try to

	 * ignore when they get too close.

 first, pad to 8 bytes so it conforms with everything else */

 in msecs */

 (2*threshold) x (2*threshold) square */

			/*

			 * Hack alert: instead of using keycodes, we have

			 * to use hard-coded scancodes here...

 KEY_DOWN */

 KEY_UP */

 KEY_RIGHT */

 KEY_LEFT */

	/*

	 * Handle on-board decoded pad events for e.g. older VFD/iMON-Pad

	 * device (15c2:ffdc). The remote generates various codes from

	 * 0x68nnnnB7 to 0x6AnnnnB7, the left mouse button generates

	 * 0x688301b7 and the right one 0x688481b7. All other keys generate

	 * 0x2nnnnnnn. Position coordinate is encoded in buf[1] and buf[2] with

	 * reversed endianness. Extract direction from buffer, rotate endianness,

	 * adjust sign and feed the values into stabilize(). The resulting codes

	 * will be 0x01008000, 0x01007F00, which match the newer devices.

 in msecs */

 (2*threshold) x (2*threshold) square */

 buf[1] is x */

 buf[2] is y */

			/*

			 * Hack alert: instead of using keycodes, we have

			 * to use hard-coded scancodes here...

 KEY_DOWN */

 KEY_UP */

 KEY_RIGHT */

 KEY_LEFT */

/*

 * figure out if these is a press or a release. We don't actually

 * care about repeats, as those will be auto-generated within the IR

 * subsystem for repeating scancodes.

 key release of 0x02XXXXXX key */

 mouse button release on (some) 0xffdc devices */

 mouse button release on (some other) 0xffdc devices */

 mce-specific button handling, no keyup events */

 incoherent or irrelevant data */

 key release of 0xXXXXXXb7 key */

 this is a button press */

/*

 * Process the incoming packet

 filter out junk data on the older 0xffdc imon devices */

 Figure out what key was pressed */

 keyboard/mouse mode toggle button */

 send touchscreen events through input subsystem if touchpad data */

 look for mouse events with pad in mouse mode */

 Now for some special handling to convert pad input to arrow keys */

 Only panel type events left to process now */

 KEY repeats from knob and panel that need to be suppressed */

 panel keys don't generate a release */

 iMON 2.4G associate frame */

 REFID */

 iMON 2.4G */

 LT */

 DT */

/*

 * Callback function for USB core API: receive data

	/*

	 * if we get a callback before we're done configuring the hardware, we

	 * can't yet process the data, as there's nowhere to send it, but we

	 * still need to submit a new rx URB to avoid wedging the hardware

 usbcore unlink successful! */

 transport endpoint was shut down */

	/*

	 * if we get a callback before we're done configuring the hardware, we

	 * can't yet process the data, as there's nowhere to send it, but we

	 * still need to submit a new rx URB to avoid wedging the hardware

 usbcore unlink successful! */

 transport endpoint was shut down */

/*

 * The 0x15c2:0xffdc device ID was used for umpteen different imon

 * devices, and all of them constantly spew interrupts, even when there

 * is no actual data to report. However, byte 6 of this buffer looks like

 * its unique across device variants, so we're trying to key off that to

 * figure out which display type (if any) and what IR protocol the device

 * actually supports. These devices have their IR protocol hard-coded into

 * their firmware, they can't be changed on the fly like the newer hardware.

 iMON Knob, no display, iMON IR + vol knob */

 iMON 2.4G LT (usb stick), no display, iMON RF */

 iMON VFD, no IR (does have vol knob tho) */

 iMON VFD, iMON IR */

 iMON VFD, MCE IR */

 iMON VFD, iMON or MCE IR */

 iMON LCD, MCE IR */

 no display, iMON IR */

 Soundgraph iMON UltraBay */

		/*

		 * We don't know which one it is, allow user to set the

		 * RC6 one from userspace if IMON wasn't correct.

	/*

	 * Try to auto-detect the type of display if the user hasn't set

	 * it by hand via the display_type modparam. Default is VFD.

 set in imon_get_ffdc_type() */

 iMON PAD or MCE */

 Enable front-panel buttons and/or knobs */

 Not fatal, but warn about it */

 panel and/or knob code support */

	/*

	 * Scan the endpoint list and set:

	 *	first input endpoint = IR endpoint

	 *	first output endpoint = display endpoint

		/*

		 * tx is used to send characters to lcd/vfd, associate RF

		 * remotes, set IR protocol, and maybe more...

	/*

	 * If we didn't find a display endpoint, this is probably one of the

	 * newer iMON devices that use control urb instead of interrupt

	/*

	 * Some iMON receivers have no display. Unfortunately, it seems

	 * that SoundGraph recycles device IDs between devices both with

	 * and without... :\

	/*

	 * iMON Touch devices have a VGA touchscreen, but no "display", as

	 * that refers to e.g. /dev/lcd0 (a character device LCD or VFD).

 Input endpoint is mandatory */

 save drive info for later accessing the panel/knob key table */

 default send_packet delay is 5ms but some devices need more */

 set up sysfs entry for built-in clock */

 Not a fatal error, so ignore */

/*

 * Callback function for USB core API: Probe

 prevent races probing devices w/multiple interfaces */

 this is the secondary interface on the device */

 fail early if first intf failed to register */

/*

 * Callback function for USB core API: disconnect

 prevent races with multi-interface device probing and display_open */

	/*

	 * sysfs_remove_group is safe to call even if sysfs_create_group

	 * hasn't been called

 Abort ongoing write */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for Allwinner sunXi IR controller

 *

 * Copyright (C) 2014 Alexsey Shestacov <wingrime@linux-sunxi.org>

 * Copyright (C) 2014 Alexander Bersenev <bay@hackerdom.ru>

 *

 * Based on sun5i-ir.c:

 * Copyright (C) 2007-2012 Daniel Wang

 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>

 Registers */

 IR Control */

 Global Enable */

 RX block enable */

 CIR mode */

 Rx Config */

 Pulse Polarity Invert flag */

 Rx Data */

 Rx Interrupt Enable */

 Rx FIFO Overflow Interrupt Enable */

 Rx Packet End Interrupt Enable */

 Rx FIFO Data Available Interrupt Enable */

 Rx FIFO available byte level */

 Rx Interrupt Status */

 Rx FIFO Overflow */

 Rx Packet End */

 Rx FIFO Data Available */

 RX FIFO Get Available Counter */

 Clear all interrupt status value */

 IR Sample Config */

 CIR_REG register noise threshold */

 CIR_REG register idle threshold */

 Required frequency for IR0 or IR1 clock in CIR mode (default) */

 Noise threshold in samples  */

/**

 * struct sunxi_ir_quirks - Differences between SoC variants.

 *

 * @has_reset: SoC needs reset deasserted.

 * @fifo_size: size of the fifo.

 clean all pending statuses */

 How many messages in fifo */

 Sanity check */

 If we have data */

 for each bit in fifo */

 Convert idle threshold to usec */

 Convert usec to idle threshold */

 make sure we don't end up with a timeout less than requested */

 Set noise threshold and idle threshold */

 Enable CIR Mode */

 Set noise threshold and idle threshold */

 Invert Input Signal */

 Clear All Rx Interrupt Status */

	/*

	 * Enable IRQ on overflow, packet end, FIFO available with trigger

	 * level

 Enable IR Module */

 Clock */

 Base clock frequency (optional) */

 Reset */

 IO */

 Frequency after IR internal divider with sample period in us */

 IRQ */

 SPDX-License-Identifier: GPL-2.0

 ir-nec-decoder.c - handle NEC IR Pulse/Space protocol



 Copyright (C) 2010 by Mauro Carvalho Chehab

 us */

 Less common NEC variant */

 even longer in reality */

/**

 * ir_nec_decode() - Decode one NEC pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

/**

 * ir_nec_scancode_to_raw() - encode an NEC scancode ready for modulation.

 * @protocol:	specific protocol to use

 * @scancode:	a single NEC scancode.

 32-bit NEC (used by Apple and TiVo remotes) */

 scan encoding: aaAAddDD */

 Extended NEC */

 scan encoding AAaaDD */

 Normal NEC */

 scan encoding: AADD */

 raw encoding: ddDDaaAA */

/**

 * ir_nec_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 Convert a NEC scancode to raw NEC data */

 Modulate the raw data using a pulse distance modulation */

www.redhat.com)");

 SPDX-License-Identifier: GPL-2.0

/*

 * Driver for Amlogic Meson IR remote receiver

 *

 * Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>

 valid on all Meson platforms */

 only available on Meson 8b and newer */

 Meson 6b uses REG1 to configure the mode */

 Meson 8b / GXBB use REG2 to configure the mode */

 us */

 Reset the decoder */

 Set general operation mode (= raw/software decoding) */

 Set rate */

 IRQ on rising and falling edges */

 Enable the decoder */

 Disable the decoder */

	/*

	 * Set operation mode to NEC/hardware decoding to give

	 * bootloader a chance to power the system back on

 Set rate to default value */

 SPDX-License-Identifier: GPL-2.0-only

/* ir-mce_kbd-decoder.c - A decoder for the RC6-ish keyboard/mouse IR protocol

 * used by the Microsoft Remote Keyboard for Windows Media Center Edition,

 * referred to by Microsoft's Windows Media Center remote specification docs

 * as "an internal protocol called MCIR-2".

 *

 * Copyright (C) 2011 by Jarod Wilson <jarod@redhat.com>

/*

 * This decoder currently supports:

 * - MCIR-2 29-bit IR signals used for mouse movement and buttons

 * - MCIR-2 32-bit IR signals used for standard keyboard keys

 *

 * The media keys on the keyboard send RC-6 signals that are indistinguishable

 * from the keys of the same name on the stock MCE remote, and will be handled

 * by the standard RC-6 decoder, and be made available to the system via the

 * input device for the remote, rather than the keyboard/mouse one.

 us */

 for the header bits */

 raw mouse coordinates */

 mouse buttons */

/**

 * ir_mce_kbd_decode() - Decode one mce_kbd pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

		/* Note: larger margin on first pulse since each MCIR2_UNIT

		   is quite short and some hardware takes some time to

 Pass data to keyboard buffer parser */

 Pass data to mouse buffer parser */

/**

 * ir_mce_kbd_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:   protocol to encode

 * @scancode:   scancode to encode

 * @events:     array of raw ir events to write into

 * @max:        maximum size of @events

 *

 * Returns:     The number of events written.

 *              -ENOBUFS if there isn't enough space in the array to fit the

 *              encoding. In this case all @max events will have been written.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * TechnoTrend USB IR Receiver

 *

 * Copyright (C) 2012 Sean Young <sean@mess.org>

/*

 * The Windows driver uses 8 URBS, the original lirc drivers has a

 * configurable amount (2 default, 4 max). This device generates about 125

 * messages per second (!), whether IR is idle or not.

/*

 * The urb cannot be reused until the urb completes

/*

 * The data is one bit per sample, a set bit signifying silence and samples

 * being MSB first. Bit 0 can contain garbage so take it to be whatever

 * bit 1 is, so we don't have unexpected edges.

 one edge per byte */

 don't wakeup when there's nothing to do */

 find the correct alt setting */

	/*

	 * The precision is US_PER_BIT, but since every 8th bit can be

	 * overwritten with garbage the accuracy is at best 2 * US_PER_BIT.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2017 Sean Young <sean@mess.org>

	/*

	 * delta should never exceed 0.5 seconds (IR_MAX_DURATION) and on

	 * m68k ndelay(s64) does not compile; so use s32 rather than s64.

 Ensure the dividend fits into 32 bit */

 space

 pulse

 SPDX-License-Identifier: GPL-2.0-only

/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.

	/*

	 * For some cpuidle systems, not all:

	 * Respond to interrupt taking more latency when cpu in idle.

	 * Invoke asynchronous pm runtime get from interrupt context,

	 * this may introduce a millisecond delay to call resume callback,

	 * where to disable cpuilde.

	 *

	 * Two issues lead to fail to decode first frame, one is latency to

	 * respond to interrupt, another is delay introduced by async api.

 Just try again if this happens */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for Mediatek IR Receiver Controller

 *

 * Copyright (C) 2017 Sean Wang <sean.wang@mediatek.com>

 Register to enable PWM and IR */

 Bit to enable IR pulse width detection */

/*

 * Register to setting ok count whose unit based on hardware sampling period

 * indicating IR receiving completion and then making IRQ fires

 Bit to enable IR hardware function */

 Bit to restart IR receiving */

 Fields containing pulse width data */

 IR threshold */

 Bit to enable interrupt */

 Bit to clear interrupt status */

 Maximum count of samples */

 Indicate the end of IR message */

 Number of registers to record the pulse width */

 Sample period in us */

 Register to setting software sampling period */

 Register to setting hardware sampling period */

 Register to clear state of state machine */

 Register containing pulse width data */

 Register to enable IR interrupt */

 Register to ack IR interrupt */

/*

 * struct mtk_ir_data -	This is the structure holding all differences among

			various hardwares

 * @regs:		The pointer to the array holding registers offset

 * @fields:		The pointer to the array holding fields location

 * @div:		The internal divisor for the based reference clock

 * @ok_count:		The count indicating the completion of IR data

 *			receiving when count is reached

 * @hw_period:		The value indicating the hardware sampling period

/*

 * struct mtk_ir -	This is the main datasructure for holding the state

 *			of the driver

 * @dev:		The device pointer

 * @rc:			The rc instrance

 * @base:		The mapped register i/o base

 * @irq:		The IRQ that we are using

 * @clk:		The clock that IR internal is using

 * @bus:		The clock that software decoder is using

 * @data:		Holding specific data for vaious platform

	/*

	 * Period for software decoder used in the

	 * unit of raw software sampling

	/*

	 * Reset decoder state machine explicitly is required

	 * because 1) the longest duration for space MTK IR hardware

	 * could record is not safely long. e.g  12ms if rx resolution

	 * is 46us by default. There is still the risk to satisfying

	 * every decoder to reset themselves through long enough

	 * trailing spaces and 2) the IRQ handler guarantees that

	 * start of IR message is always contained in and starting

	 * from register mtk_chkdata_reg(ir, i).

 First message must be pulse */

 Handle all pulse and space IR controller captures */

	/*

	 * The maximum number of edges the IR controller can

	 * hold is MTK_CHKDATA_SZ * 4. So if received IR messages

	 * is over the limit, the last incomplete IR message would

	 * be appended trailing space and still would be sent into

	 * ir-rc-raw to decode. That helps it is possible that it

	 * has enough information to decode a scancode even if the

	 * trailing end of the message is missing.

	/*

	 * Restart controller for the next receive that would

	 * clear up all CHKDATA registers

 Clear interrupt status */

		/*

		 * For compatibility with older device trees try unnamed

		 * ir->bus uses the same clock as ir->clock.

	/*

	 * Enable interrupt after proper hardware

	 * setup and IRQ handler registration

	/*

	 * Setup software sample period as the reference of software decoder

	/*

	 * Setup hardware sampling period used to setup the proper timeout for

	 * indicating end of IR receiving completion

 Set de-glitch counter */

 Enable IR and PWM */

	/*

	 * Avoid contention between remove handler and

	 * IRQ handler so that disabling IR interrupt and

	 * waiting for pending IRQ handler to complete

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  USB ATI Remote support

 *

 *                Copyright (c) 2011, 2012 Anssi Hannula <anssi.hannula@iki.fi>

 *  Version 2.2.0 Copyright (c) 2004 Torrey Hoffman <thoffman@arnor.net>

 *  Version 2.1.1 Copyright (c) 2002 Vladimir Dergachev

 *

 *  This 2.2.0 version is a rewrite / cleanup of the 2.1.1 driver, including

 *  porting to the 2.6 kernel interfaces, along with other modification

 *  to better match the style of the existing usb/input drivers.  However, the

 *  protocol and hardware handling is essentially unchanged from 2.1.1.

 *

 *  The 2.1.1 driver was derived from the usbati_remote and usbkbd drivers by

 *  Vojtech Pavlik.

 *

 *  Changes:

 *

 *  Feb 2004: Torrey Hoffman <thoffman@arnor.net>

 *            Version 2.2.0

 *  Jun 2004: Torrey Hoffman <thoffman@arnor.net>

 *            Version 2.2.1

 *            Added key repeat support contributed by:

 *                Vincent Vanackere <vanackere@lif.univ-mrs.fr>

 *            Added support for the "Lola" remote contributed by:

 *                Seth Cohn <sethcohn@yahoo.com>

 *

 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

 *

 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

 *

 * Hardware & software notes

 *

 * These remote controls are distributed by ATI as part of their

 * "All-In-Wonder" video card packages.  The receiver self-identifies as a

 * "USB Receiver" with manufacturer "X10 Wireless Technology Inc".

 *

 * The "Lola" remote is available from X10.  See:

 *    http://www.x10.com/products/lola_sg1.htm

 * The Lola is similar to the ATI remote but has no mouse support, and slightly

 * different keys.

 *

 * It is possible to use multiple receivers and remotes on multiple computers

 * simultaneously by configuring them to use specific channels.

 *

 * The RF protocol used by the remote supports 16 distinct channels, 1 to 16.

 * Actually, it may even support more, at least in some revisions of the

 * hardware.

 *

 * Each remote can be configured to transmit on one channel as follows:

 *   - Press and hold the "hand icon" button.

 *   - When the red LED starts to blink, let go of the "hand icon" button.

 *   - When it stops blinking, input the channel code as two digits, from 01

 *     to 16, and press the hand icon again.

 *

 * The timing can be a little tricky.  Try loading the module with debug=1

 * to have the kernel print out messages about the remote control number

 * and mask.  Note: debugging prints remote numbers as zero-based hexadecimal.

 *

 * The driver has a "channel_mask" parameter. This bitmask specifies which

 * channels will be ignored by the module.  To mask out channels, just add

 * all the 2^channel_number values together.

 *

 * For instance, set channel_mask = 2^4 = 16 (binary 10000) to make ati_remote

 * ignore signals coming from remote controls transmitting on channel 4, but

 * accept all other channels.

 *

 * Or, set channel_mask = 65533, (0xFFFD), and all channels except 1 will be

 * ignored.

 *

 * The default is 0 (respond to all channels). Bit 0 and bits 17-32 of this

 * parameter are unused.

/*

 * Module and Version Information, Module Parameters

 size of product name, path buffers */

 size of URB data buffers */

/*

 * Duplicate event filtering time.

 * Sequential, identical KIND_FILTERED inputs with less than

 * FILTER_TIME milliseconds between them are considered as repeat

 * events. The hardware generates 5 events for the first keypress

 * and we have to take this into account for an accurate repeat

 * behaviour.

 msec */

 msec */

 either default_keymap or get_default_keymap should be set */

	/*

	 * There are many different Medion remotes shipped with a receiver

	 * with the same usb id, but the receivers have subtle differences

	 * in the USB descriptors allowing us to detect them.

 Terminating entry */

 Get hi and low bytes of a 16-bits int */

 Device initialization strings */

 Detect duplicate events */

 handle acceleration */

 0-2, users are rc and input */

 "Kinds" of messages sent from the hardware to the driver. */

 Simply pass to input system as EV_KEY */

 Add artificial key-up events, drop keyrepeats */

 Translate to EV_REL mouse-move events */

 Translation table from hardware messages to input events. */

 Raw key code from remote */

 Input layer translation */

 Directional control pad axes.  Code is xxyy */

 left */

 right */

 up */

 down */

 Directional control pad diagonals */

 left up */

 right up */

 left down */

 right down */

	/* "Mouse button" buttons.  The code below uses the fact that the

 left btn down */

 left btn up */

 right btn down */

 right btn up */

	/* Artificial "double-click" events are generated by the hardware.

 left dblclick */

 right dblclick */

 Non-mouse events are handled by rc-core */

/*

 * ati_remote_dump_input

/*

 * ati_remote_open

 one was already active */

 On first open, submit the read urb which was set up previously. */

/*

 * ati_remote_close

/*

 * ati_remote_irq_out

/*

 * ati_remote_sendpacket

 *

 * Used to send device initialization strings

 Set up out_urb */

/*

 * ati_remote_compute_accel

 *

 * Implements acceleration curve for directional control pad

 * If elapsed time since last event is > 1/4 second, user "stopped",

 * so reset acceleration. Otherwise, user is probably holding the control

 * pad down, so we increase acceleration, ramping up over two seconds to

 * a maximum speed.

/*

 * ati_remote_report_input

	/*

	 * data[0] = 0x14

	 * data[1] = data[2] + data[3] + 0xd5 (a checksum byte)

	 * data[2] = the key code (with toggle bit in MSB with some models)

	 * data[3] = channel << 4 (the low 4 bits must be zero)

 Deal with strange looking inputs */

 Mask unwanted remote channels.  */

 note: remote_num is 0-based, channel 1 on remote == 0 here */

	/*

	 * MSB is a toggle code, though only used by some devices

	 * (e.g. SnapStream Firefly)

		/*

		 * This is either a mouse or scrollwheel event, depending on

		 * the remote/keymap.

		 * Get the keycode assigned to scancode 0x78/0x70. If it is

		 * set, assume this is a scrollwheel up/down event.

 scrollwheel was not mapped, assume mouse */

			/* Look up event code index in the mouse translation

			 * table.

		/*

		 * The lsbit of the raw key code is a down/up flag.

		 * Invert it to match the input layer's conventions.

 Filter duplicate events which happen "too close" together. */

		/* Ensure we skip at least the 4 first duplicate events

		 * (generated by a single keypress), and continue skipping

		 * until repeat_delay msecs have passed.

 Not a mouse event, hand it to rc-core. */

				/*

				 * This is a scrollwheel event, send the

				 * scroll up (0x78) / down (0x70) scancode

				 * repeatedly as many times as indicated by

				 * rest of the scancode.

				/*

				* We don't use the rc-core repeat handling yet as

				* it would cause ghost repeats which would be a

				* regression for this driver.

		/*

		 * Other event kinds are from the directional control pad, and

		 * have an acceleration factor applied to them.  Without this

		 * acceleration, the control pad is mostly unusable.

/*

 * ati_remote_irq_in

 success */

 unlink */

 error */

/*

 * ati_remote_alloc_buffers

/*

 * ati_remote_free_buffers

 Set up irq_urb */

 Set up out_urb */

 send initialization strings */

/*

 * ati_remote_probe

 Allocate URB buffers, URBs */

 default map */

 set default keymap according to receiver model */

 Device Hardware Initialization - fills in ati_remote->idev from udev. */

 Set up and register rc device */

 Set up and register mouse input device */

/*

 * ati_remote_disconnect

 usb specific object to register with the usb subsystem */

 SPDX-License-Identifier: GPL-2.0

 ir-sanyo-decoder.c - handle SANYO IR Pulse/Space protocol



 Copyright (C) 2011 by Mauro Carvalho Chehab



 This protocol uses the NEC protocol timings. However, data is formatted as:

	13 bits Custom Code

	13 bits NOT(Custom Code)

	8 bits Key data

	8 bits NOT(Key data)



 According with LIRC, this protocol is used on Sanyo, Aiwa and Chinon

 Information for this protocol is available at the Sanyo LC7461 datasheet.

 us */

 in fact, 42 */

/**

 * ir_sanyo_decode() - Decode one SANYO pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

 not_address = bitrev16((data->bits >> 16) & 0x1fff) >> 3; */

/**

 * ir_sanyo_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

www.redhat.com)");

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for ITE Tech Inc. IT8712F/IT8512 CIR

 *

 * Copyright (C) 2010 Juan Jess Garca de Soria <skandalfo@gmail.com>

 *

 * Inspired by the original lirc_it87 and lirc_ite8709 drivers, on top of the

 * skeleton provided by the nuvoton-cir driver.

 *

 * The lirc_it87 driver was originally written by Hans-Gunter Lutke Uphues

 * <hg_lu@web.de> in 2001, with enhancements by Christoph Bartelmus

 * <lirc@bartelmus.de>, Andrew Calkin <r_tay@hotmail.com> and James Edwards

 * <jimbo-lirc@edwardsclan.net>.

 *

 * The lirc_ite8709 driver was written by Grgory Lardire

 * <spmf2004-lirc@yahoo.fr> in 2008.

 module parameters */

 default sample period */

 override detected model id */

 HW-independent code functions */

 check whether carrier frequency is high frequency */

/* get the bits required to program the carrier frequency in CFQ bits,

 trim to limits */

 convert to kHz and subtract the base freq */

 get the bits required to program the pulse with in TXMPW */

 sanitize freq into range */

/* decode raw bytes as received by the hardware, and push them to the ir-core

/* set all the rx/tx carrier parameters; this must be called with the device

 we don't need no stinking calculations */

 don't demodulate */

 calculate the middle freq */

 calculate the allowance */

 set the carrier parameters in a device-dependent way */

 interrupt service routine for incoming and outgoing CIR data */

 grab the spinlock */

 read the interrupt flags */

 Check for RX overflow */

 check for the receive interrupt */

 read the FIFO bytes */

			/* drop the spinlock, since the ir-core layer

			 * may call us back again through

 decode the data we've just received */

 reacquire the spinlock */

 mark the interrupt as serviced */

 FIFO space available interrupt */

 wake any sleeping transmitter */

 mark the interrupt as serviced */

 drop the spinlock */

 set the rx carrier freq range, guess it's in Hz... */

 set the tx carrier freq, guess it's in Hz... */

 set the tx duty cycle by controlling the pulse width */

/* transmit out IR pulses; what you get here is a batch of alternating

 * pulse/space/pulse/space lengths that we should write out completely through

 clear the array just in case */

 let everybody know we're now transmitting */

 and set the carrier values for transmission */

 calculate how much time we can send in one byte */

 disable the receiver */

	/* this is where we'll begin filling in the FIFO, until it's full.

	 * then we'll just activate the interrupt, wait for it to wake us up

	 * again, disable it, continue filling the FIFO... until everything

 transmit the next sample */

 repeat while the pulse is non-zero length */

 check what's the length we have to pump out */

 put it into the sent buffer */

 encode it for 7 bits */

 take into account pulse/space prefix */

			/*

			 * if we get to 0 available, read again, just in case

			 * some other slot got freed

 if it's still full */

 enable the tx interrupt */

 drop the spinlock */

 wait for the FIFO to empty enough */

 get the spinlock again */

 disable the tx interrupt again. */

 now send the byte through the FIFO */

	/* wait and don't return until the whole FIFO has been sent out;

	 * otherwise we could configure the RX carrier params instead of the

 drop the spinlock while we sleep */

 sleep remaining_us microseconds */

 reacquire the spinlock */

 now we're not transmitting anymore */

 and set the carrier values for reception */

 re-enable the receiver */

 notify transmission end */

 idle the receiver if needed */

 IT8712F HW-specific functions */

/* retrieve a bitmask of the current causes for a pending interrupt; this may

 * be composed of ITE_IRQ_TX_FIFO, ITE_IRQ_RX_FIFO and ITE_IRQ_RX_FIFO_OVERRUN

 read the interrupt flags */

 set the carrier parameters; to be called with the spinlock held */

 program the RCR register */

 program the TCR2 register */

/* read up to buf_size bytes from the RX FIFO; to be called with the spinlock

 read how many bytes are still in the FIFO */

/* return how many bytes are still in the FIFO; this will be called

 * with the device spinlock NOT HELD while waiting for the TX FIFO to get

 put a byte to the TX fifo; this should be called with the spinlock held */

/* idle the receiver so that we won't receive samples until another

 disable streaming by clearing RXACT writing it as 1 */

 clear the FIFO */

 disable the receiver; this must be called with the device spinlock held */

 disable the receiver interrupts */

 disable the receiver */

	/* clear the FIFO and RXACT (actually RXACT should have been cleared

 enable the receiver; this must be called with the device spinlock held */

 enable the receiver by setting RXEN */

 just prepare it to idle for the next reception */

 enable the receiver interrupts and master enable flag */

/* disable the transmitter interrupt; this must be called with the device

 disable the transmitter interrupts */

/* enable the transmitter interrupt; this must be called with the device

 enable the transmitter interrupts and master enable flag */

 disable the device; this must be called with the device spinlock held */

 clear out all interrupt enable flags */

 disable the receiver */

 erase the FIFO */

 initialize the hardware */

	/* enable just the baud rate divisor register,

 write out the baud rate divisor */

 disable the baud rate divisor register again */

 program the RCR register defaults */

 program the TCR1 register */

 program the carrier parameters */

 IT8512F on ITE8708 HW-specific functions */

/* retrieve a bitmask of the current causes for a pending interrupt; this may

 * be composed of ITE_IRQ_TX_FIFO, ITE_IRQ_RX_FIFO and ITE_IRQ_RX_FIFO_OVERRUN

 read the interrupt flags */

 set the carrier parameters; to be called with the spinlock held */

 program the C0CFR register, with HRAE=1 */

 program the C0RCR register */

 program the C0TCR register */

/* read up to buf_size bytes from the RX FIFO; to be called with the spinlock

 read how many bytes are still in the FIFO */

/* return how many bytes are still in the FIFO; this will be called

 * with the device spinlock NOT HELD while waiting for the TX FIFO to get

 put a byte to the TX fifo; this should be called with the spinlock held */

/* idle the receiver so that we won't receive samples until another

 disable streaming by clearing RXACT writing it as 1 */

 clear the FIFO */

 disable the receiver; this must be called with the device spinlock held */

 disable the receiver interrupts */

 disable the receiver */

	/* clear the FIFO and RXACT (actually RXACT should have been cleared

 enable the receiver; this must be called with the device spinlock held */

 enable the receiver by setting RXEN */

 just prepare it to idle for the next reception */

 enable the receiver interrupts and master enable flag */

/* disable the transmitter interrupt; this must be called with the device

 disable the transmitter interrupts */

/* enable the transmitter interrupt; this must be called with the device

 enable the transmitter interrupts and master enable flag */

 disable the device; this must be called with the device spinlock held */

 clear out all interrupt enable flags */

 disable the receiver */

 erase the FIFO */

 initialize the hardware */

 disable all the interrupts */

 program the baud rate divisor */

 program the C0MSTCR register defaults */

 program the C0RCR register defaults */

 program the C0TCR register defaults */

 program the carrier parameters */

 IT8512F on ITE8709 HW-specific functions */

 read a byte from the SRAM module */

 write a byte to the SRAM module */

	/*

	 * loop until device tells it's ready to continue

	 * iterations count is usually ~750 but can sometimes achieve 13000

 read the value of a CIR register */

 just wait in case the previous access was a write */

 wait for the read data to be available */

 return the read value */

 write the value of a CIR register */

	/* we wait before writing, and not afterwards, since this allows us to

/* retrieve a bitmask of the current causes for a pending interrupt; this may

 * be composed of ITE_IRQ_TX_FIFO, ITE_IRQ_RX_FIFO and ITE_IRQ_RX_FIFO_OVERRUN

 read the interrupt flags */

 set the carrier parameters; to be called with the spinlock held */

 program the C0RCR register */

 program the C0TCR register */

/* read up to buf_size bytes from the RX FIFO; to be called with the spinlock

 read how many bytes are still in the FIFO */

	/* 'clear' the FIFO by setting the writing index to 0; this is

	 * completely bound to be racy, but we can't help it, since it's a

/* return how many bytes are still in the FIFO; this will be called

 * with the device spinlock NOT HELD while waiting for the TX FIFO to get

 put a byte to the TX fifo; this should be called with the spinlock held */

/* idle the receiver so that we won't receive samples until another

 disable streaming by clearing RXACT writing it as 1 */

 clear the FIFO */

 disable the receiver; this must be called with the device spinlock held */

 disable the receiver interrupts */

 disable the receiver */

	/* clear the FIFO and RXACT (actually RXACT should have been cleared

 enable the receiver; this must be called with the device spinlock held */

 enable the receiver by setting RXEN */

 just prepare it to idle for the next reception */

 enable the receiver interrupts and master enable flag */

/* disable the transmitter interrupt; this must be called with the device

 disable the transmitter interrupts */

/* enable the transmitter interrupt; this must be called with the device

 enable the transmitter interrupts and master enable flag */

 disable the device; this must be called with the device spinlock held */

 clear out all interrupt enable flags */

 disable the receiver */

 erase the FIFO */

 initialize the hardware */

 disable all the interrupts */

 program the baud rate divisor */

 program the C0MSTCR register defaults */

 program the C0RCR register defaults */

 program the C0TCR register defaults */

 program the carrier parameters */

 generic hardware setup/teardown code */

 activate the device for use */

 enable the receiver */

 deactivate the device for use */

 wait for any transmission to end */

 supported models and their parameters */

 0: ITE8704 */

 operations */

 1: ITE8713 */

 operations */

 2: ITE8708 */

 operations */

 3: ITE8709 */

 operations */

 Default model */

 CIR found in EEEBox 1501U */

 Bridged IT8512 */

 SRAM-Bridged IT8512 */

 allocate memory, probe hardware, and initialize everything */

 input device for IR remote (and tx) */

 get the model number */

 get the description for the device */

 validate pnp resources */

 store resource values */

 initialize spinlocks */

 set driver data into the pnp device */

 initialize waitqueues for transmission */

 Set model-specific parameters */

 set up hardware initial state */

 set up ir-core props */

 FIFO threshold is 17 bytes, so 17 * 8 samples minimum */

 set up transmitter related values */

 now claim resources */

 disable hardware */

 free resources */

 wait for any transmission to end */

 disable all interrupts */

 reinitialize hardware config registers */

 enable the receiver */

 disable all interrupts */

 SPDX-License-Identifier: GPL-2.0

 rc-main.c - Remote Controller core module



 Copyright (C) 2009-2010 by Mauro Carvalho Chehab

 Sizes are in bytes, 256 bytes allows for 32 entries on x64 */

 Used to keep track of known keymaps */

 Used to keep track of rc devices */

 Give some time for IR to register */

 Legacy IR type */

/**

 * scancode_to_u64() - converts scancode in &struct input_keymap_entry

 * @ke: keymap entry containing scancode to be converted.

 * @scancode: pointer to the location where converted scancode should

 *	be stored.

 *

 * This function is a version of input_scancode_to_scalar specialized for

 * rc-core.

/**

 * ir_create_table() - initializes a scancode table

 * @dev:	the rc_dev device

 * @rc_map:	the rc_map to initialize

 * @name:	name to assign to the table

 * @rc_proto:	ir type to assign to the new table

 * @size:	initial size of the table

 *

 * This routine will initialize the rc_map and will allocate

 * memory to hold at least the specified number of elements.

 *

 * return:	zero on success or a negative error code

/**

 * ir_free_table() - frees memory allocated by a scancode table

 * @rc_map:	the table whose mappings need to be freed

 *

 * This routine will free memory alloctaed for key mappings used by given

 * scancode table.

/**

 * ir_resize_table() - resizes a scancode table if necessary

 * @dev:	the rc_dev device

 * @rc_map:	the rc_map to resize

 * @gfp_flags:	gfp flags to use when allocating memory

 *

 * This routine will shrink the rc_map if it has lots of

 * unused entries and grow it if it is full.

 *

 * return:	zero on success or a negative error code

 All entries in use -> grow keytable */

 Less than 1/3 of entries in use -> shrink keytable */

/**

 * ir_update_mapping() - set a keycode in the scancode->keycode table

 * @dev:	the struct rc_dev device descriptor

 * @rc_map:	scancode table to be adjusted

 * @index:	index of the mapping that needs to be updated

 * @new_keycode: the desired keycode

 *

 * This routine is used to update scancode->keycode mapping at given

 * position.

 *

 * return:	previous keycode assigned to the mapping

 *

 Did the user wish to remove the mapping? */

 A previous mapping was updated... */

 ... but another scancode might use the same keycode */

 Possibly shrink the keytable, failure is not a problem */

/**

 * ir_establish_scancode() - set a keycode in the scancode->keycode table

 * @dev:	the struct rc_dev device descriptor

 * @rc_map:	scancode table to be searched

 * @scancode:	the desired scancode

 * @resize:	controls whether we allowed to resize the table to

 *		accommodate not yet present scancodes

 *

 * This routine is used to locate given scancode in rc_map.

 * If scancode is not yet present the routine will allocate a new slot

 * for it.

 *

 * return:	index of the mapping containing scancode in question

 *		or -1U in case of failure.

	/*

	 * Unfortunately, some hardware-based IR decoders don't provide

	 * all bits for the complete IR code. In general, they provide only

	 * the command part of the IR code. Yet, as it is possible to replace

	 * the provided IR with another one, it is needed to allow loading

	 * IR tables from other remotes. So, we support specifying a mask to

	 * indicate the valid bits of the scancodes.

 First check if we already have a mapping for this ir command */

 Keytable is sorted from lowest to highest scancode */

 No previous mapping found, we might need to grow the table */

 i is the proper index to insert our new keycode */

/**

 * ir_setkeycode() - set a keycode in the scancode->keycode table

 * @idev:	the struct input_dev device descriptor

 * @ke:		Input keymap entry

 * @old_keycode: result

 *

 * This routine is used to handle evdev EVIOCSKEY ioctl.

 *

 * return:	-EINVAL if the keycode could not be inserted, otherwise zero.

/**

 * ir_setkeytable() - sets several entries in the scancode->keycode table

 * @dev:	the struct rc_dev device descriptor

 * @from:	the struct rc_map to copy entries from

 *

 * This routine is used to handle table initialization.

 *

 * return:	-ENOMEM if all keycodes could not be inserted, otherwise zero.

/**

 * ir_lookup_by_scancode() - locate mapping by scancode

 * @rc_map:	the struct rc_map to search

 * @scancode:	scancode to look for in the table

 *

 * This routine performs binary search in RC keykeymap table for

 * given scancode.

 *

 * return:	index in the table, -1U if not found

/**

 * ir_getkeycode() - get a keycode from the scancode->keycode table

 * @idev:	the struct input_dev device descriptor

 * @ke:		Input keymap entry

 *

 * This routine is used to handle evdev EVIOCGKEY ioctl.

 *

 * return:	always returns zero.

		/*

		 * We do not really know the valid range of scancodes

		 * so let's respond with KEY_RESERVED to anything we

		 * do not have mapping for [yet].

/**

 * rc_g_keycode_from_table() - gets the keycode that corresponds to a scancode

 * @dev:	the struct rc_dev descriptor of the device

 * @scancode:	the scancode to look for

 *

 * This routine is used by drivers which need to convert a scancode to a

 * keycode. Normally it should not be used since drivers should have no

 * interest in keycodes.

 *

 * return:	the corresponding keycode, or KEY_RESERVED

/**

 * ir_do_keyup() - internal function to signal the release of a keypress

 * @dev:	the struct rc_dev descriptor of the device

 * @sync:	whether or not to call input_sync

 *

 * This function is used internally to release a keypress, it must be

 * called with keylock held.

/**

 * rc_keyup() - signals the release of a keypress

 * @dev:	the struct rc_dev descriptor of the device

 *

 * This routine is used to signal that a key has been released on the

 * remote control.

/**

 * ir_timer_keyup() - generates a keyup event after a timeout

 *

 * @t:		a pointer to the struct timer_list

 *

 * This routine will generate a keyup event some time after a keydown event

 * is generated when no further activity has been detected.

	/*

	 * ir->keyup_jiffies is used to prevent a race condition if a

	 * hardware interrupt occurs at this point and the keyup timer

	 * event is moved further into the future as a result.

	 *

	 * The timer will then be reactivated and this function called

	 * again in the future. We need to exit gracefully in that case

	 * to allow the input subsystem to do its auto-repeat magic or

	 * a keyup event might follow immediately after the keydown.

/**

 * ir_timer_repeat() - generates a repeat event after a timeout

 *

 * @t:		a pointer to the struct timer_list

 *

 * This routine will generate a soft repeat event every REP_PERIOD

 * milliseconds.

/**

 * rc_repeat() - signals that a key is still pressed

 * @dev:	the struct rc_dev descriptor of the device

 *

 * This routine is used by IR decoders when a repeat message which does

 * not include the necessary bits to reproduce the scancode has been

 * received.

/**

 * ir_do_keydown() - internal function to process a keypress

 * @dev:	the struct rc_dev descriptor of the device

 * @protocol:	the protocol of the keypress

 * @scancode:   the scancode of the keypress

 * @keycode:    the keycode of the keypress

 * @toggle:     the toggle value of the keypress

 *

 * This function is used internally to register a keypress, it must be

 * called with keylock held.

 Register a keypress */

	/*

	 * For CEC, start sending repeat messages as soon as the first

	 * repeated message is sent, as long as REP_DELAY = 0 and REP_PERIOD

	 * is non-zero. Otherwise, the input layer will generate repeat

	 * messages.

/**

 * rc_keydown() - generates input event for a key press

 * @dev:	the struct rc_dev descriptor of the device

 * @protocol:	the protocol for the keypress

 * @scancode:	the scancode for the keypress

 * @toggle:     the toggle value (protocol dependent, if the protocol doesn't

 *              support toggle values, this should be set to zero)

 *

 * This routine is used to signal that a key has been pressed on the

 * remote control.

/**

 * rc_keydown_notimeout() - generates input event for a key press without

 *                          an automatic keyup event at a later time

 * @dev:	the struct rc_dev descriptor of the device

 * @protocol:	the protocol for the keypress

 * @scancode:	the scancode for the keypress

 * @toggle:     the toggle value (protocol dependent, if the protocol doesn't

 *              support toggle values, this should be set to zero)

 *

 * This routine is used to signal that a key has been pressed on the

 * remote control. The driver must manually call rc_keyup() at a later stage.

/**

 * rc_validate_scancode() - checks that a scancode is valid for a protocol.

 *	For nec, it should do the opposite of ir_nec_bytes_to_scancode()

 * @proto:	protocol

 * @scancode:	scancode

	/*

	 * NECX has a 16-bit address; if the lower 8 bits match the upper

	 * 8 bits inverted, then the address would match regular nec.

	/*

	 * NEC32 has a 16 bit address and 16 bit command. If the lower 8 bits

	 * of the command match the upper 8 bits inverted, then it would

	 * be either NEC or NECX.

	/*

	 * If the customer code (top 32-bit) is 0x800f, it is MCE else it

	 * is regular mode-6a 32 bit

/**

 * rc_validate_filter() - checks that the scancode and mask are valid and

 *			  provides sensible defaults

 * @dev:	the struct rc_dev descriptor of the device

 * @filter:	the scancode and mask

 *

 * return:	0 or -EINVAL if the filter is not valid

	/*

	 * If we have to raw encode the IR for wakeup, we cannot have a mask

 class for /sys/class/rc */

/*

 * These are the protocol textual descriptions that are

 * used by the sysfs protocols file. Note that the order

 * of the entries is relevant.

/**

 * struct rc_filter_attribute - Device attribute relating to a filter type.

 * @attr:	Device attribute.

 * @type:	Filter type.

 * @mask:	false for filter value, true for filter mask.

/**

 * show_protocols() - shows the current IR protocol(s)

 * @device:	the device descriptor

 * @mattr:	the device attribute struct

 * @buf:	a pointer to the output buffer

 *

 * This routine is a callback routine for input read the IR protocol type(s).

 * it is triggered by reading /sys/class/rc/rc?/protocols.

 * It returns the protocol names of supported protocols.

 * Enabled protocols are printed in brackets.

 *

 * dev->lock is taken to guard against races between

 * store_protocols and show_protocols.

/**

 * parse_protocol_change() - parses a protocol change request

 * @dev:	rc_dev device

 * @protocols:	pointer to the bitmask of current protocols

 * @buf:	pointer to the buffer with a list of changes

 *

 * Writing "+proto" will add a protocol to the protocol mask.

 * Writing "-proto" will remove a protocol from protocol mask.

 * Writing "proto" will enable only "proto".

 * Writing "none" will disable all protocols.

 * Returns the number of changes performed or a negative error code.

/**

 * store_protocols() - changes the current/wakeup IR protocol(s)

 * @device:	the device descriptor

 * @mattr:	the device attribute struct

 * @buf:	a pointer to the input buffer

 * @len:	length of the input buffer

 *

 * This routine is for changing the IR protocol type.

 * It is triggered by writing to /sys/class/rc/rc?/[wakeup_]protocols.

 * See parse_protocol_change() for the valid commands.

 * Returns @len on success or a negative error code.

 *

 * dev->lock is taken to guard against races between

 * store_protocols and show_protocols.

	/*

	 * If a protocol change was attempted the filter may need updating, even

	 * if the actual protocol mask hasn't changed (since the driver may have

	 * cleared the filter).

	 * Try setting the same filter with the new protocol (if any).

	 * Fall back to clearing the filter.

/**

 * show_filter() - shows the current scancode filter value or mask

 * @device:	the device descriptor

 * @attr:	the device attribute struct

 * @buf:	a pointer to the output buffer

 *

 * This routine is a callback routine to read a scancode filter value or mask.

 * It is triggered by reading /sys/class/rc/rc?/[wakeup_]filter[_mask].

 * It prints the current scancode filter value or mask of the appropriate filter

 * type in hexadecimal into @buf and returns the size of the buffer.

 *

 * Bits of the filter value corresponding to set bits in the filter mask are

 * compared against input scancodes and non-matching scancodes are discarded.

 *

 * dev->lock is taken to guard against races between

 * store_filter and show_filter.

/**

 * store_filter() - changes the scancode filter value

 * @device:	the device descriptor

 * @attr:	the device attribute struct

 * @buf:	a pointer to the input buffer

 * @len:	length of the input buffer

 *

 * This routine is for changing a scancode filter value or mask.

 * It is triggered by writing to /sys/class/rc/rc?/[wakeup_]filter[_mask].

 * Returns -EINVAL if an invalid filter value for the current protocol was

 * specified or if scancode filtering is not supported by the driver, otherwise

 * returns @len.

 *

 * Bits of the filter value corresponding to set bits in the filter mask are

 * compared against input scancodes and non-matching scancodes are discarded.

 *

 * dev->lock is taken to guard against races between

 * store_filter and show_filter.

		/*

		 * Refuse to set a filter unless a protocol is enabled

		 * and the filter is valid for that protocol

 refuse to set a filter unless a protocol is enabled */

/**

 * show_wakeup_protocols() - shows the wakeup IR protocol

 * @device:	the device descriptor

 * @mattr:	the device attribute struct

 * @buf:	a pointer to the output buffer

 *

 * This routine is a callback routine for input read the IR protocol type(s).

 * it is triggered by reading /sys/class/rc/rc?/wakeup_protocols.

 * It returns the protocol names of supported protocols.

 * The enabled protocols are printed in brackets.

 *

 * dev->lock is taken to guard against races between

 * store_wakeup_protocols and show_wakeup_protocols.

/**

 * store_wakeup_protocols() - changes the wakeup IR protocol(s)

 * @device:	the device descriptor

 * @mattr:	the device attribute struct

 * @buf:	a pointer to the input buffer

 * @len:	length of the input buffer

 *

 * This routine is for changing the IR protocol type.

 * It is triggered by writing to /sys/class/rc/rc?/wakeup_protocols.

 * Returns @len on success or a negative error code.

 *

 * dev->lock is taken to guard against races between

 * store_wakeup_protocols and show_wakeup_protocols.

/*

 * Static device attribute struct with the sysfs attributes for IR's

	/* kfree(dev) will be called by the callback function

 Keyboard events */

 Pointer/mouse events */

 rc_open will be called here */

	/*

	 * Default delay of 250ms is too short for some protocols, especially

	 * since the timeout is currently set to 250ms. Increase it to 500ms,

	 * to avoid wrong repetition of the keycodes. Note that this must be

	 * set after the call to input_register_device().

	/*

	 * As a repeat event on protocols like RC-5 and NEC take as long as

	 * 110/114ms, using 33ms as a repeat period is not the right thing

	 * to do.

	/*

	 * once the input device is registered in rc_setup_rx_device,

	 * userspace can open the input device and rc_open() will be called

	 * as a result. This results in driver code being allowed to submit

	 * keycodes with rc_keydown, so lirc must be registered first.

	/*

	 * lirc device should be freed with dev->registered = false, so

	 * that userspace polling will get notified.

/*

 * Init/exit code for the module. Basically, creates/removes /sys/class/rc

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for Feature Integration Technology Inc. (aka Fintek) LPC CIR

 *

 * Copyright (C) 2011 Jarod Wilson <jarod@redhat.com>

 *

 * Special thanks to Fintek for providing hardware and spec sheets.

 * This driver is based upon the nuvoton, ite and ene drivers for

 * similar hardware.

 write val to config reg */

 read val from config reg */

 update config register bit without changing other bits */

 enter config mode */

 Enabling Config Mode explicitly requires writing 2x */

 exit config mode */

/*

 * When you want to address a specific logical device, write its logical

 * device number to GCR_LOGICAL_DEV_NO

 write val to cir config register */

 read val from cir config register */

 dump current cir register contents */

 detect hardware features */

 Check if we're using config port 0x4e or 0x2e */

	/*

	 * Newer reviews of this chipset uses port 8 instead of 5

 Select CIR logical device and enable */

 Write allocated CIR address and IRQ information to hardware */

 enable CIR interrupts */

 clear any and all stray interrupts */

 and finally, enable interrupts */

 Allow CIR PME's to wake system */

 Enable CIR PME's */

 Clear CIR PME status register */

 Save state */

 process ir data stored in driver buffer */

 copy data from hardware rx register into driver buffer */

	/*

	 * We must read data from CIR_RX_DATA until the hardware IR buffer

	 * is empty and clears the RX_TIMEOUT and/or RX_RECEIVE flags in

	 * the CIR_STATUS register

 interrupt service routine for incoming and outgoing CIR data */

	/*

	 * Get IR Status register contents. Write 1 to ack/clear

	 *

	 * bit: reg name    - description

	 *   3: TX_FINISH   - TX is finished

	 *   2: TX_UNDERRUN - TX underrun

	 *   1: RX_TIMEOUT  - RX data timeout

	 *   0: RX_RECEIVE  - RX data received

 ack/clear all irq flags we've got */

 set IRQ enabled */

 enable the CIR logical device */

 clear all pending interrupts */

 enable interrupts */

 disable the CIR logical device */

 Allocate memory, probe hardware, and initialize everything */

 input device for IR remote (and tx) */

 validate pnp resources */

 Initialize CIR & CIR Wake Logical Devices */

 Initialize CIR & CIR Wake Config Registers */

 Set up the rc device */

 rx resolution is hardwired to 50us atm, 1, 25, 100 also possible */

 now claim resources */

 disable CIR */

 enable CIR Wake (for IR power-on) */

 free resources */

 disable all CIR interrupts */

 disable cir logical dev */

 make sure wake is enabled */

 open interrupt */

 Enable CIR logical device */

 CIR */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2017 Sean Young <sean@mess.org>

 space

 SPDX-License-Identifier: GPL-2.0-only

/* ir-rc6-decoder.c - A decoder for the RC6 IR protocol

 *

 * Copyright (C) 2010 by David Hrdeman <david@hardeman.nu>

/*

 * This decoder currently supports:

 * RC6-0-16	(standard toggle bit in header)

 * RC6-6A-20	(no toggle bit)

 * RC6-6A-24	(no toggle bit)

 * RC6-6A-32	(MCE version with toggle bit in body)

 microseconds */

 not including toggle bit */

 Variable 8..128 */

 for the header bits */

 for the header bits */

 for the body bits */

 RC6-6A-32 long customer code mask */

 MCE customer code */

 Zotac customer code */

 Kathrein RCU-676 customer code */

 Normally in <limits.h> */

/**

 * ir_rc6_decode() - Decode one RC6 pulse or space

 * @dev:	the struct rc_dev descriptor of the device

 * @ev:		the struct ir_raw_event descriptor of the pulse/space

 *

 * This function returns -EINVAL if the pulse violates the state machine

		/* Note: larger margin on first pulse since each RC6_UNIT

		   is quite short and some hardware takes some time to

 Discard LSB's that won't fit in data->body */

/**

 * ir_rc6_encode() - Encode a scancode as a stream of raw events

 *

 * @protocol:	protocol to encode

 * @scancode:	scancode to encode

 * @events:	array of raw ir events to write into

 * @max:	maximum size of @events

 *

 * Returns:	The number of events written.

 *		-ENOBUFS if there isn't enough space in the array to fit the

 *		encoding. In this case all @max events will have been written.

 *		-EINVAL if the scancode is ambiguous or invalid.

 Modulate the header (Start Bit & Mode-0) */

 Modulate Trailer Bit */

 Modulate rest of the data */

 Modulate the header (Start Bit & Header-version 6 */

 Modulate Trailer Bit */

 Modulate rest of the data */

/*

 * Driver for Nuvoton Technology Corporation w83667hg/w83677hg-i CIR

 *

 * Copyright (C) 2010 Jarod Wilson <jarod@redhat.com>

 * Copyright (C) 2009 Nuvoton PS Team

 *

 * Special thanks to Nuvoton for providing hardware, spec sheets and

 * sample code upon which portions of this driver are based. Indirect

 * thanks also to Maxim Levitsky, whose ene_ir driver this driver is

 * modeled after.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation; either version 2 of the

 * License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful, but

 * WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

 * General Public License for more details.

 write val to config reg */

 read val from config reg */

 update config register bit without changing other bits */

 enter extended function mode */

 Enabling Extended Function Mode explicitly requires writing 2x */

 exit extended function mode */

/*

 * When you want to address a specific logical device, write its logical

 * device number to CR_LOGICAL_DEV_SEL, then enable/disable by writing

 * 0x1/0x0 respectively to CR_LOGICAL_DEV_EN.

 select and enable logical device with setting EFM mode*/

 select and disable logical device with setting EFM mode*/

 write val to cir config register */

 read val from cir config register */

 write val to cir wake register */

 read val from cir wake config register */

 don't override io address if one is set already */

 hardcode the tolerance to 10% */

 enable writes to wake fifo */

 go to first element to be read */

 sequence must start with a pulse */

 dump current cir register contents */

 dump current cir wake register contents */

 detect hardware features */

 Check if we're wired for the alternate EFER setup */

 warn, but still let the driver load, if we don't know this chip */

 output pin selection: enable CIR, with WB sensor enabled */

 Select CIR logical device */

 Select ACPI logical device and anable it */

 Enable CIR Wake via PSOUT# (Pin60) */

 enable pme interrupt of cir wakeup event */

 Select CIR Wake logical device */

 clear out the hardware's cir rx fifo */

 clear out the hardware's cir wake rx fifo */

 clearing wake fifo works in learning mode only */

 clear out the hardware's cir tx fifo */

 enable RX Trigger Level Reach and Packet End interrupts */

 set sample limit count (PE interrupt raised when reached) */

 set fifo irq trigger levels */

 clear hardware rx and tx fifos */

	/*

	 * Disable RX, set specific carrier on = low, off = high,

	 * and sample period (currently 50us)

 clear any and all stray interrupts */

 Currently unused */

 rx carrier detect only works in learning mode, must be called w/lock */

 Require mask to be set */

 Inspect the ir samples */

 Split too large values into several smaller ones */

 Skip last value for better comparison tolerance */

 Clamp values to BUF_LEN_MASK at most */

 dump contents of the last rx buffer we got from the hw rx fifo */

/*

 * Process raw data in rx driver buffer, store it in raw IR event kfifo,

 * trigger decode when appropriate.

 *

 * We get IR data samples one byte at a time. If the msb is set, its a pulse,

 * otherwise its a space. The lower 7 bits are the count of SAMPLE_PERIOD

 * (default 50us) intervals for that pulse/space. A discrete signal is

 * followed by a series of 0x7f packets, then either 0x7<something> or 0x80

 * to signal more IR coming (repeats) or end of IR, respectively. We store

 * sample data in the raw event kfifo until we see 0x7<something> (except f)

 * or 0x80, at which time, we trigger a decode operation.

 copy data from hardware rx fifo into driver buffer */

 Get count of how many bytes to read from RX FIFO */

 Read fifocount bytes from CIR Sample RX FIFO register */

 interrupt service routine for incoming and outgoing CIR data */

	/*

	 * Get IR Status register contents. Write 1 to ack/clear

	 *

	 * bit: reg name      - description

	 *   7: CIR_IRSTS_RDR - RX Data Ready

	 *   6: CIR_IRSTS_RTR - RX FIFO Trigger Level Reach

	 *   5: CIR_IRSTS_PE  - Packet End

	 *   4: CIR_IRSTS_RFO - RX FIFO Overrun (RDR will also be set)

	 *   3: CIR_IRSTS_TE  - TX FIFO Empty

	 *   2: CIR_IRSTS_TTR - TX FIFO Trigger Level Reach

	 *   1: CIR_IRSTS_TFU - TX FIFO Underrun

	 *   0: CIR_IRSTS_GH  - Min Length Detected

	/* At least NCT6779D creates a spurious interrupt when the

	 * logical device is being disabled.

	/* IRQ may be shared with CIR WAKE, therefore check for each

	 * status bit whether the related interrupt source is enabled

 ack/clear all irq flags we've got */

 enable the CIR logical device */

	/*

	 * Enable TX and RX, specify carrier on = low, off = high, and set

	 * sample period (currently 50us)

 clear all pending interrupts */

 enable interrupts */

 disable CIR interrupts */

 clear any and all pending interrupts */

 clear all function enable flags */

 clear hardware rx and tx fifos */

 disable the CIR logical device */

 Allocate memory, probe hardware, and initialize everything */

 input device for IR remote */

 activate pnp device */

 validate pnp resources */

 Initialize CIR & CIR Wake Logical Devices */

	/*

	 * Initialize CIR & CIR Wake Config Registers

	 * and enable logical devices

 Set up the rc device */

 rx resolution is hardwired to 50us atm, 1, 25, 100 also possible */

 now claim resources */

 enable CIR Wake (for IR power-on) */

 make sure wake is enabled */

 CIR */

 CIR for new chip's pnp id*/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for Sony (SIRC) protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 Convert Sony data to a scancode */

 first 7 bits */

 next 5 bits */

 first 7 bits */

 next 8 bits */

 first 7 bits */

 next 5 bits */

 next 8 bits */

 Convert NEC scancode to NEC data filter */

	/*

	 * If only one bit is set, we were requested to do an exact

	 * protocol. This should be the case for wakeup filters; for

	 * normal filters, guess the protocol from the scancode.

 can't encode subdev and higher device bits */

		/*

		 * The hardware mask cannot distinguish high device bits and low

		 * extended bits, so logically AND those bits of the masks

		 * together.

 ensure there aren't any bits straying between fields */

 write the hardware filter */

/*

 * Sony SIRC decoder

 * See also http://www.sbprojects.com/knowledge/ir/sirc.php

 *          http://picprojects.org.uk/projects/sirc/sonysirc.pdf

 main timings */

 600 us */

 leader symbol */

 2.4 ms */ },

 600 us */ },

 0 symbol */

 600 us */ },

 600 us */ },

 1 symbol */

 1.2 ms */ },

 600 us */ },

 free time */

 6 ms */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for JVC protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 Convert JVC data to a scancode */

 Convert JVC scancode to JVC data filter */

/*

 * JVC decoder

 * See also http://www.sbprojects.com/knowledge/ir/jvc.php

 *          http://support.jvc.com/consumer/support/documents/RemoteCodes.pdf

 main timings */

 527.5 us */

 leader symbol */

 8.44 ms */ },

 4.22 ms */ },

 0 symbol */

 527.5 us +-60 us */ },

 527.5 us */ },

 1 symbol */

 527.5 us +-60 us */ },

 1.5825 ms +-40 us */ },

 free time */

 5.275 ms */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Hardware Decoder found in PowerDown Controller.

 *

 * Copyright 2010-2014 Imagination Technologies Ltd.

 *

 * This ties into the input subsystem using the RC-core. Protocol support is

 * provided in separate modules which provide the parameters and scancode

 * translation functions to set up the hardware decoder and interpret the

 * resulting input.

 Decoders lock (only modified to preprocess them) */

 enable filtering */

 enable waking */

 code type quirks */

 Decode is broken */

 Bit length needs increment */

/*

 * The decoder generates rapid interrupts without actually having

 * received any new data after an incomplete IR code is decoded.

 functions for preprocessing timings, ensuring max is set */

 multiply by unit and convert to microseconds */

 round up */

 default s10 and s11 to s00 and s01 if no leader */

 multiply by unit and convert to microseconds (round up) */

 functions for filling empty fields with defaults */

 functions for converting timings to register values */

/**

 * img_ir_control() - Convert control struct to control register value.

 * @control:	Control data

 *

 * Returns:	The control register value equivalent of @control.

/**

 * img_ir_timing_range_convert() - Convert microsecond range.

 * @out:	Output timing range in clock cycles with a shift.

 * @in:		Input timing range in microseconds.

 * @tolerance:	Tolerance as a fraction of 128 (roughly percent).

 * @clock_hz:	IR clock rate in Hz.

 * @shift:	Shift of output units.

 *

 * Converts min and max from microseconds to IR clock cycles, applies a

 * tolerance, and shifts for the register, rounding in the right direction.

 * Note that in and out can safely be the same object.

 add a tolerance */

 convert from microseconds into clock cycles */

 round up */

 apply shift and copy to output */

 round up */

/**

 * img_ir_symbol_timing() - Convert symbol timing struct to register value.

 * @timing:	Symbol timing data

 * @tolerance:	Timing tolerance where 0-128 represents 0-100%

 * @clock_hz:	Frequency of source clock in Hz

 * @pd_shift:	Shift to apply to symbol period

 * @w_shift:	Shift to apply to symbol width

 *

 * Returns:	Symbol timing register value based on arguments.

 we calculate period in hw_period, then convert in place */

 construct register value */

/**

 * img_ir_free_timing() - Convert free time timing struct to register value.

 * @timing:	Free symbol timing data

 * @clock_hz:	Source clock frequency in Hz

 *

 * Returns:	Free symbol timing register value.

 minlen is only 5 bits, and round minlen to multiple of 2 */

 maxlen has maximum value of 48, and round maxlen to multiple of 2 */

 convert and shift ft_min, rounding upwards */

 construct register value */

/**

 * img_ir_free_timing_dynamic() - Update free time register value.

 * @st_ft:	Static free time register value from img_ir_free_timing.

 * @filter:	Current filter which may additionally restrict min/max len.

 *

 * Returns:	Updated free time register value based on the current filter.

 round minlen, maxlen to multiple of 2 */

 extract min/max len from register */

 if the new values are more restrictive, update the register value */

/**

 * img_ir_timings_convert() - Convert timings to register values

 * @regs:	Output timing register values

 * @timings:	Input timing data

 * @tolerance:	Timing tolerance where 0-128 represents 0-100%

 * @clock_hz:	Source clock frequency in Hz

 leader symbol timings are divided by 16 */

 other symbol timings, pd fields only are divided by 2 */

/**

 * img_ir_decoder_preprocess() - Preprocess timings in decoder.

 * @decoder:	Decoder to be preprocessed.

 *

 * Ensures that the symbol timing ranges are valid with respect to ordering, and

 * does some fixed conversion on them.

 default tolerance */

 percent */

 and convert tolerance to fraction out of 128 */

 fill in implicit fields */

 do the same for repeat timings if applicable */

/**

 * img_ir_decoder_convert() - Generate internal timings in decoder.

 * @decoder:	Decoder to be converted to internal timings.

 * @reg_timings: Timing register values.

 * @clock_hz:	IR clock rate in Hz.

 *

 * Fills out the repeat timings and timing register values for a specific clock

 * rate.

 calculate control value */

 fill in implicit fields and calculate register values */

 do the same for repeat timings if applicable */

/**

 * img_ir_write_timings() - Write timings to the hardware now

 * @priv:	IR private data

 * @regs:	Timing register values to write

 * @type:	RC filter type (RC_FILTER_*)

 *

 * Write timing register values @regs to the hardware, taking into account the

 * current filter which may impose restrictions on the length of the expected

 * data.

 filter may be more restrictive to minlen, maxlen */

 write to registers */

 caller must have lock */

 Only use the match interrupt */

 Only use the valid interrupt */

 clear any interrupts we're enabling so we don't handle old ones */

 caller must have lock */

 Enable wake, and copy filter for later */

 Disable wake */

 Callback for setting scancode filter */

 filtering can always be disabled */

 current decoder must support scancode filtering */

 convert scancode filter to raw filter */

 guess scancode from protocol */

 for wakeup user provided exact protocol variant */

 apply raw filters */

/**

 * img_ir_set_decoder() - Set the current decoder.

 * @priv:	IR private data.

 * @decoder:	Decoder to use with immediate effect.

 * @proto:	Protocol bitmap (or 0 to use decoder->type).

	/*

	 * First record that the protocol is being stopped so that the end timer

	 * isn't restarted while we're trying to stop it.

	/*

	 * Release the lock to stop the end timer, since the end timer handler

	 * acquires the lock and we don't want to deadlock waiting for it.

 switch off and disable interrupts */

 ack any data already detected */

 always read data to clear buffer if IR wakes the device */

 switch back to normal mode */

 clear the wakeup scancode filter */

 clear raw filters */

 clear the enabled protocols */

 switch decoder */

 set the enabled protocols */

 write the new timings */

 set up and enable */

/**

 * img_ir_decoder_compatible() - Find whether a decoder will work with a device.

 * @priv:	IR private data.

 * @dec:	Decoder to check.

 *

 * Returns:	true if @dec is compatible with the device @priv refers to.

 don't accept decoders using code types which aren't supported */

/**

 * img_ir_allowed_protos() - Get allowed protocols from global decoder list.

 * @priv:	IR private data.

 *

 * Returns:	Mask of protocols supported by the device @priv refers to.

 Callback for changing protocol using sysfs */

 disable all protocols */

	/*

	 * Only allow matching wakeup protocols for now, and only if filtering

	 * is supported.

 Changes ir-core protocol device attribute */

 Set up IR decoders */

/**

 * img_ir_enable_wake() - Switch to wake mode.

 * @priv:	IR private data.

 *

 * Returns:	non-zero if the IR can wake the system.

 interrupt only on a match */

/**

 * img_ir_disable_wake() - Switch out of wake mode.

 * @priv:	IR private data

 *

 * Returns:	1 if the hardware should be allowed to wake from a sleep state.

 *		0 otherwise.

 restore normal filtering */

 CONFIG_PM_SLEEP */

 lock must be held */

 switch to repeat timings */

 lock must be held */

 switch to normal timings */

 lock must be held */

 we mustn't update the end timer while trying to stop it */

 update timer, but allowing for 1/8th tolerance */

 timer function to end waiting for repeat. */

/*

 * Timer function to re-enable the current protocol after it had been

 * cleared when invalid interrupts were generated due to a quirk in the

 * img-ir decoder.

	/*

	 * Don't overwrite enabled valid/match IRQs if they have already been

	 * changed by e.g. a filter change.

 enable */

 refresh current timings */

 CONFIG_COMMON_CLK */

 called with priv->lock held */

 use the current decoder */

		/*

		 * The below functionality is added as a work around to stop

		 * multiple Interrupts generated when an incomplete IR code is

		 * received by the decoder.

		 * The decoder generates rapid interrupts without actually

		 * having received any new data. After a single interrupt it's

		 * expected to clear up, but instead multiple interrupts are

		 * rapidly generated. only way to get out of this loop is to

		 * reset the control register after a short delay.

 Timer activated to re-enable the protocol. */

 some versions report wrong length for certain code types */

 Use the first available decoder (or disable stuff if NULL) */

/**

 * img_ir_probe_hw_caps() - Probe capabilities of the hardware.

 * @priv:	IR private data.

	/*

	 * When a version of the block becomes available without these quirks,

	 * they'll have to depend on the core revision.

 Ensure hardware decoders have been preprocessed */

 Probe hardware capabilities */

 Set up the end timer */

 Register a clock notifier */

 Allocate hardware decoder */

 Register hardware decoder */

	/*

	 * Set this after rc_register_device as no protocols have been

	 * registered yet.

 CONFIG_PM_SLEEP */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for NEC protocol.

 *

 * Copyright 2010-2014 Imagination Technologies Ltd.

 Convert NEC data to a scancode */

 a repeat code has no data */

 raw encoding: ddDDaaAA */

 32-bit NEC (used by Apple and TiVo remotes) */

 scan encoding: as transmitted, MSBit = first received bit */

 Extended NEC */

 scan encoding: AAaaDD */

 Normal NEC */

 scan encoding: AADD */

 Convert NEC scancode to NEC data filter */

	/*

	 * If only one bit is set, we were requested to do an exact

	 * protocol. This should be the case for wakeup filters; for

	 * normal filters, guess the protocol from the scancode.

 32-bit NEC (used by Apple and TiVo remotes) */

 scan encoding: as transmitted, MSBit = first received bit */

 Extended NEC */

 scan encoding AAaaDD */

 Normal NEC */

 scan encoding: AADD */

 raw encoding: ddDDaaAA */

/*

 * NEC decoder

 * See also http://www.sbprojects.com/knowledge/ir/nec.php

 *        http://wiki.altium.com/display/ADOH/NEC+Infrared+Transmission+Protocol

 main timings */

 562.5 us */

 leader symbol */

 9ms */ },

 4.5ms */ },

 0 symbol */

 562.5 us */ },

 562.5 us */ },

 1 symbol */

 562.5 us */ },

 1687.5 us */ },

 free time */

 5.625 ms */

 repeat codes */

 108 ms */

 leader symbol */

 2.25 ms */ },

 free time */

 repeat code has no data */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for Philips RC-6 protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 Convert RC6 data to a scancode */

	/*

	 * Due to a side effect of the decoder handling the double length

	 * Trailer bit, the header information is a bit scrambled, and the

	 * raw data is shifted incorrectly.

	 * This workaround effectively recovers the header bits.

	 *

	 * The Header field should look like this:

	 *

	 * StartBit ModeBit2 ModeBit1 ModeBit0 TrailerBit

	 *

	 * But what we get is:

	 *

	 * ModeBit2 ModeBit1 ModeBit0 TrailerBit1 TrailerBit2

	 *

	 * The start bit is not important to recover the scancode.

	/*

	 * Due to the above explained irregularity the trailer bits cannot

	 * have the same value.

 Only mode 0 supported for now */

 Convert RC6 scancode to RC6 data filter */

 Not supported by the hw. */

/*

 * RC-6 decoder

 * see http://www.sbprojects.com/knowledge/ir/rc6.php

 main timings */

	/*

	 * Due to a quirk in the img-ir decoder, default header values do

	 * not work, the values described below were extracted from

	 * successful RTL test cases.

 leader symbol */

 0 symbol */

 01 symbol */

 free time */

 2.666 ms */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder found in PowerDown Controller.

 *

 * Copyright 2010-2014 Imagination Technologies Ltd.

 *

 * This contains core img-ir code for setting up the driver. The two interfaces

 * (raw and hardware decode) are handled separately.

 we have to clear irqs before reading */

 don't handle valid data irqs if we're only interested in matches */

 hand off edge interrupts to raw decode handler */

 hand off hardware match interrupts to hardware decode handler */

 start off with interrupts disabled */

 Get resources from platform device */

 Private driver data */

 Ioremap the registers */

 Get core clock */

 Get sys clock */

	/*

	 * Enabling the system clock before the register interface is

	 * accessed. ISR shouldn't get called with Sys Clock disabled,

	 * hence exiting probe with an error.

 Set up raw & hw decoder */

 Get the IRQ */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for Sharp protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 Convert Sharp data to a scancode */

 validate data */

 probably the second half of the message */

 Convert Sharp scancode to Sharp data filter */

 if filtering commands, we can only match the first part */

/*

 * Sharp decoder

 * See also http://www.sbprojects.com/knowledge/ir/sharp.php

 main timings */

 20% */

 0 symbol */

 320 us */ },

 1 ms period */ },

 1 symbol */

 320 us */ },

 2 ms period */ },

 free time */

 5 ms */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for Sanyo protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 *

 * From ir-sanyo-decoder.c:

 *

 * This protocol uses the NEC protocol timings. However, data is formatted as:

 *	13 bits Custom Code

 *	13 bits NOT(Custom Code)

 *	8 bits Key data

 *	8 bits NOT(Key data)

 *

 * According with LIRC, this protocol is used on Sanyo, Aiwa and Chinon

 * Information for this protocol is available at the Sanyo LC7461 datasheet.

 Convert Sanyo data to a scancode */

 a repeat code has no data */

 Validate data */

 Validate address */

 Normal Sanyo */

 Convert Sanyo scancode to Sanyo data filter */

 Sanyo decoder */

 main timings */

 562.5 us */

 leader symbol */

 9ms */ },

 4.5ms */ },

 0 symbol */

 562.5 us */ },

 562.5 us */ },

 1 symbol */

 562.5 us */ },

 1687.5 us */ },

 free time */

 5.625 ms */

 repeat codes */

 108 ms */

 leader symbol */

 2.25 ms */ },

 free time */

 repeat code has no data */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Raw Decoder found in PowerDown Controller.

 *

 * Copyright 2010-2014 Imagination Technologies Ltd.

 *

 * This ties into the input subsystem using the RC-core in raw mode. Raw IR

 * signal edges are reported and decoded by generic software decoders.

 ms between echos */

 must be called with priv->lock held */

 find whether both rise and fall was detected */

	/*

	 * If so, we need to see if the level has actually changed.

	 * If it's just noise that we didn't have time to process,

	 * there's no point reporting it.

 report the edge to the IR raw decoders */

 low */

 high */

 called with priv->lock held */

 check not removing */

 start / push back the echo timer */

/*

 * Echo timer callback function.

 * The raw decoders expect to get a final sample even if there are no edges, in

 * order to be assured of the final space. If there are no edges for a certain

 * time we use this timer to emit a final sample to satisfy them.

 check not removing */

		/*

		 * It's safe to pass irq_status=0 since it's only used to check

		 * for double edges.

 clear and enable edge interrupts */

 Set up the echo timer */

 Allocate raw decoder */

 Register raw decoder */

 switch off and disable raw (edge) interrupts */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ImgTec IR Decoder setup for Philips RC-5 protocol.

 *

 * Copyright 2012-2014 Imagination Technologies Ltd.

 Convert RC5 data to a scancode */

 Quirk in the decoder shifts everything by 2 to the left. */

	/*

	 * 12th bit is used to extend the command in extended RC5 and has

	 * no effect on standard RC5.

 Convert RC5 scancode to RC5 data filter */

 Not supported by the hw. */

/*

 * RC-5 decoder

 * see http://www.sbprojects.com/knowledge/ir/rc5.php

 main timings */

 1/36k*32=888.888microseconds */

 10 symbol */

 11 symbol */

 free time */

 scancode logic */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * A-Link DTU(m) remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 A-Link DTU(m) slim remote, 6 rows, 3 columns. */

 symbol: PIP */

 JUMP */

 SPDX-License-Identifier: GPL-2.0+

 pinnacle-grey.h - Keytable for pinnacle_grey Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 tevii-nec.h - Keytable for tevii_nec Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 behold-columbus.h - Keytable for behold_columbus Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Beholder Intl. Ltd. 2008

 * Dmitry Belimov d.belimov@google.com

 * Keytable is used by BeholdTV Columbus

 * The "ascii-art picture" below (in comments, first row

 * is the keycode in hex, and subsequent row(s) shows

 * the button labels (several variants when appropriate)

 * helps to decide which keycodes to assign to the buttons.

	/*  0x13   0x11   0x1C   0x12  *

	 *  Mute  Source  TV/FM  Power *

 KEY_TV/KEY_RADIO	*/

	/*  0x01    0x02    0x03  0x0D    *

	 *   1       2       3   Stereo   *

	 *				  *

	 *  0x04    0x05    0x06  0x19    *

	 *   4       5       6   Snapshot *

	 *				  *

	 *  0x07    0x08    0x09  0x10    *

	 *   7       8       9    Zoom	  *

 Setup key */

 Snapshot key */

	/*  0x0A    0x00    0x0B       0x0C   *

	 * RECALL    0    ChannelUp  VolumeUp *

	/*   0x1B      0x1D      0x15        0x18     *

	 * Timeshift  Record  ChannelDown  VolumeDown *

	/*   0x0E   0x1E     0x0F     0x1A  *

	 *   Stop   Pause  Previous   Next  *

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 genius-tvgo-a11mce.h - Keytable for genius_tvgo_a11mce Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Remote control for the Genius TVGO A11MCE

 * Adrian Pardini <pardo.bsso@gmail.com>

 Keys 0 to 9 */

 recording */

 mute */

 recall */

 channel / program + */

 channel / program - */

 also labeled as Pause */

 full screen and Stop*/

 AV Source or Rewind*/

 -/-- */

 small arrows above numbers */

 also Fast Forward */

 also Rewind */

	/* these are in a rather non standard layout and have

 Video Setting */

 Video Default */

 Snapshot */

 Hide Panel */

 Four buttons without label */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Anysee remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 [red power button] */

 [*] MODE */

 [symbol counterclockwise arrow] */

 [>>|] */

 MENU */

 [EPG] */

 EXIT */

 [symbol TV/radio] */

 [i] */

 [|<<] */

 FAV. */

 Subtitle */

 [symbol camera] */

 [symbol Second Audio Program] */

 Sleep */

 16:9 / 4:3 */

 SIZE */

 [F1] */

 [F2] */

 symbol mute */

 TEXT */

 SPDX-License-Identifier: GPL-2.0+

 rc-dvb0700-big.c - Keytable for devices in dvb0700



 Copyright (c) 2010 by Mauro Carvalho Chehab



 TODO: This table is a real mess, as it merges RC codes from several

 devices into a big table. It also has both RC-5 and NEC codes inside.

 It should be broken into small tables, and the protocols should properly

 be identificated.



 The table were imported from dib0700_devices.c.

 Key codes for the tiny Pinnacle remote*/

 Pinnacle logo */

 'Square' key */

 'T' key */

 '?' key */

 Key codes for the Terratec Cinergy DT XS Diversity, similar to cinergyT2.c */

 DVD Menu */

 Teletext */

 Music */

 Pic */

 Key codes for the Haupauge WinTV Nova-TD, copied from nova-t-usb2.c (Nova-T USB2) */

 # */

 Skip backwards */

 Key codes for the Leadtek Winfast DTV Dongle */

 PREVIEW */

 full screen toggle*/

 frequency */

 show channel number */

 recall */

 PIP button*/

 SNAPSHOT */

 TIMESHIFT */

 Key codes for Nova-TD "credit card" remote control. */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * MSI DIGIVOX mini III remote controller keytable

 *

 * Copyright (C) 2013 Antti Palosaari <crope@iki.fi>

/*

 * Derived from MSI DIGIVOX mini III remote (rc-msi-digivox-iii.c)

 *

 * Differences between these remotes are:

 *

 * 1) scancode 0x61d601 is mapped to different button:

 *    MSI DIGIVOX mini III   "Source" = KEY_VIDEO

 *    Reddo                     "EPG" = KEY_EPG

 *

 * 2) Reddo remote has less buttons. Missing buttons are: colored buttons,

 *    navigation buttons and main power button.

 EPG */

 CH- */

 CH+ */

 Zoom */

 Vol+ */

 [back up arrow] */

 [enter arrow] */

 Vol- */

 Rec */

 Stop */

 Play */

 Mute */

 [red power button] */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-technisat-ts35.c - Keytable for TechniSat TS35 remote

 *

 * Copyright (c) 2013 by Jan Kltzke <jan@kloetzke.net>

 SPDX-License-Identifier: GPL-2.0+

 Keytable for Xbox 360 Universal Media remote

 Copyright (c) 2021 Bastien Nocera <hadess@hadess.net>

/*

 * Manual for remote available at:

 * http://download.microsoft.com/download/b/c/e/bce76f3f-db51-4c98-b79d-b3d21e90ccc1/universalmediaremote_na_0609.pdf

 "Display" */

 "DVD Menu" */

 "Title" */

 TV key doesn't light the IR LED */

 "100" */

 SPDX-License-Identifier: GPL-2.0+

 adstech-dvb-t-pci.h - Keytable for adstech_dvb_t_pci Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 ADS Tech Instant TV DVB-T PCI Remote */

 Keys 0 to 9 */

 Guide */

 Enter */

 Live */

 1 */

 2 */

 3 */

 Photo */

 Music */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 avermedia-dvbt.h - Keytable for avermedia_dvbt Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Matt Jesson <dvb@jesson.eclipse.co.uk */

 '0' / 'enter' */

 '1' */

 '2' / 'up arrow' */

 '3' */

 '4' / 'left arrow' */

 '5' */

 '6' / 'right arrow' */

 '7' */

 '8' / 'down arrow' */

 '9' */

 'source' */

 'teletext' */

 'power' */

 'audio' */

 'full screen' */

 'display' */

 'loop' */

 'preview' */

 'backward <<' */

 'forward >>' */

 'capture' */

 'mute' */

 'record' */

 'pause' */

 'stop' */

 'play' */

 'red' */

 'blue' / 'cancel' */

 'yellow' / 'ok' */

 'green' */

 'channel -' */

 'channel +' */

 'volume -' */

 'volume +' */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 fusionhdtv-mce.h - Keytable for fusionhdtv_mce Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 DViCO FUSION HDTV MCE remote */

 Labeled DTV on remote */

 Labeled CPF on remote */

 TV On/Off button on remote */

 Labeled Guide on remote */

 Labeled MORE on remote */

 Labeled DVDMENU on remote */

 Labeled ALT-TAB on remote */

 Labeled |<< REPLAY on remote */

 Labeled >>| SKIP on remote */

	{ 0x42, KEY_ENTER },		/* Labeled START with a green

 4:3 16:9 select */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the HardKernel ODROID remote control



 SPDX-License-Identifier: GPL-2.0-only

/*

 * keymap imported from cxusb.c

 *

 * Copyright (C) 2016 Sean Young

 Replay */

 Skip */

 Windows/Start */

 Live */

 Aspect */

 SPDX-License-Identifier: GPL-2.0+

 manli.h - Keytable for manli Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Michael Tokarev <mjt@tls.msk.ru>

   keytable is used by MANLI MTV00[0x0c] and BeholdTV 40[13] at

   least, and probably other cards too.

   The "ascii-art picture" below (in comments, first row

   is the keycode in hex, and subsequent row(s) shows

   the button labels (several variants when appropriate)

   helps to decide which keycodes to assign to the buttons.

	/*  0x1c            0x12  *

	 * FUNCTION         POWER *

	 *   FM              (|)  *

XXX*/

	/*  0x01    0x02    0x03  *

	 *   1       2       3    *

	 *                        *

	 *  0x04    0x05    0x06  *

	 *   4       5       6    *

	 *                        *

	 *  0x07    0x08    0x09  *

	 *   7       8       9    *

	/*  0x0a    0x00    0x17  *

	 * RECALL    0      +100  *

	 *                  PLUS  *

XXX KEY_REWIND? */

XXX*/

	/*  0x14            0x10  *

	 *  MENU            INFO  *

	/*          0x0b          *

	 *           Up           *

	 *                        *

	 *  0x18    0x16    0x0c  *

	 *  Left     Ok     Right *

	 *                        *

	 *         0x015          *

	 *         Down           *

XXX KEY_SELECT? KEY_ENTER? */

	/*  0x11            0x0d  *

	 *  TV/AV           MODE  *

	 *  SOURCE         STEREO *

XXX*/

XXX there's no KEY_STEREO	*/

	/*  0x0f    0x1b    0x1a  *

	 *  AUDIO   Vol+    Chan+ *

	 *        TIMESHIFT???    *

	 *                        *

	 *  0x0e    0x1f    0x1e  *

	 *  SLEEP   Vol-    Chan- *

	/*         0x13     0x19  *

	 *         MUTE   SNAPSHOT*

 0x1d unused ? */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 nec-terratec-cinergy-xs.h - Keytable for nec_terratec_cinergy_xs Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Terratec Cinergy Hybrid T USB XS FM

   Mauro Carvalho Chehab

 Terratec Grey IR, with most keys in orange */

 DVD menu */

 Teletext */

 AV */

 A.B */

 Music */

 PIC */

 Terratec Black IR, with most keys in black */

 TXT */

 Refresh */

 SPDX-License-Identifier: GPL-2.0+

 asus-pc39.h - Keytable for asus_pc39 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Marc Fargas <telenieko@telenieko.com>

 * this is the remote control that comes with the asus p7131

 * which has a label saying is "Model PC-39"

 Keys 0 to 9 */

 radio */

 dvd/menu */

 video */

 music */

 tv */

 back */

 channel / program + */

 channel / program - */

 enter */

 play/pause */

 rew */

 forward */

 backward << */

 forward >> */

 recording */

 the button that reads "close" */

 full screen */

 recall */

 home */

 picture */

 mute */

 dvd */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc5-imon-pad.c - Keytable for SoundGraph iMON PAD and Antec Veris

 * RM-200 Remote Control

 *

 * Copyright (c) 2010 by Jarod Wilson <jarod@redhat.com>

/*

 * standard imon remote key table, which isn't really entirely

 * "standard", as different receivers decode the same key on the

 * same remote to different hex codes, and the silkscreened names

 * vary a bit between the SoundGraph and Antec remotes... ugh.

 keys sorted mostly by frequency of use to optimize lookups */

 Select/Space */

 Select/Space */

 the Menu key between DVD and Subtitle on the RM-200... */

 Thumbnail */

 FullScreen */

 TaskSwitcher */

 Timer */

 the one next to play */

 eject (by TaskSw) */

 Left Menu */

 Left Menu*/

 RightMenu */

 RightMenu */

 Go or MultiMon */

 AppLauncher */

 SPDX-License-Identifier: GPL-2.0+

 avermedia-a16d.h - Keytable for avermedia_a16d Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 kworld-plus-tv-analog.h - Keytable for kworld_plus_tv_analog Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Kworld Plus TV Analog Lite PCI IR

   Mauro Carvalho Chehab <mchehab@kernel.org>

 Kworld key */

 -> ) */

 Two keys have the same code: 3 and left */

 Two keys have the same code: 4 and right */

	/* Couldn't map key left/key right since those

	   conflict with '3' and '4' scancodes

	   I dunno what the original driver does

	/* The lower part of the IR

	   There are several duplicated keycodes there.

	   Most of them conflict with digits.

	   Add mappings just to the unused scancodes.

	   Somehow, the original driver has a way to know,

	   but this doesn't seem to be on some GPIO.

	   Also, it is not related to the time between keyup

	   and keydown.

 Timeshift */

 ((*)) */

 snapshot */

 B */

 C */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* Keytable for the CEC remote control

 *

 * This keymap is unusual in that it can't be built as a module,

 * instead it is registered directly in rc-main.c if CONFIG_MEDIA_CEC_RC

 * is set. This is because it can be called from drm_dp_cec_set_edid() via

 * cec_register_adapter() in an asynchronous context, and it is not

 * allowed to use request_module() to load rc-cec.ko in that case.

 *

 * Since this keymap is only used if CONFIG_MEDIA_CEC_RC is set, we

 * just compile this keymap into the rc-core module and never as a

 * separate module.

 *

 * Copyright (c) 2015 by Kamil Debski

/*

 * CEC Spec "High-Definition Multimedia Interface Specification" can be obtained

 * here: http://xtreamerdev.googlecode.com/files/CEC_Specs.pdf

 * The list of control codes is listed in Table 27: User Control Codes p. 95

 CEC Spec: Device Root Menu - see Note 2 */

	/*

	 * Note 2: This is the initial display that a device shows. It is

	 * device-dependent and can be, for example, a contents menu, setup

	 * menu, favorite menu or other menu. The actual menu displayed

	 * may also depend on the device's current state.

 CEC Spec: Contents Menu */

 CEC Spec: Favorite Menu */

 0x0e-0x0f: Reserved */

 0x12-0x1c: Reserved */

 CEC Spec: select/toggle a Number Entry Mode */

 0x20-0x29: Keys 0 to 9 */

 0x2d-0x2e: Reserved */

 CEC Spec: Next Favorite */

 CEC Spec: Previous Channel */

 CEC Spec: Sound Select */

 0x34: CEC Spec: Input Select */

 CEC Spec: Display Information */

 0x39-0x3f: Reserved */

 CEC Spec: Eject */

 CEC Spec: Stop-Record */

 CEC Spec: Pause-Record */

 0x4f: Reserved */

 CEC Spec: Video on Demand */

 CEC Spec: Timer */

	/*

	 * The following codes are hard to implement at this moment, as they

	 * carry an additional additional argument. Most likely changes to RC

	 * framework are necessary.

	 * For now they are interpreted by the CEC framework as non keycodes

	 * and are passed as messages enabling user application to parse them.

 0x56: CEC Spec: Select Broadcast Type */

 0x57: CEC Spec: Select Sound presentation */

 CEC 2.0 and up */

 CEC 2.0 and up */

 CEC 2.0 and up */

 0x5b-0x5f: Reserved */

 CEC Spec: Play Function */

 CEC Spec: Pause-Play Function */

 Spec: Record Function */

 CEC Spec: Pause-Record Function */

 CEC Spec: Stop Function */

 CEC Spec: Mute Function */

 CEC Spec: Restore the volume */

	/*

	 * The following codes are hard to implement at this moment, as they

	 * carry an additional additional argument. Most likely changes to RC

	 * framework are necessary.

	 * For now they are interpreted by the CEC framework as non keycodes

	 * and are passed as messages enabling user application to parse them.

 0x67: CEC Spec: Tune Function */

 0x68: CEC Spec: Seleect Media Function */

 0x69: CEC Spec: Select A/V Input Function */

 0x6a: CEC Spec: Select Audio Input Function */

 CEC Spec: Power Toggle Function */

 CEC Spec: Power Off Function */

 CEC Spec: Power On Function */

 0x6e-0x70: Reserved */

 CEC Spec: F1 (Blue) */

 CEC Spec: F2 (Red) */

 CEC Spec: F3 (Green) */

 CEC Spec: F4 (Yellow) */

 CEC Spec: Data - see Note 3 */

	/*

	 * Note 3: This is used, for example, to enter or leave a digital TV

	 * data broadcast application.

 0x77-0xff: Reserved */

 SPDX-License-Identifier: GPL-2.0-or-later

/* keytable for Terratec Cinergy S2 HD Remote Controller

 >| */

 |< */

 >> */

 << */

 Back */

 Video-Menu */

 DVD-Menu */

 A<=>B */

 AV */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 pctv-sedna.h - Keytable for pctv_sedna Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Mapping for the 28 key remote control as seen at

   http://www.sednacomputer.com/photo/cardbus-tv.jpg

   Pavel Mihaylov <bin@bash.info>

 Recall */

 Stereo */

 Source */

 Snapshot */

 Time Shift */

 FM Radio */

 additional codes for Kozumi's remote */

 OSD */

 OK */

 Plus */

 Play */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * SnapStream Firefly X10 RF remote keytable

 *

 * Copyright (C) 2011 Anssi Hannula <anssi.hannula@?ki.fi>

 Maximize */

 ent */

 firefly */

 Music */

 Photos */

 Mouse */

 SPDX-License-Identifier: GPL-2.0+

 encore-enltv2.h - Keytable for encore_enltv2 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Encore ENLTV2-FM  - silver plastic - "Wand Media" written at the botton

 +100 */

 Recall */

 Video Source */

 Stereo */

 Snapshot */

 Timeshift */

 PIP */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 evga-indtube.h - Keytable for evga_indtube Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* EVGA inDtube

   Devin Heitmueller <devin.heitmueller@gmail.com>

 TV */

 PIP */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* Keytable for Wideview WT-220U.

 *

 * Copyright (c) 2016 Jonathan McDowell <noodles@earth.li>

 key list for the tiny remote control (Yakumo, don't know about the others) */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2021 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the Minix NEO remote control



 SPDX-License-Identifier: GPL-2.0+

 cinergy-1400.h - Keytable for cinergy_1400 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Cinergy 1400 DVB-T */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * TwinHan AzureWave AD-TU700(704J) remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 Tab */

 Record List */

 Hibernate */

 A/V */

 Cancel */

 Recall */

 Teletext */

 FF >> */

 Back */

 [red power button] */

 Favorite List */

 Info/EPG */

 FR << */

 Replay */

 Skip */

 Subtitle / CC */

 Zoom+ */

 Zoom- */

 PIP */

 Preview */

 L/R */

 Clear */

 up arrow */

 Full Screen */

 left arrow */

 Enter / ok */

 SAP */

 down arrow */

 right arrow */

 Capture */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Digittrade DVB-T USB Stick remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 Digittrade DVB-T USB Stick remote controller. */

/* Imported from af9015.h.

 Digittrade DVB-T USB Stick */

 EPG */

 Vol Dn */

 TELETEXT */

 MUTE */

 POWER */

 FULLSCREEN */

 RECORD */

 SUBTITLE */

 STOP */

 RETURN */

 Ch Dn */

 CH Up */

 PAUSE */

 DUAL SOUND */

 PLAY */

 SNAPSHOT */

 Vol Up */

 TIMESHIFT */

 SPDX-License-Identifier: GPL-2.0-or-later

/* ITE Generic remotes Version 1

 *

 * Copyright (C) 2012 Malcolm Priestley (tvboxspy@gmail.com)

 Type 1 */

 Source */

 ShutDown */

 CH- */

 CH+ */

 Zoom */

 Vol+ */

 [back up arrow] */

 [enter arrow] */

 Vol- */

 Rec */

 Stop */

 Play */

 Mute */

 [red power button] */

 Type 2 - 20 buttons */

 Recall */

 Timeshift */

 2 x -/+ Keys not marked */

 Volume defined as right hand*/

 SPDX-License-Identifier: GPL-2.0+

 norwood.h - Keytable for norwood Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Norwood Micro (non-Pro) TV Tuner

   By Peter Naulls <peter@chocky.org>

 Keys 0 to 9 */

 Video Source        */

 Open/Close software */

 2 Digit Select      */

 Recall              */

 Brightness increase */

 Brightness decrease */

 (not named >>>>>)   */

 (not named <<<<<)   */

 Mute                */

 Volume up           */

 Volume down         */

 Channel up          */

 Channel down        */

 Record              */

 Play                */

 Pause               */

 Stop                */

 Forward              */

 Rewind              */

 Auto Scan           */

 Capture Video       */

 Show/Hide Control   */

 Full Screen         */

 FM                  */

 Computer power      */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 avermedia-m135a.c - Keytable for Avermedia M135A Remote Controllers



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Copyright (c) 2010 by Herton Ronaldo Krzesinski <herton@mandriva.com.br>

/*

 * Avermedia M135A with RM-JX and RM-K6 remote controls

 *

 * On Avermedia M135A with IR model RM-JX, the same codes exist on both

 * Positivo (BR) and original IR, initial version and remote control codes

 * added by Mauro Carvalho Chehab <mchehab@kernel.org>

 *

 * Positivo also ships Avermedia M135A with model RM-K6, extra control

 * codes added by Herton Ronaldo Krzesinski <herton@mandriva.com.br>

 RM-JX */

 '.' */

 TV/FM or SOURCE */

 -> or L */

 <- or R */

 Capturar Imagem or Snapshot */

 Amostra or 16 chan prev */

 Full Screen */

 Teletext */

 TV2 or PIP */

 RM-K6 */

 TV/FM */

 '.' */

 Refresh/Reload */

 Full Screen toggle */

 PIP */

 Snapshot */

 SPDX-License-Identifier: GPL-2.0+

 Keytable for Xbox DVD remote

 Copyright (c) 2018 by Benjamin Valentin <benpicco@googlemail.com>

 based on lircd.conf.xbox */

 SPDX-License-Identifier: GPL-2.0+

 cinergy.h - Keytable for cinergy Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 app */

 zoom/fullscreen */

 channel */

 channel- */

 AV */

 -/-- */

 audio */

 text */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 proteus-2309.h - Keytable for proteus_2309 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Michal Majchrowicz <mmajchrowicz@gmail.com> */

 numeric */

 power       */

 full screen */

 recall      */

 mute        */

 record      */

 stop        */

 off         */

 channel -   */

 channel +   */

 volume -    */

 volume +    */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 ati-tv-wonder-hd-600.h - Keytable for ati_tv_wonder_hd_600 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* ATI TV Wonder HD 600 USB

   Devin Heitmueller <devin.heitmueller@gmail.com>

 Row 1 */

 Row 2 */

 Row 3 */

 Row 4 */

 Row 5 */

 Row 6 */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* ITE Generic remotes Version 2

 *

 * Copyright (C) 2012 Malcolm Priestley (tvboxspy@gmail.com)

 Type 1 */

 9005 remote */

 Power (RED POWER BUTTON)*/

 Source */

 Mute */

 Record */

 Channel+ */

 TimeShift */

 Volume- */

 FullScreen */

 Volume- */

 0 */

 Channel- */

 Recall */

 1 */

 2 */

 3 */

 4 */

 5 */

 6 */

 7 */

 8 */

 9 */

 Type 2 */

 keys stereo, snapshot unassigned */

 Recall */

 SPDX-License-Identifier: GPL-2.0+

 purpletv.h - Keytable for purpletv Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Recall */

 100+ */

 Video source */

 Snapshot */

 MTS Select */

 Auto Scan */

 Pause */

 Time Shift */

 SURF CH */

 Forward ? */

 Backward ? */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 pixelview-new.h - Keytable for pixelview_new Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

   Mauro Carvalho Chehab <mchehab@kernel.org>

   present on PV MPEG 8000GT

 Timeshift */

 LOOP	*/

 Source */

 +100 */

 SNAPSHOT */

 scan */

 << */

 o (red) */

 >> */

 square */

 > */

 || */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 tt-1500.h - Keytable for tt_1500 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 for the Technotrend 1500 bundled remotes (grey and black): */

 ? double-arrow key */

 ? TV/Radio */

 these keys are only in the black remote */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Christian Hewitt <christianshewitt@gmail.com>

/*

 * Keytable for the Khadas VIM/EDGE SBC remote control

 mouse

 SPDX-License-Identifier: GPL-2.0+

 dntv-live-dvb-t.h - Keytable for dntv_live_dvb_t Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 DigitalNow DNTV Live DVB-T Remote */

 'go up a level?' */

 Keys 0 to 9 */

 tv/fm */

 scan */

 source */

 backward << */

 snap */

 stereo */

 reset */

 full screen */

 forward >> */

 preview */

 record */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 encore-enltv.h - Keytable for encore_enltv Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Encore ENLTV-FM  - black plastic, white front cover with white glowing buttons

	/* Power button does nothing, neither in Windows app,

 music */

 picture */

 -/-- */

 recall */

 win start menu */

 exit */

 UP */

 DOWN */

 RIGHT */

 LEFT */

 OK */

 desktop */

 switch */

 fullscreen */

 time shift */

 source */

 play/pause */

 camera icon */

 tv wall */

 DVD sound */

 DVD lang */

 DVD text */

 shutdown */

 stereo > main */

 stereo > sap */

 teletext */

 AP1 */

 AP2 */

 AP3 */

 AP4 */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 avermedia.h - Keytable for avermedia Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Alex Hermann <gaaf@gmx.net> */

 TV/FM */

 CD */

 TELETEXT */

 POWER */

 VIDEO */

 AUDIO */

 FULL SCREEN */

 DISPLAY */

 LOOP	*/

 PREVIEW */

 AUTOSCAN */

 FREEZE */

 SNAPSHOT */

 MUTE */

 RECORD */

 PAUSE */

 STOP */

 PLAY */

 RED */

 GREEN */

 YELLOW */

 BLUE */

 VOLUME- */

 VOLUME+ */

 CHANNEL/PAGE- */

 CHANNEL/PAGE+ */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 tbs-nec.h - Keytable for tbs_nec Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 power */

 mute */

 10+ */

 10- */

 ch+ */

 ch- */

 vol+ */

 vol- */

 rec */

 pause, yellow */

 ok */

 snapshot */

 blue */

 green */

 red */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-rc6-mce.c - Keytable for Windows Media Center RC-6 remotes for use

 * with the Media Center Edition eHome Infrared Transceiver.

 *

 * Copyright (c) 2010 by Jarod Wilson <jarod@redhat.com>

 *

 * See http://mediacenterguides.com/book/export/html/31 for details on

 * key mappings.

 Formerly PC Power */

 Windows MCE button */

 LiveTV */

 Guide */

 Aspect */

 Visualization */

 Slide Show */

 My Music */

 RecordedTV */

 Print - HP OEM version of remote */

 Caption/Teletext */

 TV Power */

 Start media application (NEW) */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Total Media In Hand remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 Uses NEC extended 0x02bd */

 yellow, [min / max] */

 TV / AV */

 TimeShift */

 right arrow */

 left arrow */

 up arrow */

 down arrow */

 [red] */

 OK */

 Snapshot */

 Esc */

 FF >> */

 FR << */

 [window + mouse pointer] */

 Shuffle */

 [red (I)] */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-su3000.h - Keytable for Geniatech HDStar Remote Controller

 *

 * Copyright (c) 2013 by Evgeny Plehov <Evgeny Plehov@ukr.net>

 right-bottom Red */

 -/-- */

 CH+ */

 CH+ */

 Brightness Up */

 Brightness Down */

 >> */

 << */

 Mute */

 VOL- */

 VOL+ */

 button under 9 */

 TTX */

 EPG */

 OSD */

 Window */

 button under << */

 bottom yellow button */

 Snapshot */

 TV/Radio */

 upper Red button */

 SPDX-License-Identifier: GPL-2.0+

 em-terratec.h - Keytable for em_terratec Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2021 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the Mecool Kiii Pro remote control



 AUDIO

 RADIO

 MOUSE

 PAGE_UP

 PAGE_DOWN

 SPDX-License-Identifier: GPL-2.0+

 dntv-live-dvbt-pro.h - Keytable for dntv_live_dvbt_pro Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 DigitalNow DNTV Live! DVB-T Pro Remote */

 live tv */

 digital Radio */

 FM radio */

 dvd menu */

 replay |< */

 skip >| */

 capture */

 sap */

 pip */

 l/r */

 a/v */

 recall */

 zoom + */

 zoom - */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 kaiomy.h - Keytable for kaiomy Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Kaiomy TVnPC U2

   Mauro Carvalho Chehab <mchehab@kernel.org>

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 iodata-bctv7e.h - Keytable for iodata_bctv7e Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 IO-DATA BCTV7E Remote */

 FM */

 Keys 0 to 9 */

 10 */

 Live */

 Time Shift */

 Play */

 11 */

 12 */

 Multi */

 SVIDEO */

 || (red) */

 recording */

 backward << */

 forward >> */

 skip >| */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 budget-ci-old.h - Keytable for budget_ci_old Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * From reading the following remotes:

 * Zenith Universal 7 / TV Mode 807 / VCR Mode 837

 * Hauppauge (from NOVA-CI-s box product)

 * This is a "middle of the road" approach, differences are noted

 RADIO on Hauppauge */

 TV on Hauppauge */

 RESERVED on Hauppauge */

 Prev Ch on Zenith, SOURCE on Hauppauge */

 MINIMIZE on Hauppauge */

 VCR mode on Zenith */

 FULL SCREEN on Hauppauge */

 VCR mode on Zenith */

 TV/VCR on Zenith */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the X96-max STB remote control



 ** TV CONTROL **

 SET

 AV/TV

 POWER

 VOLUME UP

 VOLUME DOWN

 config

 mouse

 @ key

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Medion X10 RF remote keytable (Digitainer variant)

 *

 * Copyright (C) 2012 Anssi Hannula <anssi.hannula@iki.fi>

 *

 * This keymap is for a variant that has a distinctive scrollwheel instead of

 * up/down buttons (tested with P/N 40009936 / 20018268), reportedly

 * originally shipped with Medion Digitainer but now sold separately simply as

 * an "X10" remote.

 CD/DVD */

 "teletext" icon, i.e. a screen with lines */

 a screen with an open book */

 Photo */

 scrollwheel up 1 notch */

 0x79..0x7f: 2-8 notches, driver repeats 0x78 entry */

 scrollwheel down 1 notch */

 0x71..0x77: 2-8 notches, driver repeats 0x70 entry */

 scrollwheel press */

 also has "U" rotated 90 degrees CCW */

 also Audio */

 also Subtitle */

 also Angle */

 also Title */

	/* these do not actually exist on this remote, but these scancodes

	 * exist on all other Medion X10 remotes and adding them here allows

	 * such remotes to be adequately usable with this keymap in case

	 * this keymap is wrongly used with them (which is quite possible as

 SPDX-License-Identifier: GPL-2.0+

 gotview7135.h - Keytable for gotview7135 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Mike Baikov <mike@baikov.com> */

 LOOP */

 PREVIEW */

 SCAN */

 SNAPSHOT */

FULL*/

 LIVE TIMESHIFT */

 MIN TIMESHIFT */

 TIMESHIFT */

 NORMAL TIMESHIFT */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-only

 SPDX-License-Identifier: GPL-2.0+

 pv951.h - Keytable for pv951 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Mark Phalan <phalanm@o2.ie> */

 CH +/- */

 CC */

 TTX */

 AIR/CBL */

 PC/TV */

 CH RTN */

 FUNC */

 AUTOSCAN */

 Not sure what to do with these ones! */

 SOURCE */

 +100 */

 SYNC */

 PC/TV */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* LME2510 remote control

 *

 * Copyright (C) 2010 Malcolm Priestley (tvboxspy@gmail.com)

 Type 1 - 26 buttons */

 Type 2 - 20 buttons */

 Recall */

 Timeshift */

 2 x -/+ Keys not marked */

 Volume defined as right hand*/

 Type 3 - 20 buttons */

 Recall */

 Timeshift */

 2 x -/+ Keys not marked */

 Volume defined as right hand*/

 SPDX-License-Identifier: GPL-2.0+

 encore-enltv-fm53.h - Keytable for encore_enltv_fm53 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Encore ENLTV-FM v5.3

   Mauro Carvalho Chehab <mchehab@kernel.org>

 -/-- */

 recall */

 TV/AV */

 SNAPSHOT */

 UP */

 DOWN */

 RIGHT */

 LEFT */

 OK */

 pause */

 video setting */

 <- */

 -> */

 video default */

 hide pannel */

 shutdown */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Medion X10 RF remote keytable

 *

 * Copyright (C) 2011 Anssi Hannula <anssi.hannula@?ki.fi>

 *

 * This file is based on a keytable provided by

 * Jan Losinski <losinski@wh2.tu-dresden.de>

 TV */

 VCR */

 DVD */

 MUSIC */

 RADIO */

 PHOTO */

 TV-PREVIEW */

 CHANNEL-LST */

 SETUP */

 VIDEO DESKTOP */

 VOL - */

 VOL + */

 CHAN + */

 CHAN - */

 MUTE */

 red */

 green */

 yellow */

 blue */

 TXT */

 TV/RAD, CH SRC */

 DELETE */

 RENAME */

 SNAPSHOT */

 up */

 down */

 left */

 right */

 OK */

 ACQUIRE IMAGE */

 EDIT IMAGE */

 rewind  (<<) */

 play    ( >) */

 forward (>>) */

 record  ( o) */

 stop    ([]) */

 pause   ('') */

 prev */

 F SCR */

 next */

 MENU */

 AUDIO */

 POWER */

 SPDX-License-Identifier: GPL-2.0+

 winfast-usbii-deluxe.h - Keytable for winfast_usbii_deluxe Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Leadtek Winfast TV USB II Deluxe remote

   Magnus Alm <magnus.alm@gmail.com>

 SNAPSHOT */

 RECORD */

 TIMESHIFT */

 VOLUMEUP */

 VOLUMEDOWN */

 MUTE */

 SURF */

 CHANNELUP */

 CHANNELDOWN */

 LAST CHANNEL (RECALL) */

 INPUT MODES (TV/FM) */

 TV ON/OFF */

 MINIMIZE (BOSS) */

 PIP */

 FULLSECREEN */

 OSD (DISPLAY) */

 '.' */

 ENTER */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the Tronsmart Vega S9x remote control



 mouse

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2021 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the Mecool Kii Pro remote control



 AUDIO

 APPS

 MOUSE

 PAGE_UP

 PAGE_DOWN

 SPDX-License-Identifier: GPL-2.0+

 Copyright (c) 2018 Christian Hewitt

/*

 * Keymap for the Tanix TX5 max STB remote control

 mouse

 SPDX-License-Identifier: GPL-2.0+

 msi-tvanywhere-plus.h - Keytable for msi_tvanywhere_plus Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

  Keycodes for remote on the MSI TV@nywhere Plus. The controller IC on the card

  is marked "KS003". The controller is I2C at address 0x30, but does not seem

  to respond to probes until a read is performed from a valid device.

  I don't know why...



  Note: This remote may be of similar or identical design to the

  Pixelview remote (?).  The raw codes and duplicate button codes

  appear to be the same.



  Henry Wong <henry@stuffedcow.net>

  Some changes to formatting and keycodes by Mark Schultz <n9xmj@yahoo.com>

/*  ---- Remote Button Layout ----



    POWER   SOURCE  SCAN    MUTE

    TV/FM   1       2       3

    |>      4       5       6

    <|      7       8       9

    ^^UP    0       +       RECALL

    vvDN    RECORD  STOP    PLAY



	MINIMIZE          ZOOM



		  CH+

      VOL-                   VOL+

		  CH-



	SNAPSHOT           MTS



     <<      FUNC    >>     RESET

 1 */

 2 */

 3 */

 4 */

 5 */

 6 */

 7 */

 8 */

 9 */

 0 */

 + */

 Recall */

 Power */

 Source */

 Scan */

 Mute */

 TV/FM */

	/* The next four keys are duplicates that appear to send the

	   same IR code as Ch+, Ch-, >>, and << .  The raw code assigned

	   to them is the actual code + 0x20 - they will never be

	   detected as such unless some way is discovered to distinguish

 |> and Ch+ */

 <| and Ch- */

 ^^Up and >> */

 vvDn and << */

 Record */

 Stop */

 Play */

 Minimize */

 Zoom */

 Snapshot */

 MTS */

 Vol- */

 Vol+ */

 Ch- */

 Ch+ */

 << */

 Function */

 >> */

 Reset */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * TerraTec remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 TerraTec slim remote, 7 rows, 4 columns. */

 Uses NEC extended 0x02bd. */

 symbol: PIP */

 snapshot */

 [red power button] */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * LeadTek Y04G0051 remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 1st ok */

 2nd ok */

 2nd video */

 2nd stop */

 1st stop */

 1st video */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * keymap imported from cxusb.c

 *

 * Copyright (C) 2016 Sean Young

 Profile */

 Replay */

 ATV/DTV */

 Aspect */

 INPUT */

 HD */

 SPDX-License-Identifier: GPL-2.0+

 behold.h - Keytable for behold Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Igor Kuznetsov <igk72@ya.ru>

 * Andrey J. Melnikov <temnota@kmv.ru>

 *

 * Keytable is used by BeholdTV 60x series, M6 series at

 * least, and probably other cards too.

 * The "ascii-art picture" below (in comments, first row

 * is the keycode in hex, and subsequent row(s) shows

 * the button labels (several variants when appropriate)

 * helps to decide which keycodes to assign to the buttons.

	/*  0x1c            0x12  *

	 *  TV/FM          POWER  *

 XXX KEY_TV / KEY_RADIO */

	/*  0x01    0x02    0x03  *

	 *   1       2       3    *

	 *                        *

	 *  0x04    0x05    0x06  *

	 *   4       5       6    *

	 *                        *

	 *  0x07    0x08    0x09  *

	 *   7       8       9    *

	/*  0x0a    0x00    0x17  *

	 * RECALL    0      MODE  *

	/*  0x14          0x10    *

	 * ASPECT      FULLSCREEN *

	/*          0x0b          *

	 *           Up           *

	 *                        *

	 *  0x18    0x16    0x0c  *

	 *  Left     Ok     Right *

	 *                        *

	 *         0x015          *

	 *         Down           *

 XXX KEY_ENTER */

	/*  0x11            0x0d  *

	 *  MUTE            INFO  *

	/*  0x0f    0x1b    0x1a  *

	 * RECORD PLAY/PAUSE STOP *

	 *                        *

	 *  0x0e    0x1f    0x1e  *

	 *TELETEXT  AUDIO  SOURCE *

	 *           RED   YELLOW *

XXX KEY_AUDIO	*/

	/*  0x1d   0x13     0x19  *

	 * SLEEP  PREVIEW   DVB   *

	 *         GREEN    BLUE  *

 XXX KEY_SAT	*/

	/*  0x58           0x5c   *

	 * FREEZE        SNAPSHOT *

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Toshiba CT-90405 remote controller keytable

 *

 * Copyright (C) 2021 Alexander Voronov <avv.0@ya.ru>

 SPDX-License-Identifier: GPL-2.0+

 Copyright (c) 2019 Clment Pron

/*

 * Keymap for the Beelink GS1 remote control

	/*

	 * TV Keys (Power, Learn and Volume)

	 * { 0x40400d, KEY_TV },

	 * { 0x80f1, KEY_TV },

	 * { 0x80f3, KEY_TV },

	 * { 0x80f4, KEY_TV },

 Web */

 Media */

 # Input Method */

 SPDX-License-Identifier: GPL-2.0+

 Copyright (c) 2018 Christian Hewitt

/*

 * Keymap for the Tanix TX3 mini STB remote control

 mouse

 1/a

 SPDX-License-Identifier: GPL-2.0+

 dm1105-nec.h - Keytable for dm1105_nec Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* DVBWorld remotes

   Igor M. Liplianin <liplianin@me.by>

 power */

 mute */

 ch+ */

 ch- */

 vol+ */

 vol- */

 rec */

 fav */

 rewind */

 fast */

 pause */

 cancel */

 tab */

 up */

 ok */

 down */

 cap */

 stop */

 full */

 tvmode */

 recall */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-tivo.c - Keytable for TiVo remotes

 *

 * Copyright (c) 2011 by Jarod Wilson <jarod@redhat.com>

/*

 * Initial mapping is for the TiVo remote included in the Nero LiquidTV bundle,

 * which also ships with a TiVo-branded IR transceiver, supported by the mceusb

 * driver. Note that the remote uses an NEC-ish protocol, but instead of having

 * a command/not_command pair, it has a vendor ID of 0x3085, but some keys, the

 * NEC extended checksums do pass, so the table presently has the intended

 * values and the checksum-passed versions for those keys.

 TiVo Button */

 TV Power */

 Live TV/Swap */

 TV Input */

 Window */

 Guide */

 Red Thumbs Down */

 Green Thumbs Up */

 ->| */

 Aspect */

 DVD Menu */

 SPDX-License-Identifier: GPL-2.0+

 rc-pixelview-mk12.h - Keytable for pixelview Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Keytable for MK-F12 IR remote provided together with Pixelview

 * Ultra Pro Remote Controller. Uses NEC extended format.

 Timeshift */

 power */

 loop */

 +100 */

 source */

 mute */

 snapshot */

 scan */

 chn + */

 chn - */

 vol + */

 vol - */

 zoom */

 FM */

 SPDX-License-Identifier: GPL-2.0+

 kworld-315u.h - Keytable for kworld_315u Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Kworld 315U

 source */

 shutdown */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * AverMedia RM-KS remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

/* Initial keytable is from Jose Alberto Reguero <jareguero@telefonica.net>

 Keytable fixed by Philippe Valembois <lephilousophe@users.sourceforge.net> */

 Power (RED POWER BUTTON) */

 Channel+ */

 Channel- */

 Volume+ */

 Volume- */

 Mute */

 Recall */

 Source */

 1 */

 2 */

 3 */

 4 */

 5 */

 6 */

 7 */

 8 */

 9 */

 0 */

 Audio */

 EPG */

 Play/Pause */

 Record */

 Stop */

 << */

 >> */

 Display information */

 Fullscreen */

 SPDX-License-Identifier: GPL-2.0+

 avertv-303.h - Keytable for avertv_303 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 AVERTV STUDIO 303 Remote */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * ATI X10 RF remote keytable

 *

 * Copyright (C) 2011 Anssi Hannula <anssi.hannula@?ki.fi>

 *

 * This file is based on the static generic keytable previously found in

 * ati_remote.c, which is

 * Copyright (c) 2004 Torrey Hoffman <thoffman@arnor.net>

 * Copyright (c) 2002 Vladimir Dergachev

/*

 * Intended usage comments below are from vendor-supplied

 * Source: ATI REMOTE WONDER Installation Guide

 * http://www2.ati.com/manuals/remctrl.pdf

 *

 * Scancodes were in strict left-right, top-bottom order on the

 * original ATI Remote Wonder, but were moved on later models.

 *

 * Keys A-F are intended to be user-programmable.

 keyboard - Above the cursor pad */

 Power */

 TV */

 DVD */

 WEB */

 "book": Open Media Library */

 "hand": Toggle left mouse button (grab) */

 Mouse emulation pad goes here, handled by driver separately */

 VOL + */

 VOL - */

 MUTE  */

 CH + */

 CH - */

	/*

	 * We could use KEY_NUMERIC_x for these, but the X11 protocol

	 * has problems with keycodes greater than 255, so avoid those high

	 * keycodes in default maps.

 "menu": DVD root menu */

 KEY_NUMERIC_STAR? */

 "check": DVD setup menu */

 KEY_NUMERIC_POUND? */

 DVD navigation buttons */

 up */

 "timer" Should be Data On Screen */

 Symbol is "circle nailed to box" */

 left */

 "OK" */

 right */

 "max" (X11 warning: 0x177) */

				  /* Should be AC View Toggle, but

				     that's not in <input/input.h>.

 down */

 Play/stop/pause buttons */

 (<<) Rewind */

 ( >) Play (KEY_PLAYCD?) */

 (>>) Fast forward */

 ( o) red */

 ([]) Stop  (KEY_STOP is something else!) */

 ('') Pause (KEY_PAUSECD?) */

 Extra keys, not on the original ATI remote */

 (>+) */

 (<-) */

 PLAYING  (X11 warning: 0x166) */

 TOP */

 END */

 SELECT  (X11 warning: 0x161) */

 SPDX-License-Identifier: GPL-2.0+

 real-audio-220-32-keys.h - Keytable for real_audio_220_32_keys Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Zogis Real Audio 220 - 32 keys IR */

 Source */

 stereo */

 Prev */

 Timeshift */

 Next */

 Pause */

 Snapshot */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * TerraTec remote controller keytable

 *

 * Copyright (C) 2011 Martin Groszhauser <mgroszhauser@gmail.com>

 * Copyright (C) 2011 Antti Palosaari <crope@iki.fi>

/*

 * TerraTec slim remote, 6 rows, 3 columns.

 * Keytable from Martin Groszhauser <mgroszhauser@gmail.com>

 MUTE */

 [fullscreen] */

 [two arrows forming a circle] */

 [red power button] */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc5-imon-mce.c - Keytable for Windows Media Center RC-6 remotes for use

 * with the SoundGraph iMON/Antec Veris hardware IR decoder

 *

 * Copyright (c) 2010 by Jarod Wilson <jarod@redhat.com>

 mce-mode imon mce remote key table */

 keys sorted mostly by frequency of use to optimize lookups */

 0x800ff40b also KEY_NUMERIC_POUND on some receivers */

/* the OK and Enter buttons decode to the same value on some remotes

 0x800ff40a also KEY_NUMERIC_STAR on some receivers */

 0x800ff41d also KEY_BLUE on some receivers */

 0x800ff41c also KEY_PREVIOUS on some receivers */

 My Music */

 RecordedTV */

 0x800ff424 also KEY_MENU on some receivers */

 0x800ff425 also KEY_GREEN on some receivers */

 LiveTV */

 Aspect */

 { 0x800ff425, KEY_GREEN }, */

 { 0x800ff41d, KEY_BLUE }, */

 Guide */

 Caption/Teletext */

 Windows MCE button */

 its RC6, but w/a hardware decoder */

 SPDX-License-Identifier: GPL-2.0+

 flyvideo.h - Keytable for flyvideo Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Air/Cable */

 Video */

 Audio */

 Power */

 AV Source */

 Fullscreen */

 Stereo */

 Mute */

 Volume + */

 Volume - */

 Channel + */

 Channel - */

 Recall */

 Enter */

 Rewind  ( <<< ) */

 Forward ( >>> ) */

 no label, may be used as the PAUSE button */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 msi-tvanywhere.h - Keytable for msi_tvanywhere Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 MSI TV@nywhere MASTER remote */

 Keys 0 to 9 */

 Full Screen */

 Function */

 Time shift */

 MTS */

 backward << */

 Return */

 forward >> */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 npgtech.h - Keytable for npgtech Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 switch inputs */

 -/-- */

 Pointing arrow */

 Maximize/Minimize (yellow) */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * DigitalNow TinyTwin remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 [symbol speaker] */

 TV [power button] */

 [*] */

 [#] */

 [right arrow] */

 [symbol home] Start */

 [red] Videos */

 PC [power button] */

 [yellow] Pictures */

 [down arrow] */

 [green] Music */

 BACK */

 MORE */

 [up arrow] */

 [left arrow] */

 OK */

 [blue] MyTV */

 REW [<<] */

 PLAY */

 STOP */

 PAUSE */

 Aspect */

 FWD [>>] */

 SKIP */

 RECORD */

 RTV */

 Guide */

 Help */

 Radio */

 DVD */

 Audio */

 Title */

 [symbol PIP?] */

 Mouse */

 REPLAY */

 SPDX-License-Identifier: GPL-2.0+

 eztv.h - Keytable for eztv Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Alfons Geser <a.geser@cox.net>

 DVR */

 DVD */

 music */

 DVR mode / DVD mode / music mode */

 mute */

 MTS/SAP / audio / autoseek */

 closed captioning / subtitle / seek */

 full screen */

 video source / eject / delall */

 playback / angle / del */

 scan / menu / playlist */

 CH surfing / bookmark / memo */

 help */

 num/memo */

 cancel */

 up */

 down */

 left */

 right */

 select */

 rewind */

 play/pause */

 forward */

 repeat */

 recording */

 stop */

 play */

 snapshot / shuffle */

 CH.tracking up */

 CH.tracking down */

 enter */

 . (decimal dot) */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 pinnacle-pctv-hd.h - Keytable for pinnacle_pctv_hd Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Pinnacle PCTV HD 800i mini remote */

 Key codes for the tiny Pinnacle remote*/

 Pinnacle logo */

 'Square' key */

 'T' key */

 '?' key */

 SPDX-License-Identifier: GPL-2.0+

 powercolor-real-angel.h - Keytable for powercolor_real_angel Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Remote control for Powercolor Real Angel 330

 * Daniel Fraga <fragabr@gmail.com>

 switch inputs */

 Turn ON/OFF App */

 single, double, triple digit */

 previous channel */

 stereo/mono */

 teletext */

 channel up */

 channel down */

 volume up */

 volume down */

 autoscan */

 snapshot */

 full screen */

 FM radio */

 power */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 apac-viewcomp.h - Keytable for apac_viewcomp Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Attila Kondoros <attila.kondoros@chello.hu> */

 +100 */

 recall */

 TV/FM */

 scan */

 power */

 vol up */

 vol down */

 chn up */

 chn down */

 video */

 full screen */

 mute/unmute */

 min */

 freeze */

 record */

 stop */

 play */

 osd */

 default */

 fine tune >>>> */

 fine tune <<<< */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* kworld-pc150u.c - Keytable for kworld_pc150u Remote Controller

 *

 * keymap imported from ir-keymaps.c

 *

 * Copyright (c) 2010 by Kyle Strickland

 *   (based on kworld-plus-tv-analog.c by

 *    Mauro Carvalho Chehab)

/* Kworld PC150-U

   Kyle Strickland <kyle@kyle.strickland.name>

 Kworld key */

 -> ) */

 Timeshift */

 ((*)) */

 display ratio */

 snapshot */

 sleep timer */

 switch theater mode */

 A */

 B */

 C */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 avermedia-cardbus.h - Keytable for avermedia_cardbus Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Oldrich Jedlicka <oldium.pro@seznam.cz> */

 TV/FM */

 Teletext */

 Full screen */

 16-CH PREV */

 CH RTN - channel return */

 Autoscan */

 Screenshot */

 Sleep */

 Aspect */

 Pos */

 Size */

 Select */

 Blue/Picture */

 Back */

 PIP (Picture-in-picture) */

 Live TV */

 Clear */

 Red/TV */

 Home */

 Green/Video */

 Yellow/Music */

 Ok */

 Next */

 Previous */

 Channel down */

 Channel up */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 terratec-cinergy-xs.h - Keytable for terratec_cinergy_xs Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* Terratec Cinergy Hybrid T USB XS

   Devin Heitmueller <dheitmueller@linuxtv.org>

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 rc-dvb0700-big.c - Keytable for devices in dvb0700



 Copyright (c) 2010 by Mauro Carvalho Chehab



 TODO: This table is a real mess, as it merges RC codes from several

 devices into a big table. It also has both RC-5 and NEC codes inside.

 It should be broken into small tables, and the protocols should properly

 be identificated.



 The table were imported from dib0700_devices.c.

 Key codes for the Pixelview SBTVD remote */

 Key codes for the EvolutePC TVWay+ remote */

 Key codes for the Elgato EyeTV Diversity silver remote */

 Skip backwards */

 Skip forward */

 Live */

 'Reveal' for Teletext */

 KEY_TEXT for Teletext */

 Font 'Size' for Teletext */

  Full screen toggle, 'Hold' for Teletext */

 Select video input, 'Select' for Teletext */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * keymap imported from cxusb.c

 *

 * Copyright (C) 2016 Sean Young

 TV/AV */

 Time Shift */

 Snapshot */

 Mouse Cursor */

 Minimize/Maximize */

 Shuffle */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Total Media In Hand_02 remote controller keytable for Mygica X8507

 *

 * Copyright (C) 2012 Alfredo J. Delaiti <alfredodelaiti@netscape.net>

 Stop */

 Turn on/off application */

 OK */

 Snapshot */

 Full Screen/Restore */

 Right arrow */

 Left arrow */

 Play */

 Time Shift */

 Turn off computer */

 FR << */

 FF >> */

 CH Surfing */

 TV/AV/S-Video/YPbPr */

 SPDX-License-Identifier: GPL-2.0+

 rc-hauppauge.c - Keytable for Hauppauge Remote Controllers



 keymap imported from ir-keymaps.c



 This map currently contains the code for four different RCs:

	- New Hauppauge Gray;

	- Old Hauppauge Gray (with a golden screen for media keys);

	- Hauppauge Black;

	- DSR-0112 remote bundled with Haupauge MiniStick.



 Copyright (c) 2010-2011 by Mauro Carvalho Chehab

/*

 * Hauppauge:the newer, gray remotes (seems there are multiple

 * slightly different versions), shipped with cx88+ivtv cards.

 *

 * This table contains the complete RC5 code, instead of just the data part

	/*

	 * Remote Controller Hauppauge Gray found on modern devices

	 * Keycodes start with address = 0x1e

 GO / house symbol */

 system power (green button) */

 Videos */

 Music */

 Pictures */

 Guide */

 OK */

 back/exit */

 previous channel */

 channel / program + */

 channel / program - */

 recording */

 backward << */

 forward >> */

 replay |< */

 pause */

 skip >| */

 keypad asterisk as well */

 also the Pound key (#) */

 red button */

 green button */

 yellow key */

 blue key */

	/*

	 * Old Remote Controller Hauppauge Gray with a golden screen

	 * Keycodes start with address = 0x1f

 system power (green button) */

 GO */

 Keys 0 to 9 */

 back/exit */

 channel / program + */

 channel / program - */

 OK */

 red button */

 green button */

 yellow key */

 blue key */

 There's no indicator on this key */

 full */

 backward << */

 forward >> */

 recording */

 pause */

 replay |< */

 skip >| */

	/*

	 * Keycodes for DSR-0112 remote bundled with Haupauge MiniStick

	 * Keycodes start with address = 0x1d

 Prev.Ch .. ??? */

 >|             */

 <|             */

	/*

	 * Keycodes for PT# R-005 remote bundled with Haupauge HVR-930C

	 * Keycodes start with address = 0x1c

 BACK */

 Prev */

 <|             */

 >|             */

 CC */

	/*

	 * Keycodes for the old Black Remote Controller

	 * This one also uses RC-5 protocol

	 * Keycodes start with address = 0x00

 full screen */

 source */

 Reserved */

 Minimize */

 SPDX-License-Identifier: GPL-2.0+

 videomate-tv-pvr.h - Keytable for videomate_tv_pvr Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 Copyright (c) 2020 Christian Hewitt

/*

 * KHAMSIN is an IR/Bluetooth RCU supplied with the SmartLabs

 * SML-5442TW DVB-S/VOD box. The RCU has separate IR (TV) and

 * BT (STB) modes. This keymap suppors the IR controls.

 source

 back

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2017 Sanechips Technology Co., Ltd.

 * Copyright 2017 Linaro Ltd.

 Input method */

 Application */

 Location */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * TrekStor remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 TrekStor DVB-T USB Stick remote controller. */

/* Imported from af9015.h.

 Mute */

 Home */

 Up */

 OK */

 Right */

 Fast forward */

 Volume + */

 Down */

 Play/Pause */

 Stop */

 Info/EPG */

 Channel - */

 Channel + */

 Volume - */

 TV */

 Record */

 Rewind */

 Left */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Keytable for remote controller of HiSilicon poplar board.

 *

 * Copyright (c) 2017 HiSilicon Technologies Co., Ltd.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Keytable for remote controller of HiSilicon tv demo board.

 *

 * Copyright (c) 2017 HiSilicon Technologies Co., Ltd.

 SPDX-License-Identifier: GPL-2.0+

 Copyright (c) 2018 Christian Hewitt

/*

 * This keymap is used with the WeTek Hub STB.

 mouse

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * MSI DIGIVOX mini III remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 MSI DIGIVOX mini III */

 Uses NEC extended 0x61d6. */

/* This remote seems to be same as rc-kworld-315u.c. Anyhow, add new remote

 Source */

 ShutDown */

 CH- */

 CH+ */

 Zoom */

 Vol+ */

 [back up arrow] */

 [enter arrow] */

 Vol- */

 Rec */

 Stop */

 Play */

 Mute */

 [red power button] */

 SPDX-License-Identifier: GPL-2.0+

 Keytable for the Pine64 IR Remote Controller

 Copyright (c) 2017 Jonas Karlman

 mouse

 SPDX-License-Identifier: GPL-2.0+

 nebula.h - Keytable for nebula Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 labelled 'Picture' */

 16:9 */

 14:9 */

 AD */

 chapter */

 picture in picture */

 zoom in */

 zoom out */

 capture */

 web */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2018 Sean Young <sean@mess.org>



 Note that this remote has a stick which its own IR protocol,

 with 16 directions. This is supported by the imon_rsc BPF decoder

 in v4l-utils.



 Screensaver */

 Timer */

 Desktop */

 Maximise */

 Windows key */

 app launcher */

 shift tab */

 drag and drop */

 full screen */

 SPDX-License-Identifier: GPL-2.0+

 pinnacle-color.h - Keytable for pinnacle_color Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 flydvb.h - Keytable for flydvb Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Full Screen */

 Power */

 Recall */

 Mute */

 TV/Radio */

 SAP (Second Audio Program) */

 VOL+ */

 VOL- */

 CH+ */

 CH- */

 Enter */

 PIP */

 Source */

 Record/Pause */

 Swap (no label on key) */

 Timeshift/Pause */

 Rewind << */

 Play/Pause */

 Forward >> */

 Back |<< */

 Stop */

 End >>| */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Christian Hewitt <christianshewitt@gmail.com>



 Keytable for the WeTek Play 2 STB remote control



 tv

 outer ring clockwide from top

 mouse

 square

 inner ring

 txt

 SPDX-License-Identifier: GPL-2.0-or-later

/* avermedia-m733a-rm-k6.h - Keytable for avermedia_m733a_rm_k6 Remote Controller

 *

 * Copyright (c) 2010 by Herton Ronaldo Krzesinski <herton@mandriva.com.br>

/*

 * Avermedia M733A with IR model RM-K6

 * This is the stock remote controller used with Positivo machines with M733A

 * Herton Ronaldo Krzesinski <herton@mandriva.com.br>

 TV/FM */

 '.' */

 Refresh/Reload */

 Full Screen toggle */

 PIP */

 Snapshot */

 SPDX-License-Identifier: GPL-2.0+

 winfast.h - Keytable for winfast Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 Table for Leadtek Winfast Remote Controls - used by both bttv and cx88 */

 Keys 0 to 9 */

 Audio Source */

 TV/FM, not on Y0400052 */

 Video Source */

 Display information */

 fullscreen */

 closed caption/teletext */

 boss key */

 fine tune + , not on Y040052 */

 fine tune - , not on Y040052 */

 PIP (Picture in picture */

 Recall (last channel */

 Time Shifting */

 Screenshot */

 Channel Surf */

 FM */

 change to MCE mode on Y04G0051 */

 MCE +VOL, on Y04G0033 */

 MCE -VOL, on Y04G0033 */

 MCE +CH,  on Y04G0033 */

 MCE -CH,  on Y04G0033 */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-streamzap.c - Keytable for Streamzap PC Remote, for use

 * with the Streamzap PC Remote IR Receiver.

 *

 * Copyright (c) 2010 by Jarod Wilson <jarod@redhat.com>

/*

 * The Streamzap remote is almost, but not quite, RC-5, as it has an extra

 * bit in it.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * MSI DIGIVOX mini II remote controller keytable

 *

 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>

 up */

 down */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Medion X10 OR22/OR24 RF remote keytable

 *

 * Copyright (C) 2012 Anssi Hannula <anssi.hannula@iki.fi>

 *

 * This keymap is for several Medion X10 remotes that have the Windows MCE

 * button. This has been tested with a "RF VISTA Remote Control", OR24V,

 * P/N 20035335, but should work with other variants that have the same

 * buttons, such as OR22V and OR24E.

 "T" in a box, for teletext */

 record symbol inside a tv symbol */

 disc symbol */

 a tv schedule symbol */

 play symbol inside a tv symbol */

 Windows MCE button */

 SPDX-License-Identifier: GPL-2.0+

 gadmei-rm008z.h - Keytable for gadmei_rm008z Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/* GADMEI UTV330+ RM008Z remote

   Shine Liu <shinel@foxmail.com>

 POWER OFF */

 MUTE */

 TV */

 AV */

 SV */

 FM */

 OSD */

 LAST */

 PLAY */

 SNAPSHOT */

 RECORD */

 STOP */

 UP */

 DOWN */

 BACK */

 FULLSECREEN */

 VOLUMEUP */

 VOLUMEDOWN */

 CHANNELUP */

 CHANNELDOWN */

 OK */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* keytable for Terratec Cinergy C PCI Remote Controller

 *

 * Copyright (c) 2010 by Igor M. Liplianin <liplianin@me.by>

 AV */

 DVD Menu */

 Teletext */

 Music */

 Pic */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 pixelview.h - Keytable for pixelview Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 power */

 source */

 scan */

 TV/FM */

 freeze */

 zoom */

 min */

 +100 */

 recall */

 chn down */

 chn up */

 vol down */

 vol up */

 <<< */

 function */

 >>> */

 mts */

 reset */

 mute/unmute */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* keytable for Twinhan DTV CAB CI Remote Controller

 *

 * Copyright (c) 2010 by Igor M. Liplianin <liplianin@me.by>

 Preview */

 Record List */

 Replay |< */

 Skip   >| */

 Capture */

 SAP */

 PIP */

 Full screen */

 L/R */

 Hibernate */

 A/V */

 Recall */

 Zoom+ */

 Zoom- */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+



 Copyright (C) 2019 Mohammad Rasim <mohammad.rasim96@gmail.com>



 Keytable for the Videostrong KII Pro STB remote control



KEY_F5?

 DTV ?

 KEY_OK ?

 mouse

 KEY_CHANNELUP ?

 KEY_CHANNELDOWN ?

 KEY_F7

 SPDX-License-Identifier: GPL-2.0+

 videomate-s350.h - Keytable for videomate_s350 Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

 TV/Video */

 Recall */

 CC */

 MTS */

 SURF */

 Snapshot */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-delock-61959.c - Keytable for Delock

 *

 * Copyright (c) 2013 by Jakob Haufe <sur5r@sur5r.net>

/*

 * Keytable for remote provided with Delock 61959

 Power */

 Shut Down */

 Full Screen */

 Photo */

 circular arrow / Recall */

 Back */

 >> / FWD */

 << / REW */

/* rc-technisat-usb2.c - Keytable for SkyStar HD USB

 *

 * Copyright (C) 2010 Patrick Boettcher,

 *                    Kernel Labs Inc. PO Box 745, St James, NY 11780

 *

 * Development was sponsored by Technisat Digital UK Limited, whose

 * registered office is Witan Gate House 500 - 600 Witan Gate West,

 * Milton Keynes, MK9 1SH

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation; either version 2 of the

 * License, or (at your option) any later version.

 *

 *

 * THIS PROGRAM IS PROVIDED "AS IS" AND BOTH THE COPYRIGHT HOLDER AND

 * TECHNISAT DIGITAL UK LTD DISCLAIM ALL WARRANTIES WITH REGARD TO

 * THIS PROGRAM INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR

 * FITNESS FOR A PARTICULAR PURPOSE.  NEITHER THE COPYRIGHT HOLDER

 * NOR TECHNISAT DIGITAL UK LIMITED SHALL BE LIABLE FOR ANY SPECIAL,

 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER

 * RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION

 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR

 * IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS PROGRAM. See the

 * GNU General Public License for more details.

 EXT */

 HOOK */

 SPDX-License-Identifier: GPL-2.0-or-later

/* videomate-k100.h - Keytable for videomate_k100 Remote Controller

 *

 * keymap imported from ir-keymaps.c

 *

 * Copyright (c) 2010 by Pavel Osnova <pvosnova@gmail.com>

 TV record button */

 '...' button */

 WIN key */

 * key */

 # key */

 Legacy IR type */

 SPDX-License-Identifier: GPL-2.0+

 asus-ps3-100.h - Keytable for asus_ps3_100 Remote Controller



 Copyright (c) 2012 by Mauro Carvalho Chehab



 Based on a previous patch from Remi Schwartz <remi.schwartz@gmail.com>

 home */

 tv */

 teletext */

 close */

 red */

 yellow */

 blue */

 green */

 Keys 0 to 9 */

 channel / program + */

 channel / program - */

 enter */

 back */

 recall */

 TV audio */

 snapshot */

 full screen */

 mute */

 backward << */

 recording */

 forward >> */

 rew */

 pause */

 play */

 forward */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Keytable for the Astrometa T2hybrid remote controller

 *

 * Copyright (C) 2017 Oleh Kravchenko <oleg@kaa.org.ua>

 Source */

 Timeshift */

 Fullscreen */

 Recall */

 SPDX-License-Identifier: GPL-2.0+

 rc-pixelview-mk12.h - Keytable for pixelview Remote Controller



 keymap imported from ir-keymaps.c



 Copyright (c) 2010 by Mauro Carvalho Chehab

/*

 * Keytable for 002-T IR remote provided together with Pixelview

 * SBTVD Hybrid Remote Controller. Uses NEC extended format.

 power */

 vol + */

 vol - */

 snapshot */

 zoom */

 SPDX-License-Identifier: GPL-2.0-or-later

/* rc-dvbsky.c - Keytable for DVBSky Remote Controllers

 *

 * keymap imported from ir-keymaps.c

 *

 * Copyright (c) 2010-2012 by Nibble Max <nibble.max@gmail.com>

/*

 * This table contains the complete RC5 code, instead of just the data part

Snap shot*/

PIP*/

Info*/

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Keytable for the GeekBox remote controller

 *

 * Copyright (C) 2017 Martin Blumenstingl <martin.blumenstingl@googlemail.com>

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * FireDTV driver (formerly known as FireSAT)

 *

 * Copyright (C) 2004 Andreas Monitzer <andy@monitzer.com>

 fixed table with older keycodes, geared towards MythTV */

 code from device: 0x4501...0x451f */

 code from device: 0x4540...0x4542 */

 user-modifiable table for a remote as sold in 2008 */

 code from device: 0x0300...0x031f */

 "OSD" - fixme */

 "16:9" - fixme */

 "FULL" - fixme */

 code from device: 0x0340...0x0354 */

 "4:3" - fixme */

 "CH.LIST" */

 "CI" - fixme */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * FireDTV driver (formerly known as FireSAT)

 *

 * Copyright (C) 2004 Andreas Monitzer <andy@monitzer.com>

 * Copyright (C) 2008 Ben Backx <ben@bbackx.com>

 * Copyright (C) 2008 Henrik Kurelid <henrik@kurelid.se>

 OUI of Digital Everywhere */

 for DVB-S */

 for DVB-S2 */

/*

 * This is a workaround since there is no vendor specific command to retrieve

 * ca_info using AVC. If this parameter is not used, ca_system_id will be

 * filled with application_manufacturer from ca_app_info.

 * Digital Everywhere have said that adding ca_info is on their TODO list.

		/*

		 * AV/C specs say that answers should be sent within 150 ms.

		 * Time out after 200 ms.

 flowfunction relay */

 dsd_sel_spec_valid_flags -> PID */

 tableID */

 filter_length */

/*

 * tuning command for setting the relative LNB frequency

 * (not supported by the AVC standard)

 polarisation */

 band */

 case ROLLOFF_NONE:	c->operand[14] = 0xff; break; */

 auto modulation */

 disable rolloff */

 disable pilot */

 source plug */

 subfunction replace */

 system id = DVB */

 antenna number */

 system_specific_multiplex selection_length */

 multiplex_valid_flags, high byte */

 reserved */

 Polarisation */

 Orbital_Pos */

 Frequency */

 Symbol_Rate */

 FEC_outer */

 multiplex_valid_flags, low byte */

 NetworkID */

 reserved */ ;

 source plug */

 subfunction replace */

 system id = DVB */

 antenna number */

 system_specific_multiplex selection_length */

 multiplex_valid_flags, high byte */

 reserved */

 CenterFrequency */

 multiplex_valid_flags, low byte */

 NetworkID */

 OtherFrequencyFlag */

 reserved */ ;

 not defined by AVC spec */

 network_ID[0] */

 network_ID[1] */

	/*

	 * FIXME:

	 * u8 *status was an out-parameter of avc_tuner_dsd, unused by caller.

	 * Check for AVC_RESPONSE_ACCEPTED here instead?

 source plug */

 subfunction replace */

 system id = DVB */

 antenna number */

 system_specific_multiplex selection_length */

 Nr_of_dsd_sel_specs */

 flowfunction relay */

 dsd_sel_spec_valid_flags -> PID */

 tableID */

 filter_length */

 FIXME: check response code? */

 source plug */

 subfunction replace */

 status */

 system id = DVB */

 antenna number */

 system_specific_search_flags */

 system_specific_multiplex selection_length */

	/*

	 * operand[7]: valid_flags[0]

	 * operand[8]: valid_flags[1]

	 * operand[7 + sl]: nr_of_dsit_sel_specs (always 0)

 FIXME: check response code? */

 length highbyte */

 length lowbyte  */

 offset highbyte */

 offset lowbyte  */

 padding */

 read_result_status */

	/*

	 * operand[2]: reserved

	 * operand[3]: SIZEOF_ANTENNA_INPUT_INFO >> 8

	 * operand[4]: SIZEOF_ANTENNA_INPUT_INFO & 0xff

 padding */

 FIXME: check response code? */

 Should it be rescheduled in failure cases? */

 FIXME: unused */

 slot */

 ca tag */

 FIXME: check response code? */

 Check length of length field */

 FIXME: unused */

 slot */

 ca tag */

 FIXME: check response code and validate response data */

 slot */

 ca tag */

 FIXME: check response code and validate response data */

 slot */

 ca tag */

 more/last */

 length */

 force hardware reset */

 FIXME: check response code? */

 We take the cmd_id from the programme level only! */

 Remove pmt_cmd_id */

 slot */

 ca tag */

 more/last */

 Use three bytes for length field in case length > 127 */

 pmt_cmd=OK_descramble */

 TS program map table */

 Table id=2 */

 Section syntax + length */

 Program number */

 Version number and current/next */

 Section number=0 */

 Last section number=0 */

 PCR_PID=1FFF */

 Program info length */

 CA descriptors at programme level */

 Remove pmt_cmd_id */

 CRC */

 slot */

 ca tag */

 FIXME: check response code and validate response data */

 slot */

 FIXME: check response code? */

 slot */

 FIXME: check response code and validate response data */

 We don't allocate isochronous resources. */

 S400 */

 FIXME: this is for the worst case - optimize */

 FIXME: allocate isochronous channel and bandwidth at IRM */

		/*

		 * FIXME: if old_opcr.P2P_Connections > 0,

		 * deallocate isochronous channel and bandwidth at IRM

 arbitrary limit */

		/*

		 * FIXME: if old_opcr.P2P_Connections == 1, i.e. we were last

		 * owner, deallocate isochronous channel and bandwidth at IRM

		 * if (...)

		 *	fdtv->backend->dealloc_resources(fdtv, channel, bw);

 arbitrary limit */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * FireDTV driver -- firewire I/O backend

 node_id vs. generation */

 776, rounded up to 2^n */

 buffer size */

 node_id vs. generation */

 Adjust the template string if models with longer names appear. */

 FloppyDTV S/CI and FloppyDTV S2 */

 FloppyDTV T/CI */

 FloppyDTV C/CI */

 FireDTV S/CI and FloppyDTV S2 */

 FireDTV T/CI */

 FireDTV C/CI */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * FireDTV driver (formerly known as FireSAT)

 *

 * Copyright (C) 2004 Andreas Monitzer <andy@monitzer.com>

 * Copyright (C) 2008 Henrik Kurelid <henrik@kurelid.se>

 FIXME - allocate free channel at IRM */

 C/N[dB] = -10 * log10(snr / 65535) */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * FireDTV driver (formerly known as FireSAT)

 *

 * Copyright (C) 2004 Andreas Monitzer <andy@monitzer.com>

 * Copyright (C) 2008 Henrik Kurelid <henrik@kurelid.se>

DMX_TS_FILTERING | DMX_SECTION_FILTERING*/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * FireDTV driver (formerly known as FireSAT)

 *

 * Copyright (C) 2004 Andreas Monitzer <andy@monitzer.com>

 * Copyright (C) 2008 Henrik Kurelid <henrik@kurelid.se>

 Do we need a semaphore for this? */

 handled in ca_get_msg */

 handled in ca_get_msg */

 FIXME Is this necessary? */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * GS1662 device registration.

 *

 * Copyright (C) 2015-2016 Nexvision

 * Author: Charles-Antoine Couret <charles-antoine.couret@nexvision.fr>

 Default value: keep this field before 0xC */

	/* Implement following timings before enable it.

	 * Because of we don't have access to these theoretical timings yet.

	 * Workaround: use functions to get and set registers for these formats.

 SMPTE 274M */

 SMPTE 274M */

 SMPTE 274M */

 SMPTE 260M */

 SMPTE 125M */

 SMPTE 125M */

 SMPTE 428.1M */

 keep this initialization for compatibility with GCC < 4.4.6 */

	/*

	 * Check if the component detect a line, a frame or something else

	 * which looks like a video signal activity.

 If no register reports a video signal */

 To force the specific format */

 To renable auto-detection mode */

	/*

	 * Check if the component detect a line, a frame or something else

	 * which looks like a video signal activity.

 If no register reports a video signal */

 V4L2 core operation handlers */

 V4L2 top level operation handlers */

 Set H_CONFIG to SMPTE timings */

 SPDX-License-Identifier: GPL-2.0

/*

 * cxd2880-spi.c

 * Sony CXD2880 DVB-T2/T tuner + demodulator driver

 * SPI adapter

 *

 * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation

 For SPI access exclusive control */

		/*

		 * Special PID case.

		 * Number of 0x2000 feed request was stored

		 * in dvb_spi->all_pid_feed_count.

 sentinel */ }

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver

	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 Error conditions ..	*/

 mantis_ca_exit(mantis); */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-1033 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-3030 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 1/6 MHz */

 1/6 MHz */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 upper limit: 4095 bytes. */

 MANTIS_BUF_SIZE / MANTIS_DMA_TR_UNITS must not exceed MANTIS_RISC_SIZE (4k RISC cmd buffer) */

 RISC program must fit here. */

 Stop RISC Engine */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 temporary due to physical layer stuff */

/*

 * If Slot state is already PLUG_IN event and we are called

 * again, definitely it is jitter alone

/*

 * If Slot state is already UN_PLUG event and we are called

 * again, definitely it is jitter alone

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-2033 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 wait for the pll lock */

 switch the charge pump to the lower current */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 get data */

	/*

	 * MANTIS_UART_RXFIFO_DATA is only set if at least

	 * config->bytes + 1 bytes are in the FIFO.

 FIXME: is 10ms good enough ? */

 re-enable UART (RX) interrupt */

 default parity: */

 disable interrupt */

 default 1 byte */

 flush buffer */

 enable interrupt */

 disable interrupt */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-2040 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 wait for the pll lock */

 switch the charge pump to the lower current */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 temporary due to physical layer stuff */

 Slot0 alone for now */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-1041 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



* SYSREG */
 SYSREG */

 SYSREG ? */

 0x11 */

 AGCBB2CFG */

 AGCBB1CFG */

 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */

 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */

 DVB = 0xb1, DSS = 0xa1 */

 0x0d for CAM */

  0xd0 >> 1 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Hopper PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Hopper VP-3028 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 wait for xfer completion */

 wait for xfer completion */

 wait for xfer completion */

 wait for xfer completion */

 Byte MODE */

 Read operation */

 wait for xfer completion */

 check for xfer completion */

 check xfer was acknowledged */

 I/O error */

 I/O error */

 Write/Read operation in one go */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 Turn the given bit on or off. */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 Wait.. */

 Leading edge assert */

 Trailing edge deassert */

 register CA interface */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis VP-1034 driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 Error conditions */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Mantis PCI bridge driver



	Copyright (C) Manu Abraham (abraham.manu@gmail.com)



 SPDX-License-Identifier: GPL-2.0-only

/*

 *  cobalt driver initialization and card probing

 *

 *  Derived from cx18-driver.c

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 add your revision and whatnot here */

 Clear any existing interrupts */

		/* PIO Core interrupt mask register.

 Disable all ADV7604 interrupts */

 Device */

 Link */

 Bus */

 Slot */

 Reset the video inputs before enabling any interrupts */

	/* Disable interrupts to prevent any spurious interrupts

 Register IRQ */

		/* The Memory DMA channels will always get a lower channel

		 * number than the FIFO DMA. Video input should map to the

		 * stream 0-3. The other can use stream struct from 4 and

 FIXME: Memory DMA for debug purpose */

 Reset channel video module */

 0x39 or 0x3d */

 Reset channel video module */

 A transmitter is hooked up, so we can set this bit */

 FIXME - module parameter arrays constrain max instances */

 PCI Device Setup */

 Show HDL version info */

 define a pci_driver for card detection */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  Cobalt CPLD functions

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

/* List all possible multipliers (= hsdiv * n1). There are lots of duplicates,

   which are all removed in this list to keep the list as short as possible.

   The values for hsdiv and n1 are the actual values, not the register values.

 xtal for si598 */

	/* The sequence of clock_ctrl flags to set is very weird. It looks

	   like I have to reset it, then set the new frequency and reset it

	   again. It shouldn't be necessary to do a reset, but if I don't,

	   then a strange frequency is set (156.412034 MHz, or register values

	   0x01, 0xc7, 0xfc, 0x7f, 0x53, 0x62).

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  Omnitek Scatter-Gather DMA Controller

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 descriptor */

 control/status register */

 Must be 4-byte aligned */

 PCIe address */

		/* If dma_addr_t is 32 bits, then addr >> 32 is actually the

 Sync to start of streaming frame */

 Transfer bytes */

				/* Make sure there are always at least two

 PCIe address */

				/* If dma_addr_t is 32 bits, then addr >> 32

				 * is actually the equivalent of addr >> 0 in

 Sync to start of streaming frame */

 Next descriptor + control bits */

 Loopback to the first descriptor */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  Cobalt NOR flash functions

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 16 bits */

 64MB */

 offset  */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  cobalt V4L2 API

 *

 *  Derived from ivtv-ioctl.c and cx18-fileops.c

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 vb2 DMA streaming ops */

 Prepare new buffer */

 Set up FDMA packer */

 1080p60 */

 Set up FDMA packer */

	/* The lower bound for the clock frequency is 0.5% lower as is

 will be enabled after the first frame has been received */

 Try to stop the DMA engine gracefully */

 Stop DMA after this descriptor chain */

 Wait 100 millisecond for DMA to finish, abort on timeout. */

 Return all buffers to user space */

 V4L2 ioctls */

 Check for min (QCIF) and max (Full HD) size */

 Make width multiple of 4 */

 Make height multiple of 2 */

 Generator => fixed format only */

 Check for min (QCIF) and max (Full HD) size */

 Make width multiple of 4 */

 Make height multiple of 2 */

 Test Pattern Generator */

 Register device nodes */

 Audio frames are just 4 lines of 1920 bytes */

 Initialize v4l2 variables and register v4l2 devices */

 Setup V4L2 Devices */

 Unregister v4l2 devices */

 Teardown all streams */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  ALSA interface to cobalt PCM capture streams

 *

 *  Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 sc->driver is used by alsa-lib's configurator: simple, unique */

 sc->shortname is a symlink in /proc/asound: COBALT-M -> cardN */

 sc->longname is read from /proc/asound/cards */

 Numbrs steps from "Writing an ALSA Driver" by Takashi Iwai */

 (1) Check and increment the device index */

 This is a no-op for us.  We'll use the cobalt->instance */

 (2) Create a card instance */

 (3) Create a main component */

 (4) Set the driver ID and name strings */

 FIXME - proc files */

 (7) Set the driver data and return 0 */

 We do this out of normal order for PCI drivers to avoid races */

 (6) Register the card instance */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  ALSA PCM device for the

 *  ALSA interface to cobalt PCM capture streams

 *

 *  Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 5 ms of data */

 1 sample = 8 * 4 bytes */

 5 ms of 8 channel data */

 5 ms of data */

 1 sample = 8 * 4 bytes */

 5 ms of 8 channel data */

 PCM device 0, the only one for this card */

 0 playback substreams */

 1 capture substream */

 PCM device 0, the only one for this card */

 0 playback substreams */

 1 capture substream */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  cobalt interrupt handling

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

	/* Give the fresh filled up buffer to the user.

	 * Note that the interrupt is only sent if the DMA can continue

	 * with a new buffer, so it is always safe to return this buffer

	/* TODO: the sequence number should be read from the FPGA so we

 Clear DMA interrupt */

			/* Give fresh buffer to user and chain newly

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  cobalt I2C functions

 *

 *  Derived from cx18-i2c.c

 *

 *  Copyright 2012-2015 Cisco Systems, Inc. and/or its affiliates.

 *  All rights reserved.

 Clock prescaler register lo-byte */

 Clock prescaler register high-byte */

 Control register */

 Transmit/Receive register */

 Command and Status register */

 CTR[7:0] - Control register */

 I2C Core enable bit */

 I2C Core interrupt enable bit */

 CR[7:0] - Command register */

 I2C start condition */

 I2C stop condition */

 I2C read from slave */

 I2C write to slave */

 I2C ack */

 I2C Interrupt ack */

 SR[7:0] - Status register */

 Receive acknowledge from slave */

 Busy, I2C bus busy (as defined by start / stop bits) */

 Arbitration lost - core lost arbitration */

 Transfer in progress */

 Interrupt flag */

 Frequency, in Hz */

/* Do low-level i2c byte transfer.

 * Returns -1 in case of an error or 0 otherwise.

 Setup data */

 Setup command */

 Write + Start */

 Write + Stop */

 Write only */

 Execute command */

 Wait for transfer to complete (TIP = 0) */

 Verify ACK */

 NO ACK! */

 Verify arbitration */

 Arbitration lost! */

/* Do low-level i2c byte read.

 * Returns -1 in case of an error or 0 otherwise.

 Setup command */

 Read + Start */

 Read + Stop */

 Read only */

 Last byte to read, no ACK */

 Execute command */

 Wait for transfer to complete (TIP = 0) */

 Verify arbitration */

 Arbitration lost! */

 Store data */

/* Generate stop condition on i2c bus.

 * The m00018 stop isn't doing the right thing (wrong timing).

 * So instead send a start condition, 8 zeroes and a stop condition.

 read bytes into buffer */

 write bytes from buffer */

 template for i2c-bit-algo */

 set by i2c-algo-bit */

 filled from template */

 init + register i2c algo-bit adapter */

 Define I2C clock prescaler */

 Disable I2C */

 Disable I2C */

 Calculate i2c prescaler */

 Enable I2C, interrupts disabled */

 Setup algorithm for adapter */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * driver for Earthsoft PT1/PT2

 *

 * Copyright (C) 2009 HIRANO Takahito <hiranotaka@zng.info>

 *

 * based on pt1dvr - http://pt1dvr.sourceforge.jp/

 *	by Tomoaki Ishikawa <tomy@users.sourceforge.jp>

 PT1 */

 PT2 */

 frontend init */

/*

 * Init registers for (each pair of) terrestrial/satellite block in demod.

 * Note that resetting terr. block also resets its peer sat. block as well.

 * This function must be called before configuring any demod block

 * (before pt1_wakeup(), fe->ops.init()).

 reset all terr. & sat. pairs first */

 actually 11V */

 actually 15V */

 XXX: The bits should be changed depending on adap->sleep. */

 itself */);

 resume anyway */

 CONFIG_PM_SLEEP */

 SPDX-License-Identifier: GPL-2.0-or-later

/***************************************************************************

 *   Copyright (C) 2006-2010 by Marin Mitov                                *

 *   mitov@issp.bas.bg                                                     *

 *                                                                         *

 *                                                                         *

/**

 * read_i2c_reg - reads an internal i2c register

 *

 * @addr:	dt3155 mmio base address

 * @index:	index (internal address) of register to read

 * @data:	pointer to byte the read data will be placed in

 *

 * returns:	zero on success or error code

 *

 * This function starts reading the specified (by index) register

 * and busy waits for the process to finish. The result is placed

 * in a byte pointed by data.

 wait at least 43 usec for NEW_CYCLE to clear */

 error: NEW_CYCLE not cleared */

 reset DIRECT_ABORT bit */

 error: DIRECT_ABORT set */

/**

 * write_i2c_reg - writes to an internal i2c register

 *

 * @addr:	dt3155 mmio base address

 * @index:	index (internal address) of register to read

 * @data:	data to be written

 *

 * returns:	zero on success or error code

 *

 * This function starts writing the specified (by index) register

 * and busy waits for the process to finish.

 wait at least 63 usec for NEW_CYCLE to clear */

 error: NEW_CYCLE not cleared */

 reset DIRECT_ABORT bit */

 error: DIRECT_ABORT set */

/**

 * write_i2c_reg_nowait - writes to an internal i2c register

 *

 * @addr:	dt3155 mmio base address

 * @index:	index (internal address) of register to read

 * @data:	data to be written

 *

 * This function starts writing the specified (by index) register

 * and then returns.

/**

 * wait_i2c_reg - waits the read/write to finish

 *

 * @addr:	dt3155 mmio base address

 *

 * returns:	zero on success or error code

 *

 * This function waits reading/writing to finish.

 wait at least 63 usec for NEW_CYCLE to clear */

 error: NEW_CYCLE not cleared */

 reset DIRECT_ABORT bit */

 error: DIRECT_ABORT set */

 enable interrupts, clear all irq flags */

  start the board  */

 stop the board */

 disable interrupts, clear all irq flags */

	/*

	 * It is not clear whether the DMA stops at once or whether it

	 * will finish the current frame or field first. To be on the

	 * safe side we wait a bit.

  pd->vidq.streaming = 1 when dt3155_buf_queue() is invoked  */

 not our irq */

 start of field irq */

 enable interrupts, clear all irq flags */

 dt3155 needs it */

  resetting the adapter  */

  initializing adapter registers  */

 verifying that we have a DT3155 board (not just a SAA7116 chip) */

 initialize AD LUT */

 initialize ADC references */

 FIXME: pos_ref & neg_ref depend on VT_50HZ */

 initialize PM LUT */

  ACQ_MODE_EVEN  */

 select channel 1 for input and set sync level */

 disable all irqs, clear all irq flags */

 for use in video_fops */

 for locking v4l2_file_operations */

 for locking v4l2_file_operations */

   success   */

 zero marks the end */ },

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  TW5864 driver - video encoding functions

 *

 *  Copyright (C) 2016 Bluecherry, LLC <maintainers@bluecherrydvr.com>

 channel id */

 analog input width / 4 */

 output width / 4 */

	/*

	 * Crop width from 720 to 704.

	 * Above register settings need value 720 involved.

 Produce I-frame */

 Produce P-frame */

 SRCH_OPT default */);

 input->md_threshold_grid_ctrl->p_new.p_u16 contains data */

		/*

		 * Allow for up to 30 events (1 second for NTSC) to be stored.

	/*

	 * This register value seems to follow such approach: In each second

	 * interval, when processing Nth frame, it checks Nth bit of register

	 * value and, if the bit is 1, it processes the frame, otherwise the

	 * frame is discarded.

	 * So unary representation would work, but more or less equal gaps

	 * between the frames should be preserved.

	 *

	 * For 1 FPS - 0x00000001

	 * 00000000 00000000 00000000 00000001

	 *

	 * For max FPS - set all 25/30 lower bits:

	 * 00111111 11111111 11111111 11111111 (NTSC)

	 * 00000001 11111111 11111111 11111111 (PAL)

	 *

	 * For half of max FPS - use such pattern:

	 * 00010101 01010101 01010101 01010101 (NTSC)

	 * 00000001 01010101 01010101 01010101 (PAL)

	 *

	 * Et cetera.

	 *

	 * The value supplied to hardware is capped by mask of 25/30 lower bits.

 Motion Detection Threshold matrix */

 See tw5864_md_metric_from_mvd() */

 Picture is distorted without this block */

 use falling edge to sample 54M to 108M */

 video input reset */

	/*

	 * Select Part A mode for all channels.

	 * tw_setl instead of tw_clearl for Part B mode.

	 *

	 * I guess "Part B" is primarily for downscaled version of same channel

	 * which goes in Part A of same bus

	/*

	 * Quote from Intersil (manufacturer):

	 * 0x0038 is managed by HW, and by default it won't pass the pointer set

	 * at 0x0010. So if you don't do encoding, 0x0038 should stay at '3'

	 * (with 4 frames in buffer). If you encode one frame and then move

	 * 0x0010 to '1' for example, HW will take one more frame and set it to

	 * buffer #0, and then you should see 0x0038 is set to '0'.  There is

	 * only one HW encoder engine, so 4 channels cannot get encoded

	 * simultaneously. But each channel does have its own buffer (for

	 * original frames and reconstructed frames). So there is no problem to

	 * manage encoding for 4 channels at same time and no need to force

	 * I-frames in switching channels.

	 * End of quote.

	 *

	 * If we set 0x0010 (TW5864_ENC_BUF_PTR_REC1) to 0 (for any channel), we

	 * have no "rolling" (until we change this value).

	 * If we set 0x0010 (TW5864_ENC_BUF_PTR_REC1) to 0x3, it starts to roll

	 * continuously together with 0x0038.

 setup video buffers queue */

 Initialize the device control structures */

	/*

	 * Set default video standard. Doesn't matter which, the detected value

	 * will be found out by VIDIOC_QUERYSTD handler.

 to initiate auto format recognition */

	/*

	 * Low-level bitstream writing functions don't have a fine way to say

	 * correctly that supplied buffer is too small. So we just check there

	 * and warn, and don't care at lower level.

	 * Currently all headers take below 32 bytes.

	 * The buffer is supposed to have plenty of free space at this point,

	 * anyway.

	/*

	 * Generate H264 headers:

	 * If this is first frame, put SPS and PPS

 Put slice header */

/*

 * Returns heuristic motion detection metric value from known components of

 * hardware-provided Motion Vector Data.

	/*

	 * Format of motion vector data exposed by tw5864, according to

	 * manufacturer:

	 * mv_x 10 bits

	 * mv_y 10 bits

	 * non_zero_members 8 bits

	 * mb_type 3 bits

	 * reserved 1 bit

	 *

	 * non_zero_members: number of non-zero residuals in each macro block

	 * after quantization

	 *

	 * unsigned int reserved = mvd >> 31;

	 * unsigned int mb_type = (mvd >> 28) & 0x7;

	 * unsigned int non_zero_members = (mvd >> 20) & 0xff;

 heuristic: */

 Gone because of disabling */

	/*

	 * Check for space.

	 * Mind the overhead of startcode emulation prevention.

 H.264 startcode emulation prevention */

 Check for motion flags */

 P-frame */ &&

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  TW5864 driver - core functions

 *

 *  Copyright (C) 2016 Bluecherry, LLC <maintainers@bluecherrydvr.com>

/*

 * BEWARE OF KNOWN ISSUES WITH VIDEO QUALITY

 *

 * This driver was developed by Bluecherry LLC by deducing behaviour of

 * original manufacturer's driver, from both source code and execution traces.

 * It is known that there are some artifacts on output video with this driver:

 *  - on all known hardware samples: random pixels of wrong color (mostly

 *    white, red or blue) appearing and disappearing on sequences of P-frames;

 *  - on some hardware samples (known with H.264 core version e006:2800):

 *    total madness on P-frames: blocks of wrong luminance; blocks of wrong

 *    colors "creeping" across the picture.

 * There is a workaround for both issues: avoid P-frames by setting GOP size

 * to 1. To do that, run this command on device files created by this driver:

 *

 * v4l2-ctl --device /dev/videoX --set-ctrl=video_gop_size=1

 *

 * These issues are not decoding errors; all produced H.264 streams are decoded

 * properly. Streams without P-frames don't have these artifacts so it's not

 * analog-to-digital conversion issues nor internal memory errors; we conclude

 * it's internal H.264 encoder issues.

 * We cannot even check the original driver's behaviour because it has never

 * worked properly at all in our development environment. So these issues may

 * be actually related to firmware or hardware. However it may be that there's

 * just some more register settings missing in the driver which would please

 * the hardware.

 * Manufacturer didn't help much on our inquiries, but feel free to disturb

 * again the support of Intersil (owner of former Techwell).

 take first free /dev/videoX indexes by default */

/*

 * Please add any new PCI IDs to: https://pci-ids.ucw.cz.  This keeps

 * the PCI ID database up to date.  Note that the entries must be

 * added under vendor 0x1797 (Techwell Inc.) as subsystem IDs.

 Additional ack for this interrupt */

 Additional ack for this interrupt */

	/*

	 * Traversing inputs in round-robin fashion, starting from next to the

	 * last processed one

 id of internal buf with last raw frame */

 Check if new raw frame is available */

 No new raw frame; check if channel is stuck */

 If stuck, request new raw frames again */

 pci init */

 get mmio */

 get irq */

 shutdown subsystems */

 unregister */

 release resources */

 SPDX-License-Identifier: GPL-2.0

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  TW5864 driver - H.264 headers generation functions

 *

 *  Copyright (C) 2016 Bluecherry, LLC <maintainers@bluecherrydvr.com>

/*

 * Exponential-Golomb coding functions

 *

 * These functions are used for generation of H.264 bitstream headers.

 *

 * This code is derived from tw5864 reference driver by manufacturers, which

 * itself apparently was derived from x264 project.

 Bitstream writing context */

 pointer to buffer beginning */

 pointer to buffer end */

 pointer to current byte in buffer */

 number of available bits in current byte */

 H.264 headers generation functions */

 profile_idc, baseline */

 constraint_set0_flag */

 constraint_set1_flag */

 constraint_set2_flag */

 reserved_zero_5bits */

 level_idc */

 seq_parameter_set_id */

 log2_max_frame_num_minus4 */

 pic_order_cnt_type */

 log2_max_pic_order_cnt_lsb_minus4 */

 num_ref_frames */

 gaps_in_frame_num_value_allowed_flag */

 pic_width_in_mbs_minus1 */

 pic_height_in_map_units_minus1 */

 frame_mbs_only_flag */

 direct_8x8_inference_flag */

 frame_cropping_flag */

 vui_parameters_present_flag */

 pic_parameter_set_id */

 seq_parameter_set_id */

 entropy_coding_mode_flag */

 pic_order_present_flag */

 num_slice_groups_minus1 */

 i_num_ref_idx_l0_active_minus1 */

 i_num_ref_idx_l1_active_minus1 */

 weighted_pred_flag */

 weighted_bipred_idc */

 pic_init_qp_minus26 */

 pic_init_qs_minus26 */

 chroma_qp_index_offset */

 deblocking_filter_control_present_flag */

 constrained_intra_pred_flag */

 redundant_pic_cnt_present_flag */

 first_mb_in_slice */

 slice_type - I or P */

 pic_parameter_set_id */

 frame_num */

 pic_order_cnt_lsb */

 no_output_of_prior_pics_flag */

 long_term_reference_flag */

 num_ref_idx_active_override_flag */

 ref_pic_list_reordering_flag_l0 */

 adaptive_ref_pic_marking_mode_flag */

 slice_qp_delta */

 SPS */

 SPS NAL header */

 PPS */

 PPS NAL header */

 Frame NAL header */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup_unidvb_core.c

 *

 * Main module for NetUP Universal Dual DVB-CI

 *

 * Copyright (C) 2014 NetUP Inc.

 * Copyright (C) 2014 Sergey Kozlov <serjk@netup.ru>

 * Copyright (C) 2014 Abylay Ospan <aospan@netup.ru>

 Avalon-MM PCI-E registers */

 GPIO registers */

 GPIO bits */

 DMA base address */

 8 DMA blocks * 128 packets * 188 bytes*/

 DMA status bits */

/**

 * struct netup_dma_regs - the map of DMA module registers

 * @ctrlstat_set:	Control register, write to set control bits

 * @ctrlstat_clear:	Control register, write to clear control bits

 * @start_addr_lo:	DMA ring buffer start address, lower part

 * @start_addr_hi:	DMA ring buffer start address, higher part

 * @size:		DMA ring buffer size register

 *			* Bits [0-7]:	DMA packet size, 188 bytes

 *			* Bits [16-23]:	packets count in block, 128 packets

 *			* Bits [24-31]:	blocks count, 8 blocks

 * @timeout:		DMA timeout in units of 8ns

 *			For example, value of 375000000 equals to 3 sec

 * @curr_addr_lo:	Current ring buffer head address, lower part

 * @curr_addr_hi:	Current ring buffer head address, higher part

 * @stat_pkt_received:	Statistic register, not tested

 * @stat_pkt_accepted:	Statistic register, not tested

 * @stat_pkt_overruns:	Statistic register, not tested

 * @stat_pkt_underruns:	Statistic register, not tested

 * @stat_fifo_overruns:	Statistic register, not tested

 inverted tuner control in hw rev. 1.4 */

 enable PCI-E interrupts */

 unreset frontends bits[0:1] */

 clear IRQ */

 sanity check */

 disable interrupts */

 check IRQ source */

 IRQ is being signaled */

 re-enable interrupts */

 Init videobuf2 queue structure */

 DVB-T/T2 frontend */

 Check card revision */

www.netup.tv\n");

 allocate device context */

 detect hardware revision */

 PCI init */

 read PCI info */

 Clear "no snoop" and "relaxed ordering" bits, use default MRRS. */

 Adjust PCIe completion timeout. */

 enable I2C IRQs */

 hw rev. 1.3 */

 hw rev. 1.4 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup_unidvb_ci.c

 *

 * DVB CAM support for NetUP Universal Dual DVB-CI

 *

 * Copyright (C) 2014 NetUP Inc.

 * Copyright (C) 2014 Sergey Kozlov <serjk@netup.ru>

 * Copyright (C) 2014 Abylay Ospan <aospan@netup.ru>

 CI slot 0 base address */

 CI slot 1 base address */

 ctrlstat registers */

 register bits */

 BIT_CAM_BYPASS bit shift for SLOT 1 */

 pass data to CAM module */

 start reset */

 wait until reset done */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup_unidvb_spi.c

 *

 * Internal SPI driver for NetUP Universal Dual DVB-CI

 *

 * Copyright (C) 2014 NetUP Inc.

 * Copyright (C) 2014 Sergey Kozlov <serjk@netup.ru>

 * Copyright (C) 2014 Abylay Ospan <aospan@netup.ru>

 16MB */

 reset CS */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup_unidvb_i2c.c

 *

 * Internal I2C bus driver for NetUP Universal Dual DVB-CI

 *

 * Copyright (C) 2014 NetUP Inc.

 * Copyright (C) 2014 Sergey Kozlov <serjk@netup.ru>

 * Copyright (C) 2014 Abylay Ospan <aospan@netup.ru>

 twi_ctrl0_stat reg bits */

 twi_addr_ctrl1 reg bits*/

 twi_clkdiv reg value */

 fifo_stat_ctrl reg bits */

 FIFO size */

 remove adapter */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    buffer queues.

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 clear the buffer if it is going to be enqueued to the free queue */

 special handling for q_free */

/* Move 'needed_bytes' worth of buffers from queue 'from' into queue 'to'.

   If 'needed_bytes' == 0, then move all buffers from 'from' into 'to'.

   If 'steal' != NULL, then buffers may also taken from that queue if

   needed, but only if 'from' is the free queue.



   The buffer is automatically cleared if it goes to the free queue. It is

   also cleared if buffers need to be taken from the 'steal' queue and

   the 'from' queue is the free queue.



   When 'from' is q_free, then needed_bytes is compared to the total

   available buffer length, otherwise needed_bytes is compared to the

   bytesused value. For the 'steal' queue the total available buffer

   length is always used.



   -ENOMEM is returned if the buffers could not be obtained, 0 if all

   buffers where obtained from the 'from' list and if non-zero then

		/* move buffers from the tail of the 'steal' queue to the tail of the

		   'from' queue. Always copy all the buffers with the same dma_xfer_cnt

		   value, this ensures that you do not end up with partial frame data

 allocate stream buffers. Initially all buffers are in q_free. */

 move all buffers to q_free */

 empty q_free */

 Free SG Array/Lists */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    Audio/video-routing-related ivtv functions.

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



/* Selects the audio input and output according to the current

 Determine which input to use */

 handle muxer chips */

/* Selects the video input and output according to the current

 Tuner */

 S-Video */

 Composite */

 Composite: GR on, connect to 3DYCS */

 S-Video: GR bypassed, turn it off */

			/* S-Video uses YCNR mode and internal Y-ADC, the

			/* Use upd64031a output for tuner and

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    Functions to query card hardware

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 usual i2c tuner addresses to probe */

 as above, but with possible radio tuner */

 using the tda8290+75a combo */

********************* card configuration *******************************/

/* Please add new PCI IDs to: https://pci-ids.ucw.cz/

   This keeps the PCI ID database up to date. Note that the entries

   must be added under vendor 0x4444 (Conexant) as subsystem IDs.

 Hauppauge PVR-250 cards */

 Note: for Hauppauge cards the tveeprom information is used instead of PCI IDs */

 ------------------------------------------------------------------------- */

 Hauppauge PVR-350 cards */

 Outputs for Hauppauge PVR350 cards */

/* PVR-350 V1 boards have a different audio tuner input and use a

   saa7114 instead of a saa7115.

   Note that the info below comes from a pre-production model so it may

 ------------------------------------------------------------------------- */

 Hauppauge PVR-150/PVR-500 cards */

 apparently needed for the IR blaster */

 ------------------------------------------------------------------------- */

 AVerMedia M179 cards */

 As far as we know all M179 cards use this tuner */

 ------------------------------------------------------------------------- */

 Yuan MPG600/Kuroutoshikou ITVC16-STVLP cards */

 The PAL tuner is confirmed */

 ------------------------------------------------------------------------- */

 Yuan MPG160/Kuroutoshikou ITVC15-STVLP cards */

 ------------------------------------------------------------------------- */

 Yuan PG600/Diamond PVR-550 cards */

 ------------------------------------------------------------------------- */

 Adaptec VideOh! AVC-2410 card */

	/* This card has no eeprom and in fact the Windows driver relies

	   on the country/region setting of the user to decide which tuner

 ------------------------------------------------------------------------- */

 Adaptec VideOh! AVC-2010 card */

 Does not have a tuner */

 ------------------------------------------------------------------------- */

 Nagase Transgear 5000TV card */

 ------------------------------------------------------------------------- */

 AOpen VA2000MAX-SNT6 card */

 ------------------------------------------------------------------------- */

 Yuan MPG600GR/Kuroutoshikou CX23416GYC-STVLP cards */

 ------------------------------------------------------------------------- */

 I/O Data GV-MVP/RX & GV-MVP/RX2W (dual tuner) cards */

 2W unit #1 */

 2W unit #2 */

 This card has the Panasonic VP27 tuner */

 ------------------------------------------------------------------------- */

 I/O Data GV-MVP/RX2E card */

 This card has the Panasonic VP27 tuner */

 ------------------------------------------------------------------------- */

 GotVIEW PCI DVD card */

 pin 116 */

 pin 114/109 */

 pin 118 */

 This card has a Philips FQ1216ME MK3 tuner */

 ------------------------------------------------------------------------- */

 GotVIEW PCI DVD2 Deluxe card */

 This card has a Philips FQ1216ME MK5 tuner */

 ------------------------------------------------------------------------- */

 Yuan MPC622 miniPCI card */

 This card has the TDA8290/TDA8275 tuner chips */

 ------------------------------------------------------------------------- */

 DIGITAL COWBOY DCT-MTVP1 card */

 ------------------------------------------------------------------------- */

 Yuan PG600-2/GotView PCI DVD Lite cards */

	/* XC2028 support apparently works for the Yuan, it's still

 ------------------------------------------------------------------------- */

 Club3D ZAP-TV1x01 cards */

 ------------------------------------------------------------------------- */

 AVerTV MCE 116 Plus (M116) card */

 enable line-in */

 ------------------------------------------------------------------------- */

 AVerMedia PVR-150 Plus / AVerTV M113 cards with a Daewoo/Partsnic Tuner */

 NTSC */

 NTSC FM */

 The 74HC4052 Dual 4:1 multiplexer is controlled by 2 GPIO lines */

 Subsystem ID's 0xc03[45] have a Partsnic PTI-5NF05 tuner */

 Subsystem ID 0xc035 has a TEA5767(?) FM tuner, 0xc034 does not */

 ------------------------------------------------------------------------- */

 AVerMedia UltraTV 1500 MCE (newer non-cx88 version, M113 variant) card */

 NTSC */

 PAL/SECAM */

 The 74HC4052 Dual 4:1 multiplexer is controlled by 2 GPIO lines */

 The UltraTV 1500 MCE has a Philips FM1236 MK5 TV/FM tuner */

 ------------------------------------------------------------------------- */

 AVerMedia EZMaker PCI Deluxe card */

 Does not have a tuner */

 ------------------------------------------------------------------------- */

 ASUS Falcon2 */

 ------------------------------------------------------------------------- */

 AVerMedia M104 miniPCI card */

IVTV_CAP_ENCODER,*/

 enable line-in + reset tuner */

 ------------------------------------------------------------------------- */

 Buffalo PC-MV5L/PCI cards */

 ------------------------------------------------------------------------- */

 Sony Kikyou */

 0x200? Disable for now. */

 SAP */

	/* Variations of standard cards but with the same PCI IDs.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    Vertical Blank Interval support functions

    Copyright (C) 2004-2007  Hans Verkuil <hverkuil@xs4all.nl>



	/* When using a 50 Hz system, always turn on the

	   wide screen signal with 4x3 ratio as the default.

	   Turning this signal on and off can confuse certain

	   TVs. As far as I can tell there is no reason not to

 4x3 full format */

 start of vbi data */

		/* All lines are used, so there is no space for the linemask

		   (the max size of the VBI data is 36 * 43 + 4 bytes).

 unknown VBI data, convert to empty VBI frame */

/* Compress raw VBI format, removes leading SAV codes and surplus space after the

   field.

 Look for SAV code */

/* Compressed VBI format, all found sliced blocks put next to one another

 find the first valid line */

 Look for SAV code  */

 Raw VBI data */

 second field of the frame? */

			/* Dirty hack needed for backwards

 Sliced VBI data with data insertion */

 first field */

 second field */

		/* experimentation shows that the second half does not always begin

 always return at least one empty line */

 Sliced VBI re-inserted from an MPEG stream */

		/* If the size is not 4-byte aligned, then the starting address

		   for the swapping is also shifted. After swapping the data the

		   real start address of the VBI data is exactly 4 bytes after the

		   original start. It's a bit fiddly but it works like a charm.

		   Non-4-byte alignment happens when an lseek is done on the input

		   mpeg file to a non-4-byte aligned position. So on arrival here

 Swap Buffer */

 Lock */

 4x3 full format */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  ALSA interface to ivtv PCM capture streams

 *

 *  Copyright (C) 2009,2012  Andy Walls <awalls@md.metrocast.net>

 *  Copyright (C) 2009  Devin Heitmueller <dheitmueller@kernellabs.com>

 *

 *  Portions of this work were sponsored by ONELAN Limited for the cx18 driver

 FIXME - take any other stopping actions needed */

 sc->driver is used by alsa-lib's configurator: simple, unique */

 sc->shortname is a symlink in /proc/asound: IVTV-M -> cardN */

 sc->longname is read from /proc/asound/cards */

 Numbrs steps from "Writing an ALSA Driver" by Takashi Iwai */

 (1) Check and increment the device index */

 This is a no-op for us.  We'll use the itv->instance */

 (2) Create a card instance */

 use first available id if not specified otherwise*/

 xid from end of shortname*/

 (3) Create a main component */

 (4) Set the driver ID and name strings */

 (5) Create other components: PCM, & proc files */

 FIXME - proc files */

 (7) Set the driver data and return 0 */

 We do this out of normal order for PCI drivers to avoid races */

 (6) Register the card instance */

 FIXME - pointer checks & shutdown itvsc */

 suppress compiler warning */

/*

    init/start/stop/exit stream functions

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



    This program is free software; you can redistribute it and/or modify

    it under the terms of the GNU General Public License as published by

    the Free Software Foundation; either version 2 of the License, or

    (at your option) any later version.



    This program is distributed in the hope that it will be useful,

    but WITHOUT ANY WARRANTY; without even the implied warranty of

    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

    GNU General Public License for more details.



    You should have received a copy of the GNU General Public License

    along with this program; if not, write to the Free Software

    Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

/* License: GPL

 * Author: Kevin Thayer <nufan_wfk at yahoo dot com>

 *

 * This file will hold API related functions, both internal (firmware api)

 * and external (v4l2, etc)

 *

 * -----

 * MPG600/MPG160 support by  T.Adachi <tadachi@tadachi-net.com>

 *                      and Takeru KOMORIYA<komoriya@paken.org>

 *

 * AVerMedia M179 GPIO info by Chris Pinkham <cpinkham@bc2va.org>

 *                using information provided by Jiun-Kuei Jung @ AVerMedia.

 for ivtv_default() */

 for ivtv_default() */

 for ivtv_default() */

 offset from 0 to register decoder mpg v4l2 minors on */

 offset from 0 to register pcm v4l2 minors on */

 offset from 0 to register yuv v4l2 minors on */

 offset from 0 to register decoder yuv v4l2 minors on */

 offset from 0 to register decoder vbi input v4l2 minors on */

 offset from 0 to register vbi output v4l2 minors on */

 IVTV_ENC_STREAM_TYPE_MPG */

 IVTV_ENC_STREAM_TYPE_YUV */

 IVTV_ENC_STREAM_TYPE_VBI */

 IVTV_ENC_STREAM_TYPE_PCM */

 IVTV_ENC_STREAM_TYPE_RAD */

 IVTV_DEC_STREAM_TYPE_MPG */

 IVTV_DEC_STREAM_TYPE_VBI */

 IVTV_DEC_STREAM_TYPE_VOUT */

 IVTV_DEC_STREAM_TYPE_YUV */

 we need to keep vdev, so restore it afterwards */

 initialize ivtv_stream fields */

	/* These four fields are always initialized. If vdev.v4l2_dev == NULL, then

	   this stream is not in use. In that case no other fields but these

 Check whether the radio is supported */

	/* User explicitly selected 0 buffers for these streams, so don't

 Initialize v4l2 variables and prepare v4l2 devices */

 Setup V4L2 Devices */

 Prepare device */

 Allocate Stream */

 One or more streams could not be initialized. Clean 'em all up. */

 card number + user defined offset + device offset */

 Register device. First try the desired minor, then any free one. */

 Register v4l2 devices */

 Register V4L2 devices */

 One or more streams could not be initialized. Clean 'em all up. */

 Unregister v4l2 devices */

 Teardown all streams */

 Reset VBI */

 setup VBI registers */

	/* determine number of lines and total number of VBI bytes.

	   A raw line takes 1443 bytes: 2 * 720 + 4 byte frame header - 1

	   The '- 1' byte is probably an unused U or V byte. Or something...

	   A sliced line takes 51 bytes: 4 byte frame header, 4 byte internal

	/* Note: sliced vs raw flag doesn't seem to have any effect

 Every X number of frames a VBI interrupt arrives (frames as in 25 or 30 fps) */

 The VBI frames are stored in a ringbuffer with this size (with a VBI frame as unit) */

	/* The start/stop codes determine which VBI lines end up in the raw VBI data area.

	   The codes are from table 24 in the saa7115 datasheet. Each raw/sliced/video line

	   is framed with codes FF0000XX where XX is the SAV/EAV (Start/End of Active Video)

	   code. These values for raw VBI are obtained from a driver disassembly. The sliced

	   start/stop codes was deduced from this, but they do not appear in the driver.

	   Other code pairs that I found are: 0x250E6249/0x13545454 and 0x25256262/0x38137F54.

 Setup VBI for the cx25840 digitizer */

 Lines per frame */

 bytes per line */

 Setup VBI for the saa7115 digitizer */

 Lines per frame */

 bytes per line */

 returns the VBI encoder memory area. */

	/* select VBI lines.

	/* Remaining VBI questions:

	   - Is it possible to select particular VBI lines only for inclusion in the MPEG

	   stream? Currently you can only get the first X lines.

	   - Is mixed raw and sliced VBI possible?

	   - What's the meaning of the raw/sliced flag?

 Stop Passthrough */

 video+audio+decoder */

 Clear Streamoff flags in case left from last capture */

		/* Always use frame based mode. Experiments have demonstrated that byte

		   stream based mode results in dropped frames and corruption. Not often,

		   but occasionally. Many thanks go to Leonard Orb who spent a lot of

 1 frame per DMA */

ivtv_vapi(itv, CX2341X_ENC_SET_DMA_BLOCK_SIZE, 2, 128, 0); */

 Stuff from Windows, we don't know what it is */

		/* According to the docs, this should be correct. However, this is

		   untested. I don't dare enable this without having tested it.

		   Only very few old cards actually have this hardware combination.

		ivtv_vapi(itv, CX2341X_ENC_SET_VERT_CROP_LINE, 1,

			((itv->hw_flags & IVTV_HW_SAA7114) && itv->is_60hz) ? 10001 : 0);

 assign placeholder */

 cx25840 */

 Setup VBI */

 assign program index info. Mask 7: select I/P/B, Num_req: 400 max */

 Setup API for Stream */

 mute if capturing radio */

 Vsync Setup */

 event notification (on) */

 Clear all Pending Interrupts */

 Initialize Digitizer for Capture */

 Avoid tinny audio problem - ensure audio clocks are going */

 Avoid unpredictable PCI bus hang - disable video clocks */

 begin_capture */

 Start Passthrough */

 you're live! sit back and await interrupts :) */

 set audio mode to left/stereo  for dual/stereo mode. */

 set number of internal decoder buffers */

 prebuffering */

 extract from user packets */

 set decoder source settings */

	/* Data type: 0 = mpeg from host,

	   1 = yuv from encoder,

 Fake size to avoid switching video standard */

 Decoder sometimes dies here, so wait a moment */

 Known failure point for firmware, so check */

 already started */

 set dma size to 65536 bytes */

 Clear Streamoff */

 Zero out decoder counters */

 turn on notification of dual/stereo mode change */

 start playback */

 Let things settle before we actually start */

 Clear the following Interrupt mask bits for decoding */

 you're live! sit back and await interrupts :) */

	/* This function assumes that you are allowed to stop the capture

 Stop Capture Mode */

 end_capture */

 when: 0 =  end of GOP  1 = NOW!, type: 0 = mpeg, subtype: 3 = video+audio */

 only run these if we're shutting down the last cap */

 wait 2s for EOS interrupt */

			/* To convert jiffies to ms, we must multiply by 1000

			 * and divide by HZ.  To avoid runtime division, we

			 * convert this to multiplication by 1000/HZ.

			 * Since integer division truncates, we get the best

			 * accuracy if we do a rounding calculation of the constant.

			 * Think of the case where HZ is 1024.

 Handle any pending interrupts */

 Clear capture and no-read bits */

 Set the following Interrupt mask bits for capture */

 event notification (off) */

 type: 0 = refresh */

 on/off: 0 = off, intr: 0x10000000, mbox_id: -1: none */

	/* Raw-passthrough is implied on start. Make sure it's stopped so

 Stop Decoder */

 Wait until the decoder is no longer running */

 turn off notification of dual/stereo mode change */

 decoder needs time to settle */

 decrement decoding */

 wake up wait queues */

	/* Prevent others from starting/stopping streams while we

 Fully initialize stream, and then unflag init */

 Setup YUV Decoder */

 Start Decoder */

 Setup capture if not already done */

 Start Passthrough Mode */

 Stop Passthrough Mode */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    file operation functions

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



/* This function tries to claim the stream for a specific file descriptor.

   If no one else is using this stream then the stream is claimed and

   associated VBI streams are also automatically claimed.

   Possible error returns: -EBUSY if someone else has claimed

 someone already claimed this stream */

 yes, this file descriptor did. So that's OK. */

			/* VBI is handled already internally, now also assign

			   the file descriptor to this stream for external

 someone else is using this stream already */

 Enable reinsertion interrupt */

	/* IVTV_DEC_STREAM_TYPE_MPG needs to claim IVTV_DEC_STREAM_TYPE_VBI,

	   IVTV_ENC_STREAM_TYPE_MPG needs to claim IVTV_ENC_STREAM_TYPE_VBI

	   (provided VBI insertion is on and sliced VBI is selected), for all

 Enable reinsertion interrupt */

 mark that it is used internally */

/* This function releases a previously claimed stream. It will take into

 this stream is still in use internally */

 disable reinsertion interrupt */

	/* IVTV_DEC_STREAM_TYPE_MPG needs to release IVTV_DEC_STREAM_TYPE_VBI,

	   IVTV_ENC_STREAM_TYPE_MPG needs to release IVTV_ENC_STREAM_TYPE_VBI,

 clear internal use flag */

 was already cleared */

 VBI stream still claimed by a file descriptor */

 disable reinsertion interrupt */

 1=I, 2=P, 4=B

 Process pending program info updates and pending VBI data */

 byteswap and process VBI data */

 do we have leftover data? */

 do we have new data? */

 byteswap MPG data */

 byteswap and process VBI data */

 return if end of stream */

 return if file was opened with O_NONBLOCK */

 wait for more data to arrive */

 New buffers might have become available before we were added to the waitqueue */

 return if a signal was received */

 all stuffing bytes must be 0xff */

	/*IVTV_INFO("copied %lld %d %d %d %d %d vbi %d\n", itv->mpg_data_received, len, ucount,

			buf->readpos, buf->bytesused, buf->bytesused - buf->readpos - len,

 shouldn't happen */

	/* Each VBI buffer is one frame, the v4l2 API says that for VBI the frames should

 if there is no data available... */

 if we got data, then return that regardless */

 EOS condition */

 set errno */

 you cannot read from these stream types. */

 Try to claim this stream. */

 This stream does not need to start capturing */

	/* If capture is already in progress, then we also have to

 Start VBI capture if required */

		/* Note: the IVTV_ENC_STREAM_TYPE_VBI is claimed

		   automatically when the MPG stream is claimed.

 Failure, clean up and return an error */

 also releases the associated VBI stream */

 Tell the card to start capturing */

 We're done */

 Resume a possibly paused encoder */

 failure, clean up */

	/* Note: the IVTV_ENC_STREAM_TYPE_VBI is released

	   automatically when the MPG stream is released.

 someone else is using this stream already */

 not decoder streams */

 Try to claim this stream */

 This stream does not need to start any decoding */

 Start decoder (returns 0 if already started) */

 failure, clean up */

	/* If possible, just DMA the entire frame - Check the data transfer size

 Gather buffers */

 New buffers might have become free before we were added to the waitqueue */

 copy user data into buffers */

		/* yuv is a pain. Don't copy more data than needed for a single

 Make sure we really got all the user data */

 If we have a complete yuv frame, break loop now */

 incomplete, leave in q_io for next time */

 Byteswap MPEG buffer */

	/* more user data is available, wait until buffers become free

 add stream's waitq to the poll list */

	/* If there are subscribed events, then only use the new event

 Turn off the old-style vsync events */

		/* This is the old-style API which is here only for backwards

 Allow write if buffers are available for writing */

 Start a capture if there is none */

 add stream's waitq to the poll list */

 'Unclaim' this stream */

 Stop capturing */

		/* Special case: a running VBI capture for VBI insertion

 Also used internally, don't stop capturing */

 Restore registers we've changed & clean up any mess */

 Stop decoding */

 Stop radio */

 Closing radio device, return to TV mode */

 Mark that the radio is no longer in use */

 Switch tuner to TV */

 Select correct audio input (i.e. TV tuner or Line in) */

 Undo video mute */

 Done! Unmute and continue. */

 Easy case first: this stream was never claimed by us */

 'Unclaim' this stream */

		/* If all output streams are closed, and if the user doesn't have

 disable CC on TV-out */

 Unless ivtv_fw_debug is set, error out if firmware dead. */

 return -ENODEV; */

 Allocate memory */

				/* switching to radio while capture is

 Mark that the radio is being used. */

 We have the radio */

 Switch tuner to radio */

 Select the correct audio input (i.e. radio tuner) */

 Done! Unmute and continue. */

 YUV or MPG Decoding Mode? */

 For yuv, we need to know the dma size before we start */

 SPDX-License-Identifier: GPL-2.0-or-later

/* interrupt handling

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 Pass the PCM data to ivtv-alsa */

		/*

		 * Users should not be using both the ALSA and V4L2 PCM audio

		 * capture interfaces at the same time.  If the user is doing

		 * this, there maybe a buffer in q_io to grab, use, and put

		 * back in rotation.

 trigger PIO complete user interrupt */

 Copy the data from the card to the buffer */

/* Determine the required DMA size, setup enough buffers in the predma queue and

   actually copy the data from the card to the buffers in case a PIO transfer is

   required for this stream.

 sanity checks */

 determine offset, size and PTS for the various streams */

 shouldn't happen */

 if this is the start of the DMA then fill in the magic cookie */

		/* The size for the Y samples needs to be rounded upwards to a

		   multiple of the buf_size. The UV samples then start in the

 Insufficient buffers */

 got the buffers, now fill in sg_pending */

 Sync SG buffers */

 YUV */

 process the UV section */

 Sync Buffer */

 flag byteswap ABCD -> DCBA for MPG & VBI data outside irq */

 Parse and Groom VBI Data */

		/*

		 * Set up the work handler to pass the data to ivtv-alsa.

		 *

		 * We just use q_full and let the work handler race with users

		 * making ivtv-fileops.c calls on the PCM device node.

		 *

		 * Users should not be using both the ALSA and V4L2 PCM audio

		 * capture interfaces at the same time.  If the user does this,

		 * fragments of data will just go out each interface as they

		 * race for PCM data.

 Insert buffer block for YUV if needed */

 YUV UV Offset from Y Buffer */

 Sync SG buffers */

 Sync Hardware SG List of buffers */

 Sync Hardware SG List of buffers */

 Sync Hardware SG List of buffers */

 start the encoder DMA */

	/* If this is an MPEG stream, and VBI data is also pending, then append the

	   VBI DMA to the MPEG DMA and transfer both sets of data at once.



	   VBI DMA is a second class citizen compared to MPEG and mixing them together

	   will confuse the firmware (the end of a VBI DMA is seen as the end of a

	   MPEG DMA, thus effectively dropping an MPEG frame). So instead we make

	   sure we only use the MPEG DMA to transfer the VBI DMA if both are in

 Too many retries, give up on this frame */

				/* Retry, starting with the first xfer segment.

 DMA next buffer */

		/* For some reason must kick the firmware, like PIO mode,

		   I think this tells the firmware we are done and the size

		   of the xfer so it can calculate what we need next.

		   I think we can do this part ourselves but would have to

		   fully calculate xfer info ourselves and not use interrupts

 Free last DMA call */

 Too many retries, give up on this frame */

			/* Retry, starting with the first xfer segment.

 DMA next buffer */

	/*

	 * We do *not* write back to the IVTV_REG_DMASTATUS register to

	 * clear the error status, if either the encoder write (0x02) or

	 * decoder read (0x01) bus master DMA operation do not indicate

	 * completed.  We can race with the DMA engine, which may have

	 * transitioned to completed status *after* we read the register.

	 * Setting a IVTV_REG_DMASTATUS flag back to "busy" status, after the

	 * DMA engine has completed, will cause the DMA engine to stop working.

 retry */

			/*

			 * FIXME - handle cases of DMA error similar to

			 * encoder below, except conditioned on status & 0x1

				/*

				 * CX2341x Bus Master DMA write is ongoing.

				 * Reset the timer and let it complete.

				/*

				 * CX2341x Bus Master DMA write has ended.

				 * Retry the write, starting with the first

				 * xfer segment. Just retrying the current

				 * segment is not sufficient.

 Too many retries, give up on this one */

 Get DMA destination and size arguments from card */

 YUV or MPG */

	/* The vsync interrupt is unusual in that it won't clear until

	 * the end of the first line for the current field, at which

	 * point it clears itself. This can result in repeated vsync

	 * interrupts, or a missed vsync. Read some of the registers

	 * to determine the line being displayed and ensure we handle

	 * one vsync per frame.

 Send VBI to saa7127 */

 Check if we need to update the yuv registers */

 get contents of irq status register */

 Clear out IRQ */

		/* The vsync interrupt is unusual and clears itself. If we

		 * took too long, we may have missed it. Do some checks

 vsync is enabled, see if we're in a new field */

 New field, looks like we missed it */

 No Vsync expected, wasn't for us */

	/* Exclude interrupts noted below from the output, otherwise the log is flooded with

 Decoder Vertical Sync - We can't rely on 'combo', so check if vsync enabled */

ivtv_vapi(itv, CX2341X_ENC_REFRESH_INPUT, 0); */

	/* If we've just handled a 'forced' vsync, it's safest to say it

	 * wasn't ours. Another device may have triggered it at just

	 * the right time.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    ivtv firmware functions.

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 Encoder/decoder firmware sizes */

			/* Due to race conditions in firmware loading (esp. with udev <0.95)

			   the wrong file was sometimes loaded. So we check filesizes to

			   see if at least the right-sized file was loaded. If not, then we

 no need for endianness conversion on the ppc */

 Encoder */

 Decoder */

	/* mailbox is preceded by a 16 byte 'magic cookie' starting at a 256-byte

 load firmware */

 start firmware */

 find mailboxes and ping firmware */

 Firmware okay, so check yuv output filter table */

 YUV source width */

	data[3] = itv->cxhdl.audio_properties;	/* Audio settings to use,

 Try to restart the card & restore previous settings */

 Display test image during restart */

 Allow settings to reload */

 Restore encoder video standard */

 Restore decoder video standard */

 Restore framebuffer if active */

 Restore alpha settings */

 Restore normal output */

/* Check firmware running state. The checks fall through

 Check encoder is still running */

 Also check audio. Only check if not in use & encoder is okay */

 Second audio check. Skip if audio already failed */

 Wait & try again to be certain. */

 Check decoder is still running */

 If something failed & currently idle, try to reload */

		/*

		 * Even if restarted ok, still signal a problem had occurred.

		 * The caller can come through this function again to check

		 * if things are really ok after the restart.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    ioctl system call

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 No change? */

 Single step video and no need to change direction */

 Need to change direction */

 If not decoding, just change speed setting */

 Stop all DMA and decoding activity */

 Wait for any DMA to finish */

 Change Speed safely */

 forces ivtv_set_speed to be called */

 YUV size is (Y=(h*720) + UV=(h*(720/2))) */

 YUV size is (Y=(h*w) + UV=(h*(w/2))) */

 YUV height must be a multiple of 32 */

 set sliced VBI capture format */

	/* Why can the height be 576 even when the output is NTSC?



	   Internally the buffers of the PVR350 are always set to 720x576. The

	   decoded video frame will always be placed in the top left corner of

	   this buffer. For any video which is not 720x576, the buffer will

	   then be cropped to remove the unused right and lower areas, with

	   the remaining image being scaled by the hardware to fit the display

	   area. The video can be scaled both up and down, so a 720x480 video

	   can be displayed full-screen on PAL and a 720x576 video can be

	   displayed without cropping on NTSC.



	   Note that the scaling only occurs on the video stream, the osd

	   resolution is locked to the broadcast standard and not scaled.



 Return now if we already have some frame data */

 set it to defaults from our table */

 set it to defaults from our table */

	/* Set the audio input to whatever is appropriate for the

	/* prevent others from messing with the streams until

 Tuner */

 set display standard */

	/*

	 * The next firmware call is time sensitive. Time it to

	 * avoid risk of a hard lock, by trying to ensure the call

	 * happens within the first 100 lines of the top field.

	 * Make 4 attempts to sync to the decoder before giving up.

		/* Switching standard would mess with already running

 Uses a 256-entry RGB colormap */

 Uses a 256-entry YUV colormap */

 no local alpha for RGB565 or unknown formats */

 16-bit formats have inverted local alpha */

 16-bit formats have inverted local alpha */

 Mark that this file handle started the UDMA_YUV mode */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    ioctl control functions

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 First try to allocate sliced VBI buffers if needed. */

 Yuck, hardcoded. Needs to be a define */

 Need sliced data for mpeg insertion */

 fix videodecoder resolution */

	/* The audio clock of the digitizer must match the codec sample

timing->scr = (u64) (((u64) data[4] << 32) | (u64) (data[3]));*/

	/* V4L2_CID_MPEG_VIDEO_DEC_PTS and V4L2_CID_MPEG_VIDEO_DEC_FRAME

	/* V4L2_CID_MPEG_AUDIO_DEC_PLAYBACK and MULTILINGUAL_PLAYBACK

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    mailbox functions

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 Firmware mailbox flags*/

 Firmware mailbox standard timeout */

 Allow the command to be stored in the cache */

 Allow 1 second for this cmd to end */

 Allow 0.1 second for this cmd to end */

 DMA mailbox, has special handling */

 High volume command (i.e. called during encoding or decoding) */

 Command may not wait for a free mailbox */

 Command may not wait for the result */

 Avoid pointless polling */

 Flags, see above */

 The name of the command */

 MPEG encoder API */

 Obsolete PULLDOWN API command */

 MPEG decoder API */

| API_NO_WAIT_RES*/),

 OSD API */

 if the mailbox is free, then try to claim it */

/* Try to find a free mailbox. Note mailbox 0 is reserved for DMA and so is not

	/* All slow commands use the same mailbox, serializing them and also

 find free non-DMA mailbox */

 Sleep before a retry, if not atomic */

 sanity checks */

 clear possibly uninitialized part of data array */

	/* If this command was issued within the last 30 minutes and with identical

	   data, then just return 0 as there is no need to issue this command again.

 Get results */

 First try to poll, then switch to delays */

 reset the mailbox, but it is likely too late already */

	/* Allow a single retry, probably already too late though.

	   If there is no free mailbox then that is usually an indication

 This one is for stuff that can't sleep.. irq handlers, etc.. */

 Wipe api cache */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    User DMA



    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



 Fill SG Array with new values */

 User DMA Buffers */

 Map DMA Page Array Buffer */

 Still in USE */

 Pin user pages for DMA Xfer */

 Fill SG List with new values */

 Map SG List */

 Fill SG Array with new values */

 Tag SG Array with Interrupt Bit */

 Nothing to free */

 Unmap Scatterlist */

 sync DMA */

 Unmap SG Array */

 Unmap Scatterlist */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    yuv support



    Copyright (C) 2007  Ian Armstrong <ian@iarmst.demon.co.uk>



 YUV buffer offsets */

 Still in USE */

 Pin user pages for DMA Xfer */

 silence gcc. value is set and consumed only if: */

			/*

			 * Inherit the -EFAULT from rc's

			 * initialization, but allow it to be

			 * overridden by uv_pages above if it was an

			 * actual errno.

 Fill & map SG List */

 Fill SG Array with new values */

 If we've offset the y plane, ensure top area is blanked */

 Tag SG Array with Interrupt Bit */

 We rely on a table held in the firmware - Quick check. */

 If any filter is -1, then don't update it */

 How wide is the src image */

 Set the display width */

 Set the display position */

 Index into the image horizontally */

	/* 2870 is normally fudged to align video coords with osd coords.

	   If running full screen, it causes an unwanted left shift

	   Remove the fudge if we almost fill the screen.

	   Gradually adjust the offset to avoid the video 'snapping'

	   left/right if it gets dragged through this region.

 We're also using 2870 to shift the image left (src_x & negative dst_x) */

		/* We also need to factor in the scaling

 Select the horizontal filter */

 An exact size match uses filter 0 */

 Figure out which filter to use */

 Only an exact size match can use filter 0 */

 Only update the filter if we really need to */

 What scaling mode is being used... */

 What is the source video being treated as... */

	/* We offset into the image using two different index methods, so split

	/* FIXME These registers change depending on scaled / unscaled output

 The first line to be displayed */

	/* How much of the source to decode.

 Calculate correct value for register 2964 */

	/* Okay, we've wasted time working out the correct value,

	   but if we use it, it fouls the the window alignment.

	/* Deviate further from what it should be. I find the flicker headache

	   inducing so try to reduce it slightly. Leave 2968 as-is otherwise

 Select the vertical filter */

 An exact size match uses filter 0/1 */

 Figure out which filter to use */

 Only an exact size match can use filter 0 */

 Ensure 2970 is 0 (does it ever change ?) */

	write_reg(0,0x02970); */

	IVTV_DEBUG_YUV("Update reg 0x2970 %08x->%08x\n", yi->reg_2970, 0); */

 Only update filter 1 if we really need to */

 Only update filter 2 if we really need to */

 Modify the supplied coordinate information to fit the visible osd area */

 Sorry, but no negative coords for src */

 Can only reduce width down to 1/4 original size */

 Can only reduce height down to 1/4 original size */

		/* Overflow may be because we're running progressive,

 Make sure we're still within limits for interlace */

 If we reach here we'll have to force the height. */

 If there's nothing to safe to display, we may as well stop now */

 Ensure video remains inside OSD area */

 Falls off the upper edge - crop */

 Falls off the lower edge - crop */

 Fall off the left edge - crop */

 Falls off the right edge - crop */

 The OSD can be moved. Track to it */

	/* Width & height for both src & dst must be even.

	/* Due to rounding, we may have reduced the output size to <1/4 of

	   the source. Check again, but this time just resize. Don't change

 Check again. If there's nothing to safe to display, stop now */

 Both x offset & width are linked, so they have to be done together */

 Update the scaling register to the requested value */

 Snapshot the osd pan info */

 Not tracking the osd, so assume full screen */

 Calculate the display window coordinates. Exit if nothing left */

 Take a snapshot of the current register settings */

 Set some valid size info */

	/* Bit 2 of reg 2878 indicates current decoder output format

 If no visible size set, assume full size */

			/* If output video standard has changed, requested height may

 We need a buffer for blanking when Y plane is offset - non-fatal if we can't get one */

 Enable YUV decoder output */

 Get next available yuv buffer on PVR350 */

 Set up frame according to ivtv_dma_frame parameters */

 Preserve old update flag in case we're overwriting a queued frame */

 Take a snapshot of the yuv coordinate information */

 Are we going to offset the Y plane */

 Work out the lace settings */

 Progressive mode */

 Interlace mode */

 Frame is complete & ready for display */

 DMA the frame */

	/* if no UDMA is pending and no UDMA is in progress, then the DMA

		/* don't interrupt if the DMA is in progress but break off

 Unmap Last DMA Xfer */

 Setup frame according to V4L2 parameters */

 Copy V4L2 parameters to an ivtv_dma_frame struct... */

 ... and use the same setup routine as ivtv_yuv_prep_frame */

 Attempt to dma a frame from a user buffer */

 We only need to supply source addresses for this */

	/* Wait for frame DMA. Note that serialize_lock is locked,

	   so to allow other processes to access the driver while

 IVTV_IOC_DMA_FRAME ioctl handler */

	IVTV_DEBUG_INFO("yuv_prep_frame\n"); */

	/* Wait for frame DMA. Note that serialize_lock is locked,

	   so to allow other processes to access the driver while

 Reset registers we have changed so mpeg playback works */

	/* If we fully restore this register, the display may remain active.

	   Restore, but set one bit to blank the video. Firmware will always

 Prepare to restore filters */

 First the horizontal filter */

 An exact size match uses filter 0 */

 Figure out which filter to use */

 Only an exact size match can use filter 0. */

 Now the vertical filter */

 An exact size match uses filter 0/1 */

 Figure out which filter to use */

 Only an exact size match can use filter 0 */

 Now restore the filters */

 and clear a few registers */

 Release the blanking buffer */

 Invalidate the old dimension information */

 All done. */

/*

    ivtv driver initialization and card probing

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



    This program is free software; you can redistribute it and/or modify

    it under the terms of the GNU General Public License as published by

    the Free Software Foundation; either version 2 of the License, or

    (at your option) any later version.



    This program is distributed in the hope that it will be useful,

    but WITHOUT ANY WARRANTY; without even the implied warranty of

    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

    GNU General Public License for more details.



    You should have received a copy of the GNU General Public License

    along with this program; if not, write to the Free Software

    Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

/* Main Driver file for the ivtv project:

 * Driver for the Conexant CX23415/CX23416 chip.

 * Author: Kevin Thayer (nufan_wfk at yahoo.com)

 * License: GPL

 *

 * -----

 * MPG600/MPG160 support by  T.Adachi <tadachi@tadachi-net.com>

 *                      and Takeru KOMORIYA<komoriya@paken.org>

 *

 * AVerMedia M179 GPIO info by Chris Pinkham <cpinkham@bc2va.org>

 *                using information provided by Jiun-Kuei Jung @ AVerMedia.

 *

 * Kurouto Sikou CX23416GYC-STVLP tested by K.Ohta <alpha292@bremen.or.jp>

 *                using information from T.Adachi,Takeru KOMORIYA and others :-)

 *

 * Nagase TRANSGEAR 5000TV, Aopen VA2000MAX-STN6 and I/O data GV-MVP/RX

 *                version by T.Adachi. Special thanks  Mr.Suzuki

/* If you have already X v4l cards, then set this to X. This way

   the device numbers stay matched. Example: you have a WinTV card

   without radio and a PVR-350 with. Normally this would give a

   video1 device together with a radio0 device for the PVR. By

 Callback for registering extensions */

 add your revision and whatnot here */

 ivtv instance counter */

 Parameter declarations */

 Buffers */

 DMA Buffers, Default size in MB allocated */

 Exception: size in kB for this stream (MB is overkill) */

 Exception: size in kB for this stream (MB is way overkill) */

 Make sure ivtv-alsa module is loaded */

 Initialize ivtv-alsa for this instance of the cx18 device */

 CONFIG_MODULES */

 Generic utility functions */

 Release ioremapped memory */

 Release registers memory */

 Release io memory */

 Release io memory */

 Hauppauge card? get values from tveeprom */

	/* Many thanks to Steven Toth from Hauppauge for providing the

		/* In a few cases the PCI subsystem IDs do not correctly

		   identify the card. A better method is to check the

 Low profile PVR250 */

 48??? range are PVR250s with a cx23415 */

 PVR500 */

 Low profile PVR150 */

 Regular PVR150 */

		/* Old style PVR350 (with an saa7114) uses this input for

	/* If this is a PVR500 then it should be possible to detect whether it is the

	   first or second unit by looking at the subsystem device ID: is bit 4 is

	   set, then it is the second unit (according to info from Hauppauge).



	   However, while this works for most cards, I have seen a few PVR500 cards

	   where both units have the same subsystem ID.



	   So instead I look at the reported 'PCI slot' (which is the slot on the PVR500

	   PCI bridge) and if it is 8, then it is assumed to be the first unit, otherwise

	   it is the second unit. It is possible that it is a different slot when ivtv is

	   used in Xen, in that case I ignore this card here. The worst that can happen

	   is that the card presents itself with a non-working radio device.



	   This detection is needed since the eeprom reports incorrectly that a radio is

 only enable newi2c if an IR blaster is present */

 user specified tuner standard */

 autodetect tuner standard */

 no match found */

/* Precondition: the ivtv structure has been memset to 0. Only

   the dev and num fields have been filled in.

   No assumptions on the card type may be made here (see ivtv_init_struct2

   for that).

 the encoder has 3 mailboxes (0-2) */

 the decoder has 2 mailboxes (0-1) */

 must use the FIFO scheduler as it is realtime sensitive */

 Initial settings */

 Ctrls */

 VBI */

 Init the sg table for osd/yuv output */

 OSD */

 YUV */

/* Second initialization part. Here the card type has been

 multiple of 16, real size = 284 */

 multiple of 16, real size = 52 */

 Find tuner input */

 Check for bus mastering */

	/* This config space value relates to DMA latencies. The

	   default value 0x8080 is too low however and will lead

	   to DMA errors. 0xffff is the max value which solves

 check which i2c devices are actually found */

 GPIO and TVEEPROM do not use i2c probing */

 probe for legacy IR controllers that aren't in card definitions */

		/* Several variations of this card exist, detect which card

 The crystal frequency of GVMVPRX is 24.576MHz */

 determine the exact saa711x model */

 VBI is not yet supported by the saa7114 driver. */

 PCI Device Setup */

 map io memory */

 map registers memory */

 active i2c  */

		/* Based on the model number the cardtype may be changed.

 card was detected but is not supported */

 if no tuner was found, then pick the first tuner in the card list */

	/* The card is now fully identified, continue with card-specific

	/* Setup VBI Raw Size. Should be big enough to hold PAL.

	   It is possible to switch between PAL and NTSC, so we need to

 1456 is multiple of 16, real size = 1444 */

	/* We use a buffer size of 1/2 of the total size needed for a

	   frame. This is actually very useful, since we now receive

	   a field at a time and that makes 'compressing' the raw data

	   down to size by stripping off the SAV codes a lot easier.

	   Note: having two different buffer sizes prevents standard

 matches TV tuners */

	/* The tuner is fixed to the standard. The other inputs (e.g. S-Video)

		/* Note: V4L2_MPEG_AUDIO_DEC_PLAYBACK_AUTO is not supported,

		/* Turn off the output signal. The mpeg decoder is not yet

		   active so without this you would get a green image until the

 clear interrupt mask, effectively disabling interrupts */

 Register IRQ */

 Load ivtv submodules (ivtv-alsa) */

 Needed to call ioctls later */

 load firmware */

 Try and get firmware versions */

 the tuner 'baseline' frequency */

	/* Set initial frequency. For PAL/SECAM broadcasts no

 ch. 1 91250*16/1000 */

 ch. 4 67250*16/1000 */

 Force update of input */

	/* Let the VIDIOC_S_STD ioctl do all the work, keeps the code

 Force full standard initialization */

		/* Turn on the TV-out: ivtv_init_mpeg_decoder() initializes

		   the mpeg decoder so now the saa7127 receives a proper

 On a cx23416 this seems to be able to enable DMA to the chip? */

	/* Default interrupts enabled. For the PVR350 this includes the

	   decoder VSYNC interrupt, which is always on. It is not only used

	   during decoding but also by the OSD.

	   Some old PVR250 cards had a cx23415, so testing for that is too

 Setup initial controls */

 Stop all captures */

 Stop all decoding */

 Turn off the TV-out */

 Interrupts */

 Kill irq worker */

 define a pci_driver for card detection */

 Validate parameters */

/* Note: These symbols are exported because they are used by the ivtvfb

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    I2C functions

    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



/*

    This file includes an i2c implementation that was reverse engineered

    from the Hauppauge windows driver.  Older ivtv versions used i2c-algo-bit,

    which whilst fine under most circumstances, had trouble with the Zilog

    CPU on the PVR-150 which handles IR functions (occasional inability to

    communicate with the chip until it was reset) and also with the i2c

    bus being completely unreachable when multiple PVR cards were present.



    The implementation is very similar to i2c-algo-bit, but there are enough

    subtle differences that the two are hard to merge.  The general strategy

    employed by i2c-algo-bit is to use udelay() to implement the timing

    when putting out bits on the scl/sda lines.  The general strategy taken

    here is to poll the lines for state changes (see ivtv_waitscl and

    ivtv_waitsda).  In addition there are small delays at various locations

    which poll the SCL line 5 times (ivtv_scldelay).  I would guess that

    since this is memory mapped I/O that the length of those delays is tied

    to the PCI bus clock.  There is some extra code to do with recovery

    and retries.  Since it is not known what causes the actual i2c problems

    in the first place, the only goal if one was to attempt to use

    i2c-algo-bit would be to try to make it follow the same code path.

    This would be a lot of work, and I'm also not convinced that it would

    provide a generic benefit to i2c-algo-bit.  Therefore consider this

    an engineering solution -- not pretty, but it works.



    Some more general comments about what we are doing:



    The i2c bus is a 2 wire serial bus, with clock (SCL) and data (SDA)

    lines.  To communicate on the bus (as a master, we don't act as a slave),

    we first initiate a start condition (ivtv_start).  We then write the

    address of the device that we want to communicate with, along with a flag

    that indicates whether this is a read or a write.  The slave then issues

    an ACK signal (ivtv_ack), which tells us that it is ready for reading /

    writing.  We then proceed with reading or writing (ivtv_read/ivtv_write),

    and finally issue a stop condition (ivtv_stop) to make the bus available

    to other masters.



    There is an additional form of transaction where a write may be

    immediately followed by a read.  In this case, there is no intervening

    stop condition.  (Only the msp3400 chip uses this method of data transfer).

/* i2c implementation for cx23415/6 chip, ivtv project.

 * Author: Kevin Thayer (nufan_wfk at yahoo.com)

 i2c stuff */

 This array should match the IVTV_HW_ defines */

 IVTV_HW_GPIO dummy driver ID */

 IVTV_HW_I2C_IR_RX_AVER */

 IVTV_HW_I2C_IR_RX_HAUP_EXT */

 IVTV_HW_I2C_IR_RX_HAUP_INT */

 IVTV_HW_Z8F0811_IR_HAUP */

 IVTV_HW_I2C_IR_RX_ADAPTEC */

 This array should match the IVTV_HW_ defines */

 saa7127 or saa7129 */

 IVTV_HW_I2C_IR_RX_AVER */

 IVTV_HW_I2C_IR_RX_HAUP_EXT */

 IVTV_HW_I2C_IR_RX_HAUP_INT */

 IVTV_HW_Z8F0811_IR_HAUP */

 IVTV_HW_I2C_IR_RX_ADAPTEC */

 poll IR chip */

 key pressed ? */

 remove repeat bit */

 Only allow one IR receiver to be registered per board */

 Our default information for ir-kbd-i2c.c to use */

 Default to grey remote */

 FIXME: The protocol and RC_MAP needs to be corrected */

 Instantiate the IR receiver device using probing -- undesirable */

	/*

	 * The external IR receiver is at i2c address 0x34.

	 * The internal IR receiver is at i2c address 0x30.

	 *

	 * In theory, both can be fitted, and Hauppauge suggests an external

	 * overrides an internal.  That's why we probe 0x1a (~0x34) first. CB

	 *

	 * Some of these addresses we probe may collide with other i2c address

	 * allocations, so this function must be called after all other i2c

	 * devices we care about are registered.

 Hauppauge IR external - collides with WM8739 */

 Hauppauge IR internal */

 special tuner handling */

 Is it not an I2C device or one we do not wish to register? */

 It's an I2C device other than an analog tuner or IR chip */

 Set the serial clock line to the desired state */

 write them out */

 write bits are inverted */

 Set the serial data line to the desired state */

 write them out */

 write bits are inverted */

 Read the serial clock line */

 Read the serial data line */

 Implement a short delay by polling the serial clock line */

 Wait for the serial clock line to become set to a specific value */

 Wait for the serial data line to become set to a specific value */

 Wait for the slave to issue an ACK */

 Write a single byte to the i2c bus and wait for the slave to ACK */

/* Read a byte from the i2c bus and send a NACK if applicable (i.e. for the

/* Issue a start condition on the i2c bus to alert slaves to prepare for

 Issue a stop condition on the i2c bus to release it */

/* Write a message to the given i2c slave.  do_stop may be 0 to prevent

 Read data from the given i2c slave.  A stop condition is always issued. */

/* Kernel i2c transfer implementation.  Takes a number of messages to be read

   or written.  If a read follows a write, this will occur without an

 if followed by a read, don't stop */

 Kernel i2c capabilities */

 template for our-bit banger */

 filled from template */

 write them out */

 write bits are inverted */

 write them out */

 write bits are inverted */

 template for i2c-bit-algo */

 set by i2c-algo-bit */

 filled from template */

 seconds */

 microseconds */

 jiffies */

 init + register i2c adapter */

	/* Sanity checks for the I2C hardware arrays. They must be the

	 * same size.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    gpio functions.

    Merging GPIO support into driver:

    Copyright (C) 2004  Chris Kennedy <c@groovy.org>

    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>



/*

 * GPIO assignment of Yuan MPG600/MPG160

 *

 *    bit 15  14  13  12 |  11  10   9   8 |   7   6   5   4 |   3   2   1   0

 * OUTPUT         IN1 IN0                                       AM3 AM2 AM1 AM0

 *  INPUT                   DM1         DM0

 *

 *   IN* : Input selection

 *          IN1 IN0

 *           1   1  N/A

 *           1   0  Line

 *           0   1  N/A

 *           0   0  Tuner

 *

 *   AM* : Audio Mode

 *          AM3  0: Normal        1: Mixed(Sub+Main channel)

 *          AM2  0: Subchannel    1: Main channel

 *          AM1  0: Stereo        1: Mono

 *          AM0  0: Normal        1: Mute

 *

 *   DM* : Detected tuner audio Mode

 *          DM1  0: Stereo        1: Mono

 *          DM0  0: Multiplex     1: Normal

 *

 * GPIO Initial Settings

 *           MPG600   MPG160

 *     DIR   0x3080   0x7080

 *  OUTPUT   0x000C   0x400C

 *

 *  Special thanks to Makoto Iguchi <iguchi@tahoo.org> and Mr. Anonymous

 *  for analyzing GPIO of MPG160.

 *

 *****************************************************************************

 *

 * GPIO assignment of Avermedia M179 (per information direct from AVerMedia)

 *

 *    bit 15  14  13  12 |  11  10   9   8 |   7   6   5   4 |   3   2   1   0

 * OUTPUT IN0 AM0 IN1               AM1 AM2       IN2     BR0   BR1

 *  INPUT

 *

 *   IN* : Input selection

 *          IN0 IN1 IN2

 *           *   1   *  Mute

 *           0   0   0  Line-In

 *           1   0   0  TV Tuner Audio

 *           0   0   1  FM Audio

 *           1   0   1  Mute

 *

 *   AM* : Audio Mode

 *          AM0 AM1 AM2

 *           0   0   0  TV Tuner Audio: L_OUT=(L+R)/2, R_OUT=SAP

 *           0   0   1  TV Tuner Audio: L_OUT=R_OUT=SAP   (SAP)

 *           0   1   0  TV Tuner Audio: L_OUT=L, R_OUT=R   (stereo)

 *           0   1   1  TV Tuner Audio: mute

 *           1   *   *  TV Tuner Audio: L_OUT=R_OUT=(L+R)/2   (mono)

 *

 *   BR* : Audio Sample Rate (BR stands for bitrate for some reason)

 *          BR0 BR1

 *           0   0   32 kHz

 *           0   1   44.1 kHz

 *           1   0   48 kHz

 *

 *   DM* : Detected tuner audio Mode

 *         Unknown currently

 *

 * Special thanks to AVerMedia Technologies, Inc. and Jiun-Kuei Jung at

 * AVerMedia for providing the GPIO information used to add support

 * for the M179 cards.

******************** GPIO stuffs *********************/

 GPIO registers */

 We could use something else for smaller time */

 Xceive tuner reset function */

 0:Tuner 1:Composite 2:S-Video */

 init output data then direction */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    On Screen Display cx23415 Framebuffer driver



    This module presents the cx23415 OSD (onscreen display) framebuffer memory

    as a standard Linux /dev/fb style framebuffer device. The framebuffer has

    support for 8, 16 & 32 bpp packed pixel formats with alpha channel. In 16bpp

    mode, there is a choice of a three color depths (12, 15 or 16 bits), but no

    local alpha. The colorspace is selectable between rgb & yuv.

    Depending on the TV standard configured in the ivtv module at load time,

    the initial resolution is either 640x400 (NTSC) or 640x480 (PAL) at 8bpp.

    Video timings are locked to ensure a vertical refresh rate of 50Hz (PAL)

    or 59.94 (NTSC)



    Copyright (c) 2003 Matt T. Yourst <yourst@yourst.com>



    Derived from drivers/video/vesafb.c

    Portions (c) 1998 Gerd Knorr <kraxel@goldbach.in-berlin.de>



    2.6 kernel port:

    Copyright (C) 2004 Matthias Badaire



    Copyright (C) 2004  Chris Kennedy <c@groovy.org>



    Copyright (C) 2006  Ian Armstrong <ian@iarmst.demon.co.uk>



 card parameters */

/* Why upper, left, xres, yres, depth, laced ? To match terminology used

   by fbset.

 --------------------------------------------------------------------- */

 Standard kernel messages */

 --------------------------------------------------------------------- */

 Physical base address */

 Relative base address (relative to start of decoder memory) */

 Mapped base address */

 Buffer size */

 video_base rounded down as required by hardware MTRRs */

 video_base rounded up as required by hardware MTRRs */

 Store the buffer offset */

 Current dimensions (NOT VISIBLE SIZE!) */

 Current bits per pixel */

 Frame buffer stuff */

 Used for a warm start */

 --------------------------------------------------------------------- */

 ivtv API calls for framebuffer related support */

 Only fail if resolution too high, otherwise fudge the start coords. */

 Ensure we don't exceed display limits */

 Set the OSD origin */

 How much to display */

 Pass this info back the yuv handler */

 Map User DMA */

 pin_user_pages must have failed completely */

	/* if no UDMA is pending and no UDMA is in progress, then the DMA

		/* don't interrupt if the DMA is in progress but break off

 Unmap Last DMA Xfer */

 Nothing to do */

 Check Total FB Size */

 Not fatal, but will have undesirable results */

 Check Source */

 OSD Address to send DMA to */

 Fill Buffers */

	/* If transfer size > threshold and both src/dst

 Odd address = can't DMA. Align */

 DMA resolution is 32 bits */

 DMA the data */

 Copy any leftover data */

 Framebuffer device handling */

 Select color space */

 YUV */

 RGB  */

 Set the color mode */

	/* Set video mode. Although rare, the display can become scrambled even

 Set the flicker filter */

 Filter on */

 Filter off */

 Read the current osd info */

 Now set the OSD to the size we want */

	/* Can't seem to find the right API combo for this.

 Minimum margin cannot be 0, as X won't allow such a mode */

 Pass screen size back to yuv handler */

 Force update of yuv registers */

 Keep a copy of these settings */

/* Check the requested display mode, returning -EINVAL if we can't

 Set base references for mode calcs. */

 To find out the true mode, check green length */

 Check the resolution */

 Max horizontal size is 1023 @ 32bpp, 2046 & 16bpp, 4092 @ 8bpp */

 Some extra checks if in 8 bit mode */

 Width must be a multiple of 4 */

 Width must be a multiple of 2 */

 Now check the offsets */

 Check pixel format */

 Check video mode */

	/* Check the left & upper margins

	   If the margins are too large, just center the screen

 Maintain overall 'size' for a constant refresh rate */

 Fixed sync times */

	/* Non-interlaced / interlaced mode is used to switch the OSD filter

	   on or off. Adjust the clock timings to maintain a constant

 Pass this info back the yuv handler */

 Force update of yuv registers */

 Remember this value */

/* We don't really support blanking. All this does is enable or

 Restore hardware after firmware restart */

 Initialization */

 Setup our initial video mode */

 Color mode */

 Horizontal size & position */

 Must be a multiple of 4 for 8bpp & 2 for 16bpp */

 Check horizontal start (osd_left). */

 Hardware coords start at 0, user coords start at 1. */

 Vertical size & position */

 Check vertical start (osd_upper). */

 Hardware coords start at 0, user coords start at 1. */

 Generate a valid fb_var_screeninfo */

	/* We've filled in the most data, let the usual mode check

 Generate valid fb_fix_screeninfo */

 Generate valid fb_info */

 Supply some monitor specs. Bogus values will do for now */

 Allocate color map */

 Allocate the pseudo palette */

 Find OSD buffer base & size. Add to mtrr. Zero osd buffer. */

 Find the largest power of two that maps the whole buffer */

	/* The osd buffer size depends on the number of video buffers allocated

	   on the PVR350 itself. For now we'll hardcode the smallest osd buffer

 Blank the entire osd. */

 Release any memory we've grabbed & remove mtrr entry */

 Release cmap */

 Release pseudo palette */

 Initialize the specified card */

 Find & setup the OSD buffer */

 Set the startup video mode information */

 Register the framebuffer */

 Set the card to the requested mode */

 Set color 0 to black */

 Enable the osd */

 Enable restart */

 Allocate DMA */

 suppress compiler warning */

 suppress compiler warning */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  ALSA PCM device for the

 *  ALSA interface to ivtv PCM capture streams

 *

 *  Copyright (C) 2009,2012  Andy Walls <awalls@md.metrocast.net>

 *  Copyright (C) 2009  Devin Heitmueller <dheitmueller@kernellabs.com>

 *

 *  Portions of this work were sponsored by ONELAN Limited for the cx18 driver

 just about the value in usbaudio.c */

 12544/2, */

 12544, */

 Instruct the CX2341[56] to start sending packets */

 See if the stream is available */

 No, it's already in use */

 We're already streaming.  No additional action required */

 Not currently streaming, so start it up */

 Instruct the ivtv to stop sending packets */

 PCM device 0, the only one for this card */

 0 playback substreams */

 1 capture substream */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

 *	Based on Steven Toth <stoth@linuxtv.org> cx23885 driver

 board config info */

 Ensure safe default for unknown boards */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

 *	Based on SAA713x ALSA driver and CX88 driver

/****************************************************************************

	Data type declarations - Can be moded to a header file later

 pci i/o */

 audio controls */

/****************************************************************************

			Module global static vars

 Index 0-MAX */

 ID for this card */

/****************************************************************************

				Module macros

/****************************************************************************

			Module specific functions

 Constants taken from cx88-reg.h */

 yes, 3 is skipped */

/*

 * BOARD Specific: Sets audio DMA

 enable output on the GPIO 0 for the MCLK ADC (Audio) */

 Make sure RISC/FIFO are off before changing FIFO/RISC settings */

 setup fifo + format - out channel */

 sets bpl size */

 reset counter */

 GP_COUNT_CONTROL_RESET = 0x3 */

 Set the input mode to 16-bit */

	/*

	pr_info("DEBUG: Start audio DMA, %d B/line, cmds_start(0x%x)= %d lines/FIFO, %d periods, %d byte buffer\n",

		buf->bpl, audio_ch->cmds_start,

		cx_read(audio_ch->cmds_start + 12)>>1,

		chip->num_periods, buf->bpl * chip->num_periods);

 Enables corresponding bits at AUD_INT_STAT */

 Clean any pending interrupt bits already set */

 enable audio irqs */

 Turn on audio downstream fifo and risc enable 0x101 */

/*

 * BOARD Specific: Resets audio DMA

 stop dma */

 disable irqs */

/*

 * BOARD Specific: IRQ dma bits

 0-2 */

 reserved */

 4-6 */

 reserved */

 8-10 */

 reserved */

 12-14 */

 reserved */

 16-18 */

 19-21 */

/*

 * BOARD Specific: Threats IRQ audio specific calls

 risc op code error */

 risc1 downstream */

/*

 * BOARD Specific: Handles IRQ calls

/****************************************************************************

				ALSA PCM Interface

/*

 * Digital hardware definition

	/* Analog audio output will be full of clicks and pops if there

 128 * 128 = 16384 = 1024 * 16 */

/*

 * audio pcm capture open callback

 since there are 3 audio Clusters */

 must be multiple of 8 */

/*

 * audio close callback

/*

 * hw_params callback

 Loop back to start of program */

 bits 63-32 */

/*

 * hw free callback

/*

 * prepare callback

/*

 * trigger callback

 Local interrupts are already disabled by ALSA */

/*

 * pointer callback

/*

 * page callback (needed for mmap)

/*

 * operators

/*

 * ALSA create a PCM device:  Called when initializing the board.

 * Sets up the name and hooks up the callbacks

/****************************************************************************

			Basic Flow for Sound Devices

/*

 * PCI ID Table - 14f1:8801 and 14f1:8811 means function 1: Audio

 * Only boards with eeprom and byte 1 at eeprom=1 have it

/*

 * Alsa Constructor - Component probe

 Card "creation" */

/****************************************************************************

				LINUX MODULE INIT

/*

 * Module initializer

 *

 * Loops through present saa7134 cards, and assigns an ALSA device

 * to each one

 *

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

/*

 * medusa_enable_bluefield_output()

 *

 * Enable the generation of blue filed output if no video

 *

 clear BLUE_FIELD_EN */

 set BLUE_FIELD_EN */

 set BLUE_FIELD_EN */

 set video format NTSC-M */

 enable the fast locking mode bit[16] */

 resolution NTSC 720x480 */

 vblank_cnt + 2 to get camera ID */

 chroma subcarrier step size */

 enable VIP optional active */

 enable VIP optional active (VIP_OPT_AL) for direct output. */

		/*

		 * clear VPRES_VERT_EN bit, fixes the chroma run away problem

		 * when the input switching rate < 16 fields

 disable special play detection */

 set vbi_gate_en to 0 */

 Enable the generation of blue field output if no video */

 NTSC hclock */

 burst begin and burst end */

 set NTSC vblank, no phase alternation, 7.5 IRE pedestal */

 Subcarrier Increment */

 set picture resolutions */

 0 - 720 */

 0 - 480 */

 set Bypass input format to NTSC 525 lines */

 Setup for 2D threshold */

 Setup flat chroma and luma thresholds */

 set comb 2D blend */

 COMB MISC CONTROL */

 set video format PAL-BDGHI */

 enable the fast locking mode bit[16] */

 resolution PAL 720x576 */

 vblank656_cnt=x26, vactive_cnt=240h, vblank_cnt=x24 */

 vblank_cnt + 2 to get camera ID */

 chroma subcarrier step size */

 enable VIP optional active */

 enable VIP optional active (VIP_OPT_AL) for direct output. */

		/*

		 * clear VPRES_VERT_EN bit, fixes the chroma run away problem

		 * when the input switching rate < 16 fields

 disable special play detection */

 set vbi_gate_en to 0 */

 Enable the generation of blue field output if no video */

 PAL hclock */

 burst begin and burst end */

 hblank and vactive */

 set PAL vblank, phase alternation, 0 IRE pedestal */

 Subcarrier Increment */

 set picture resolutions */

 0 - 720 */

 0 - 576 */

 set Bypass input format to PAL 625 lines */

 Enable DENC_A output */

 Enable DENC_B output */

 validate the width */

 720 */

 write scaling values for each decoder */

 no support */

 update hardware */

 EVEN decoder */

 Map to Medusa register setting */

	/*

	 * This is the overall expression used:

	 * *dstVal =

	 *   (srcVal - srcMin)*(dstMax - dstMin) / (srcMax - srcMin) + dstMin;

	 * but we need to account for rounding so below we use the modulus

	 * operator to find the remainder and increment if necessary.

 Program the display sequence and monitor output. */

 disable Auto source selection on all video decoders */

 Turn off Master source switch enable */

	/*

	 * FIXME: due to a coding bug the duration was always 0. It's

	 * likely that it really should be something else, but due to the

	 * lack of documentation I have no idea what it should be. For

	 * now just fill in 0 as the duration.

 Select monitor as DENC A input, power up the DAC */

 set en_active */

 enable input is VIP/656 */

 enable VIP */

 select AFE clock to output mode */

 Turn on all of the data out and control output pins. */

		/*

		 * Note: The octal board does not support control pins(bit16-19)

		 * These bits are ignored in the octal board.

		 *

		 * disable VDEC A-C port, default to Mobilygen Interface

 disable VDEC A-C port, default to Mobilygen Interface */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

******************** GPIO stuffs *********************/

 Check for valid pinNumber */

	/* Here we will make sure that the GPIOs 0 and 1 are output. keep the

 Check for valid pinNumber */

 change to output direction */

 set GPIO 5 to select the path for Medusa/Athena */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

 *  Based on Steven Toth <stoth@linuxtv.org> cx23885 driver

 enable RUN_RISC in Pecos */

	/* Set the master PCI interrupt masks to enable video, audio, MBIF,

	 * and GPIO interrupts

 Clear the RCB_CK_EN bit */

 PLL-A setting for the Audio Master Clock */

 PLL_A_POST = 0x1C, PLL_A_OUT_TO_PIN = 0x1 */

 clear reset bit [31] */

 PLL-B setting for Mobilygen Host Bus Interface */

 PLL_B_POST = 0xD, PLL_B_OUT_TO_PIN = 0x0 */

 clear reset bit [31] */

 PLL-C setting for video upstream channel */

 PLL_C_POST = 0x3, PLL_C_OUT_TO_PIN = 0x0 */

 clear reset bit [31] */

 PLL-D setting for audio upstream channel */

 PLL_D_POST = 0x13, PLL_D_OUT_TO_PIN = 0x0 */

 clear reset bit [31] */

	/* This selects the PLL C clock source for the video upstream channel

	/* 656/VIP SRC Upstream Channel I & J and 7 - Host Bus Interface for

	 * channel A-C

 cx_write( VID_CH_MODE_SEL, tmp | 0x1B0001FF); */

 enables 656 port I and J as output */

 use external ALT_PLL_REF pin as its reference clock instead */

 alignment */

 write CDT */

 init the first cdt buffer */

 write CMDS */

 64 bits 63-32 */

 fill registers */

 alignment */

 for AUDIO */

 write CDT */

 write CMDS */

 64 bits 63-32 */

 IQ size */

 zero out */

 fill registers */

 No consideration for bits 63-32 */

 No consideration for bits 63-32 */

 read data from the first cdt buffer */

 disable RISC controller */

 Disable Video A/B activity */

 Disable Audio activity */

 Disable Serial port */

 Disable Interrupts */

 for I2C */

 init Pecos registers */

 Probably only affect Downstream */

 Releasing IO memory */

 Apply a sensible clock frequency for the PCIe bridge */

 board config */

 card[dev->nr]; */

 External Master 1 Bus */

 1.95MHz */

 PCIe stuff */

 init hardware */

/*  cx25821_i2c_register(&dev->i2c_bus[1]);

 audio channel */

		/*

		 * TODO: enable when video output is properly

		 * supported.

		if (i == SRAM_CH09 || i == SRAM_CH10)

			cx25821_free_mem_upstream(&dev->channels[i]);

 bits 63-32 */

 sync instruction */

 scan lines */

 fits into current chunk */

 bits 63-32 */

 scanline needs to be split */

 bits 63-32 */

 bits 63-32 */

 bits 63-32 */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + syncs + jump (all 3 dwords).  Padding

	   can cause next bpl to start close to a page border.  First DMA

 write and jump need and extra dword */

 write risc instructions */

 save pointer to jmp instruction address */

 sync instruction */

 scan lines */

 fits into current chunk */

 bits 63-32 */

 scanline needs to be split */

 bits 63-32 */

 bits 63-32 */

 bits 63-32 */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + syncs + jump (all 2 dwords).  Here

	   there is no padding and no sync.  First DMA region may be smaller

 Jump and write need an extra dword */

 write risc instructions */

 save pointer to jmp instruction address */

 pci init */

 print pci info */

 unregister stuff */

 CX25821 Athena */

 CX25821 No Brand */

 --- end of list --- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

 *  Based on Steven Toth <stoth@linuxtv.org> cx25821 driver

 *  Parts adapted/taken from Eduardo Moscoso Rubino

 *  Copyright (C) 2009 Eduardo Moscoso Rubino <moscoso@TopoLogica.com>

 setup fifo + format */

 reset counter */

 enable irq */

 start dma */

 FIFO and RISC enable */

 make sure upstream setting if any is reversed */

 risc op code error */

 risc1 y */

 Default */

 All other formats are top field first */

 bits 63-32 */

 FIFO and RISC disable */

 VIDEO IOCTLS */

 check if cif resolution */

 initial device configuration */

 audio channel */

 register v4l devices */

 set PCI interrupt */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX25821 PCIe bridge

 *

 *  Copyright (C) 2009 Conexant Systems Inc.

 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>

 *	Based on Steven Toth <stoth@linuxtv.org> cx23885 driver

 Deal with i2c probe functions with zero payload */

 dev, reg + first byte */

 following bytes */

 Deal with i2c probe functions with zero payload */

 read */

 write then read from same address */

 write */

 init + register i2c adapter */

 set up the I2c */

 Currently unused */

 write 0 to bus 2 addr 0x144 via i2x_xfer() */

 Register 0x144 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * budget-ci.c: driver for the SAA7146 based Budget DVB cards

 *

 * Compiled from various sources by Michael Hunold <michael@mihu.de>

 *

 *     msp430 IR support contributed by Jack Thomasson <jkt@Helius.COM>

 *     partially based on the Siemens DVB driver by Ralph+Marcus Metzler

 *

 * CI interface support (c) 2004 Andrew de Quincey <adq_dvb@lidskialf.net>

 *

 * the project's page is at https://linuxtv.org

/*

 * Regarding DEBIADDR_IR:

 * Some CI modules hang if random addresses are read.

 * Using address 0x4000 for the IR read means that we

 * use the same address as for CI version, which should

 * be a safe default.

 RC5 device wildcard */

 40 + 32 for (struct saa7146_dev).name */

 Outputs a full RC5 code */

 used for philips_tdm1316l configs */

	/*

	 * The msp430 chip can generate two different bytes, command and device

	 *

	 * type1: X1CCCCCC, C = command bits (0 - 63)

	 * type2: X0TDDDDD, D = device bits (0 - 31), T = RC5 toggle bit

	 *

	 * Each signal from the remote control can generate one or more command

	 * bytes and one or more device bytes. For the repeated bytes, the

	 * highest bit (X) is set. The first command byte is always generated

	 * before the first device byte. Other than that, no specific order

	 * seems to apply. To make life interesting, bytes can also be lost.

	 *

	 * Only when we have a command and device byte, a keypress is

	 * generated.

 Remove repeat bit, we use every command */

 Is this a RC5 command byte? */

 It's a RC5 device byte */

 FIXME: We should generate complete scancodes for all devices */

 Select keymap and address */

 The hauppauge keymap is a superset of these remotes */

 for the Technotrend 1500 bundled remote */

 unknown remote */

 trigger on RISING edge during reset so we know when READY is re-asserted

 ensure we don't get spurious IRQs during initialisation

 read the CAM status

 GPIO should be set to trigger on falling edge if a CAM is present

 CAM insertion IRQ

 CAM ready (reset completed)

 FR/DA IRQ

 trigger on rising edge if a CAM is not present - when a CAM is inserted, we

 only want to get the IRQ when it sets READY. If we trigger on the falling edge,

 the CAM might not actually be ready yet.

 generate a CAM removal IRQ if we haven't already

 CAM removal IRQ

 ensure we don't get spurious IRQs during initialisation

 read the CAM status

 mark it as present if it wasn't before

 during a RESET, we check if we can read from IO memory to see when CAM is ready

 enable DEBI pins

 test if it is there

 determine whether a CAM is present or not

 version 0xa2 of the CI firmware doesn't generate interrupts

 register CI interface

 Setup CI slot IRQ

 enable interface

 success!

 forge a fake CI IRQ so the CAM state is setup correctly

 disable CI interrupts

 reset interface

 disable TS data stream to CI interface

 release the CA device

 disable DEBI pins

 round correctly */

 setup PLL configuration

 disable the mc44BC374c (do not check for errors)

 determine charge pump

 determine band

 setup PLL filter and TDA9889

 calculate divisor

 ((36130000+((1000000/6)/2)) + Finput)/(1000000/6)

 setup tuner buffer

 determine charge pump

 assume PLL filter should always be 8MHz for the moment.

 calculate divisor

 setup tuner buffer

 TT S2-3200 DVB-S (STB0899) Inittab */

 12k Pullup, Repeater=16, Stop=disabled */

 0x11 */

 AGCBB2CFG */

 AGCBB1CFG */

 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */

 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */

 DVB = 0xb1, DSS = 0xa1 */

 0x0d for CAM */

 Hauppauge/TT Nova-CI budget (stv0299/ALPS BSRU6(tsa5059))

 Hauppauge/TT Nova-CI budget (stv0299b/Philips su1278(tsa5059))

 TT DVB-C CI budget (stv0297/Philips tdm1316l(tda6651tt))

 Hauppauge/TT Nova-T budget (tda10045/Philips tdm1316l(tda6651tt) + TDA9889)

 TT DVB-T CI budget (tda10046/Philips tdm1316l(tda6651tt))

 TT S-1500 PCI

 TT Budget-C-1501 (philips tda10023/philips tda8274A) */

 TT S-1500B (BSBE1-D01A - STV0288/STB6000/LNBP21) */

 TT S2-3200 PCI

		/*

		 * NOTE! on some STB0899 versions, the internal PLL takes a longer time

		 * to settle, aka LOCK. On the older revisions of the chip, we don't see

		 * this, as a result on the newer chips the entire clock tree, will not

		 * be stable after a freshly POWER 'ed up situation.

		 * In this case, we should RESET the STB0899 (Active LOW) and wait for

		 * PLL stabilization.

		 *

		 * On the TT S2 3200 and clones, the STB0899 demodulator's RESETB is

		 * connected to the SAA7146 GPIO, GPIO2, Pin 142

 Reset Demodulator */

 Wait for everything to die */

 Pull it up out of Reset state */

 Wait for PLL to stabilize */

		/*

		 * PLL state should be stable now. Ideally, we should check

		 * for PLL LOCK status. But well, never mind!

 disable frontend and CI interface

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * budget.c: driver for the SAA7146 based Budget DVB cards

 *

 * Compiled from various sources by Michael Hunold <michael@mihu.de>

 *

 * Copyright (C) 2002 Ralph Metzler <rjkm@metzlerbros.de>

 *

 * Copyright (C) 1999-2002 Ralph  Metzler

 *                       & Marcus Metzler for convergence integrated media GmbH

 *

 * 26feb2004 Support for FS Activy Card (Grundig tuner) by

 *           Michael Dreher <michael@5dot1.de>,

 *           Oliver Endriss <o.endriss@gmx.de> and

 *           Andreas 'randy' Weinberger

 *

 * the project's page is at https://linuxtv.org

 Diseqc functions only for TT Budget card */

/* taken from the Skyvision DVB driver by

/*

 *   Routines for the Fujitsu Siemens Activy budget card

 *   22 kHz tone and DiSEqC are handled by the frontend.

 *   Voltage must be set here.

 *   GPIO 1: LNBP EN, GPIO 2: LNBP VSEL

 NOTE: since we're using a prescaler of 2, we set the

 divisor frequency to 62.5kHz and divide by 125 above

 avoid warning */

 Hauppauge/TT Nova budget (stv0299/ALPS BSRU6(tsa5059) OR ves1893/ALPS BSRV2(sp5659))

 try the ALPS BSRV2 first of all

 try the ALPS BSRU6 now

 Hauppauge/TT DVB-C budget (ves1820/ALPS TDBE2(sp5659))

 Hauppauge/TT Nova-T budget (L64781/Grundig 29504-401(tsa5060))

 Cards based on Philips Semi Sylt PCI ref. design */

 Fujitsu Siemens Activy Budget-S PCI rev AL (stv0299/tsa5059) */

 fixme: find a better way to identify the card */

 assume ALPS BSRU6 */

 assume ALPS BSBE1 */

 reset tuner */

 Fujitsu Siemens Activy Budget-S PCI rev GR (tda8083/Grundig 29504-451(tsa5522))

 Fujitsu Siemens Activy Budget-T PCI rev AL (tda10046/ALPS TDHD1-204A) */

 Fujitsu Siemens Activy Budget-T PCI rev GR (L64781/Grundig 29504-401(tsa5060)) */

 Hauppauge/TT Nova-S SE (samsung s5h1420/????(tda8260))

 TT Budget-S-1401 (philips tda10086/philips tda8262)

 gpio2 is connected to CLB - reset it + leave it high

 TT S2-1600 */

					/* call the init function once to initialize

					   tuner's clock output divider and demod's

 Omicom S2 */

					/* call the init function once to initialize

					   tuner's clock output divider and demod's

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * budget-core.c: driver for the SAA7146 based Budget DVB cards

 *

 * Compiled from various sources by Michael Hunold <michael@mihu.de>

 *

 * Copyright (C) 2002 Ralph Metzler <rjkm@metzlerbros.de>

 *

 * Copyright (C) 1999-2002 Ralph  Metzler

 *			 & Marcus Metzler for convergence integrated media GmbH

 *

 * 26feb2004 Support for FS Activy Card (Grundig tuner) by

 *	     Michael Dreher <michael@5dot1.de>,

 *	     Oliver Endriss <o.endriss@gmx.de>,

 *	     Andreas 'randy' Weinberger

 *

 * the project's page is at https://linuxtv.org

/****************************************************************************

 * TT budget / WinTV Nova

 DMA3 off

 DMA3 off

	/*

	 *  Signal path on the Activy:

	 *

	 *  tuner -> SAA7146 port A -> SAA7146 BRS -> SAA7146 DMA3 -> memory

	 *

	 *  Since the tuner feeds 204 bytes packets into the SAA7146,

	 *  DMA3 is configured to strip the trailing 16 FEC bytes:

	 *      Pitch: 188, NumBytes3: 188, NumLines3: 1024

 using odd/even buffers

 using a single buffer

 VPE */

 VPE */

 DMA3 on */

 Ensure streamed PCI data is synced to CPU */

 nearest lower position divisible by 188 */

 no wraparound, dump olddma..newdma */

 wraparound, dump olddma..buflen and 0..newdma */

/****************************************************************************

 * DVB API SECTION

 have a clean section start */

 set dd1 stream a & b */

	/* the Siemens DVB needs this if you want to have the i2c chips

 GPIO 3 = 1 */

 upload all */

 frontend power on */

 Everything OK */

 An error occurred, cleanup resources */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * budget-av.c: driver for the SAA7146 based Budget DVB cards

 *              with analog video in

 *

 * Compiled from various sources by Michael Hunold <michael@mihu.de>

 *

 * CI interface support (c) 2004 Olivier Gournet <ogournet@anevia.com> &

 *                               Andrew de Quincey <adq_dvb@lidskialf.net>

 *

 * Copyright (C) 2002 Ralph Metzler <rjkm@metzlerbros.de>

 *

 * Copyright (C) 1999-2002 Ralph  Metzler

 *                       & Marcus Metzler for convergence integrated media GmbH

 *

 * the project's page is at https://linuxtv.org

/* GPIO Connections:

 * 0 - Vcc/Reset (Reset is controlled by capacitor). Resets the frontend *AS WELL*!

 * 1 - CI memory select 0=>IO memory, 1=>Attribute Memory

 * 2 - CI Card Enable (Active Low)

 * 3 - CI Card Detect

/****************************************************************************

 * INITIALIZATION

 disable card */

 Vcc off */

 Vcc on */

 20 ms Vcc settling time */

 enable card */

 reinitialise the frontend if necessary */

	/* test the card detect line - needs to be done carefully

	/* We also try and read from IO memory to work round the above detection bug. If

	 * there is no CAM, we will get a timeout. Only done if there is no cam

	 * present, since this test actually breaks some cams :(

	 *

	 * if the CI interface is not open, we also do the above test since we

 read from attribute memory in reset/ready state to know when the CAM is ready */

 work out correct return code */

 Enable DEBI pins */

 register CI interface */

 release the CA device */

 disable DEBI pins */

 round correctly */

 F22FR = 0x7d, F22 = f_VCO / 128 / 0x7d = 22 kHz */

 I2CT = 0, SCLT = 1, SDAT = 1 */

 DAC not used, set to high impendance mode */

 DAC LSB */

 DiSEqC off */

 FIFO */

 OP1 ctl = Normal, OP1 val = 1 (LNB Power ON) */

 DC offset compensation = ON, beta_agc1 = 2 */

 alpha_tmg = 2, beta_tmg = 3 */

 AGC2  0x3d

 lock detector threshold

 out imp: normal  out type: parallel FEC mode:0

 1/2 threshold

 2/3 threshold

 3/4 threshold

 5/6 threshold

 7/8 threshold

 test all FECs

 viterbi and synchro search

 rs control

 error control

 wait for the pll lock */

 switch the charge pump to the lower current */

 setup PLL configuration

 determine charge pump

 determine band

 setup PLL filter

 calculate divisor

 ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)

 setup tuner buffer

 KNC1 DVB-S (STB0899) Inittab	*/

 Repeater=8, Stop=disabled */

 0x1c */

 AGCBB2CFG */

 AGCBB1CFG */

 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */

 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */

 DVB = 0xb1, DSS = 0xa1 */

 0x0d for CAM */

 STB0899 demodulator config for the KNC1 and clones */

	.ts_output_mode		= STB0899_OUT_PARALLEL,	/* types = SERIAL/PARALLEL	*/

 DSS, SYNC_FORCED/UNSYNCED	*/

	.ts_pfbit_toggle	= STB0899_MPEG_NORMAL,	/* DirecTV, MPEG toggling seq	*/

/*

 * SD1878/SHA tuner config

 * 1F, Single I/P, Horizontal mount, High Sensitivity

	.name		= "SD1878/SHA",

 kHz */

 Enable / PowerON Frontend */

 Wait for PowerON */

 additional setup necessary for the PLUS cards */

		/*

		 * maybe that setting is needed for other dvb-s cards as well,

		 * but so far it has been only confirmed for this type

 knc1 initialization */

 fixme: proper cleanup here */

 fixme: proper cleanup here */

 beware: this modifies dev->vv ... */

 fixme: find some sane values here... */

 perhaps later: V4L2_CAP_VBI_CAPTURE, but that need tweaking with the saa7113

 SPDX-License-Identifier: GPL-2.0-only

/*

 * This is the driver for the STA2x11 Video Input Port.

 *

 * Copyright (C) 2012       ST Microelectronics

 *     author: Federico Vaga <federico.vaga@gmail.com>

 * Copyright (C) 2010       WindRiver Systems, Inc.

 *     authors: Andreas Kies <andreas.kies@windriver.com>

 *              Vlad Lungu   <vlad.lungu@windriver.com>

Register offsets*/

Register fields*/

/**

 * struct sta2x11_vip - All internal data for one instance of device

 * @v4l2_dev: device registered in v4l layer

 * @video_dev: properties of our device

 * @pdev: PCI device

 * @adapter: contains I2C adapter information

 * @register_save_area: All relevant register are saved here during suspend

 * @decoder: contains information about video DAC

 * @ctrl_hdl: handler for control framework

 * @format: pixel format, fixed UYVY

 * @std: video standard (e.g. PAL/NTSC)

 * @input: input line for video signal ( 0 or 1 )

 * @disabled: Device is in power down state

 * @slock: for excluse access of registers

 * @vb_vidq: queue maintained by videobuf2 layer

 * @buffer_list: list of buffer in use

 * @sequence: sequence number of acquired buffer

 * @active: current active buffer

 * @lock: used in videobuf2 callback

 * @v4l_lock: serialize its video4linux ioctls

 * @tcount: Number of top frames

 * @bcount: Number of bottom frames

 * @overflow: Number of FIFO overflows

 * @iomem: hardware base address

 * @config: I2C and gpio config from platform

 *

 * All non-local data is accessed via this structure.

 current active buffer */

 Used in videobuf2 callback */

 Interrupt counters */

 I/O Memory */

PAL interlaced */

PAL top */

PAL bottom */

NTSC interlaced */

NTSC top */

NTSC bottom */

 Write VIP register */

 Read VIP register */

 Start DMA acquisition */

 Enable acquisition */

 Set Top and Bottom Field memory address */

 Fetch the next buffer to activate */

 Get the next buffer */

 No available buffer */

 Reset Top and Bottom counter */

 streaming is on */

 start dma capture */

 Videobuf2 Operations */

 No active buffer, active the first one */

 streaming is on */

 start dma capture */

 Buffer handled, remove it from the list */

 Enable interrupt VSYNC Top and Bottom*/

 abort streaming and wait for last buffer */

 Disable acquisition */

 Disable all interrupts */

 Release all active buffers */

 File Operations */

/**

 * vidioc_querycap - return capabilities of device

 * @file: descriptor of device

 * @cap: contains return values

 * @priv: unused

 *

 * the capabilities of the device are returned

 *

 * return value: 0, no error.

/**

 * vidioc_s_std - set video standard

 * @file: descriptor of device

 * @std: contains standard to be set

 * @priv: unused

 *

 * the video standard is set

 *

 * return value: 0, no error.

 *

 * -EIO, no input signal detected

 *

 * other, returned from video DAC.

	/*

	 * This is here for backwards compatibility only.

	 * The use of V4L2_STD_ALL to trigger a querystd is non-standard.

/**

 * vidioc_g_std - get video standard

 * @file: descriptor of device

 * @priv: unused

 * @std: contains return values

 *

 * the current video standard is returned

 *

 * return value: 0, no error.

/**

 * vidioc_querystd - get possible video standards

 * @file: descriptor of device

 * @priv: unused

 * @std: contains return values

 *

 * all possible video standards are returned

 *

 * return value: delivered by video DAC routine.

/**

 * vidioc_s_input - set input line

 * @file: descriptor of device

 * @priv: unused

 * @i: new input line number

 *

 * the current active input line is set

 *

 * return value: 0, no error.

 *

 * -EINVAL, line number out of range

/**

 * vidioc_g_input - return input line

 * @file: descriptor of device

 * @priv: unused

 * @i: returned input line number

 *

 * the current active input line is returned

 *

 * return value: always 0.

/**

 * vidioc_enum_fmt_vid_cap - return video capture format

 * @file: descriptor of device

 * @priv: unused

 * @f: returned format information

 *

 * returns name and format of video capture

 * Only UYVY is supported by hardware.

 *

 * return value: always 0.

/**

 * vidioc_try_fmt_vid_cap - set video capture format

 * @file: descriptor of device

 * @priv: unused

 * @f: new format

 *

 * new video format is set which includes width and

 * field type. width is fixed to 720, no scaling.

 * Only UYVY is supported by this hardware.

 * the minimum height is 200, the maximum is 576 (PAL)

 *

 * return value: 0, no error

 *

 * -EINVAL, pixel or field format not supported

 *

 It is the only supported format */

/**

 * vidioc_s_fmt_vid_cap - set current video format parameters

 * @file: descriptor of device

 * @priv: unused

 * @f: returned format information

 *

 * set new capture format

 * return value: 0, no error

 *

 * other, delivered by video DAC routine.

 Can't change format during acquisition */

 Y-X Top Field Offset */

 Y-X Bottom Field Offset */

 Y-X Top Field Stop*/

 Y-X Bottom Field Stop */

 Video Memory Pitch */

/**

 * vidioc_g_fmt_vid_cap - get current video format parameters

 * @file: descriptor of device

 * @priv: unused

 * @f: contains format information

 *

 * returns current video format parameters

 *

 * return value: 0, always successful

 FMT handling */

 Buffer handlers */

 Stream on/off */

 Standard handling */

 Input handling */

 Log status ioctl */

 Event handling */

/**

 * vip_irq - interrupt routine

 * @irq: Number of interrupt ( not used, correct number is assumed )

 * @vip: local data structure containing all information

 *

 * check for both frame interrupts set ( top and bottom ).

 * check FIFO overflow, but limit number of log messages after open.

 * signal a complete buffer if done

 *

 * return value: IRQ_NONE, interrupt was not generated by VIP

 *

 * IRQ_HANDLED, interrupt done.

 No interrupt to handle */

		/* this is bad, we are too slow, hope the condition is gone

 Acquisition is over on this buffer */

 Disable acquisition */

 Remove the active buffer from the list */

 Register initialization */

 Clean interrupt */

 Enable Half Line per vertical */

 Reset VIP control */

 Clear VIP control */

 Disable interrupt */

 Reset VIP Control */

 Clear VIP Control */

 Clean VIP Interrupt */

	/*

	 * Inititialize an empty control so VIP can inerithing controls

	 * from ADV7180

/**

 * vip_gpio_reserve - reserve gpio pin

 * @dev: device

 * @pin: GPIO pin number

 * @dir: direction, input or output

 * @name: GPIO pin name

 *

/**

 * vip_gpio_release - release gpio pin

 * @dev: device

 * @pin: GPIO pin number

 * @name: GPIO pin name

 *

/**

 * sta2x11_vip_init_one - init one instance of video device

 * @pdev: PCI device

 * @ent: (not used)

 *

 * allocate reset pins for DAC.

 * Reset video DAC, this is done via reset line.

 * allocate memory for managing device

 * request interrupt

 * map IO region

 * register device

 * find and initialize video DAC

 *

 * return value: 0, no error

 *

 * -ENOMEM, no memory

 *

 * -ENODEV, device could not be detected or registered

 Check if hardware support 26-bit DMA */

 Enable PCI */

 Get VIP platform data */

 Power configuration */

 Datasheet says 5ms between PWR and RST */

 Datasheet says 5ms between PWR and RST */

 Allocate a new VIP instance */

 Initialize buffer */

 Initialize and register video device */

 Get ADV7180 subdevice */

	/*

	 * do not call pci_disable_device on sta2x11 because it break all

	 * other Bus masters on this EP

/**

 * sta2x11_vip_remove_one - release device

 * @pdev: PCI device

 *

 * Undo everything done in .._init_one

 *

 * unregister video device

 * free interrupt

 * unmap ioadresses

 * free memory

 * free GPIO pins

	/*

	 * do not call pci_disable_device on sta2x11 because it break all

	 * other Bus masters on this EP

/**

 * sta2x11_vip_suspend - set device into power save mode

 * @dev_d: PCI device

 *

 * all relevant registers are saved and an attempt to set a new state is made.

 *

 * return value: 0 always indicate success,

 * even if device could not be disabled. (workaround for hardware problem)

/**

 * sta2x11_vip_resume - resume device operation

 * @dev_d : PCI device

 *

 * return value: 0, no error.

 *

 * other, could not set device to power on state.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * SMI PCIe driver for DVBSky cards.

 *

 * Copyright (C) 2014 Max nibble <nibble.max@gmail.com>

 ir functions call by main driver.*/

 init input device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * SMI PCIe driver for DVBSky cards.

 *

 * Copyright (C) 2014 Max nibble <nibble.max@gmail.com>

 set port mux.*/

 set DTV register.*/

 Port A */

 Port B */

 disable and clear interrupt.*/

 reset demod.*/

 i2c bit bus.*/

 disable output.*/

 reset and software mode.*/

 set as input.*/

 set as output.*/

 set as input.*/

 set as output.*/

 set as input.*/

 set as input.*/

 i2c 0.*/

 i2c 1.*/

 i2c bus 0 */

 Raise SCL and SDA */

 i2c bus 1 */

 Raise SCL and SDA */

 ts port interrupt operations */

 tasklet handler: DMA data to dmx.*/

 CH-0 DMA interrupt.*/

		/* value of DMA_PORT0_CHAN0_TRANS_STATE register [21:0]

		 * indicate dma total transfer length and

		 * zero of [21:0] indicate dma total transfer length

		/*dvb_dmx_swfilter(&port->demux,

 CH-1 DMA interrupt.*/

		/* value of DMA_PORT0_CHAN0_TRANS_STATE register [21:0]

		 * indicate dma total transfer length and

		 * zero of [21:0] indicate dma total transfer length

		/*dvb_dmx_swfilter(&port->demux,

 restart DMA.*/

 Re-enable interrupts */

 Port A */

 Port B */

 ts0 interrupt.*/

 ts1 interrupt.*/

 ir interrupt.*/

 tuner I2C module */

 attach demod */

 attach tuner */

 delegate signal strength measurement to tuner */

 tuner I2C module */

 attach demod */

 attach tuner */

 delegate signal strength measurement to tuner */

 select i2c bus */

 attach demod */

 attach tuner */

 register dvb frontend */

 init MAC.*/

 remove I2C demod and tuner */

 Setup Channel-0 */

 write DMA register, start DMA engine */

 Setup Channel-1 */

 write DMA register, start DMA engine */

 port init.*/

 dvb init.*/

 fe init.*/

 should we set to 32bit DMA? */

 to do msi interrupt.???*/

 DVBSky cards */

 PCI IDs */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * pluto2.c - Satelco Easywatch Mobile Terrestrial Receiver [DVB-T]

 *

 * Copyright (C) 2005 Andreas Oberritter <obi@linuxtv.org>

 *

 * based on pluto2.c 1.10 - http://instinct-wp8.no-ip.org/pluto/

 *	by Dany Salman <salmandany@yahoo.fr>

 *	Copyright (c) 2004 TDF

 PID n pattern registers */

 PC address register */

 TS ctrl & status */

 miscellaneous */

 MSB MAC address */

 ISB MAC address */

 LSB MAC address */

 SPI data */

 serial links ctrl/status */

 pci */

 dvb */

 i2c */

 irq */

 dma */

 set the number of packets */

	/* try to detect i2c_inb() to workaround hardware bug:

 enable PID filtering */

 disable PID filtering */

	/* synchronize the DMA transfer with the CPU

	/* Workaround for broken hardware:

	 * [1] On startup NBPACKETS seems to contain an uninitialized value,

	 *     but no packets have been transferred.

	 * [2] Sometimes (actually very often) NBPACKETS stays at zero

	 *     although one packet has been transferred.

	 * [3] Sometimes (actually rarely), the card gets into an erroneous

	 *     mode where it continuously generates interrupts, claiming it

	 *     has received nbpackets>TS_DMA_PACKETS packets, but no packet

	 *     has been transferred. Only a reset seems to solve this

	/* clear the dma buffer. this is needed to be able to identify

 reset the dma address */

 sync the buffer and give it back to the card */

 check whether an interrupt occurred on this device */

 It's dead Jim */

 dma end interrupt */

 overflow interrupt */

 ACK the interrupt */

 disable AFUL and LOCK interrupts */

 enable DMA and OVERFLOW interrupts */

 clear pending interrupts */

 disable all interrupts */

 clear pending interrupts */

 set automatic LED control by FPGA */

 set data endianness */

 map DMA and set address */

 enable interrupts */

 reset TS logic */

 disable interrupts */

 LED: disable automatic control, enable yellow, disable green */

 unmap DMA */

 LG Innotek TDTE-E001P (Infineon TUA6034) */

 Fref = 166.667 Hz

 Fref * 3 = 500.000 Hz

 IF = 36166667

 IF / Fref = 217

div = divide(p->frequency + 36166667, 166667);

 VHF: 174-230 MHz

 center: 350 MHz

 UHF: 470-862 MHz

 enable interrupts */

 i2c */

 Raise SCL and SDA */

 dvb */

 empty */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>

 Deal with i2c probe functions with zero payload */

 dev, reg + first byte */

 following bytes */

 Deal with i2c probe functions with zero payload */

 read */

 write then read from same address */

 write */

 ----------------------------------------------------------------------- */

 init + register i2c adapter */

 Instantiate the IR receiver device, if present */

		/* Use quick read command for probe, some IR chips don't

 write 0 to bus 2 addr 0x144 via i2x_xfer() */

 Register 0x144 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>

 ------------------------------------------------------------------ */

 board config info                                                  */

 Ensure safe default for unknown boards */

 0x84 >> 1 */

 0x84 >> 1 */

 0xc2 >> 1 */

 0x84 >> 1 */

 0x84 >> 1 */

 0x84 >> 1 */

 0xc0 >> 1 */

 0xc2 >> 1 */

 ------------------------------------------------------------------ */

 PCI subsystem IDs                                                  */

 HVR1215 */

 HVR1215 */

 HVR1215 */

 Hauppauge WinTV HVR-4400 (Model 121xxx, Hybrid DVB-T/S2, IR) */

 Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */

 Hauppauge WinTV Starburst (Model 121x00, DVB-S2, IR) */

 Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */

 Tuner Pair 1 */

 Tuner Pair 2 */

 Tuner Pair 1 */

 Tuner Pair 2 */

 Hauppauge WinTV HVR-1265 (Model 161xx1, Hybrid ATSC/QAM-B) */

 The serial number record begins with tag 0x59 */

 Make sure we support the board model */

		/* WinTV-HVR1270 (PCIe, Retail, half height)

		/* WinTV-HVR1210 (PCIe, Retail, half height)

		/* WinTV-HVR1270 (PCIe, Retail, half height)

		/* WinTV-HVR1210 (PCIe, Retail, half height)

		/* WinTV-HVR1275 (PCIe, Retail, half height)

		/* WinTV-HVR1210 (PCIe, Retail, half height)

		/* WinTV-HVR1270 (PCIe, Retail, full height)

		/* WinTV-HVR1210 (PCIe, Retail, full height)

		/* WinTV-HVR1270 (PCIe, Retail, full height)

		/* WinTV-HVR1210 (PCIe, Retail, full height)

		/* WinTV-HVR1275 (PCIe, Retail, full height)

		/* WinTV-HVR1210 (PCIe, Retail, full height)

		/* WinTV-HVR1200 (PCIe, Retail, full height)

		/* WinTV-ImpactVCB-e (PCIe, Retail, half height)

		/* WinTV-HVR1200 (PCIe, OEM, half height)

		/* WinTV-HVR1200 (PCIe, OEM, half height)

		/* WinTV-HVR1200 (PCIe, OEM, full height)

		/* WinTV-HVR1200 (PCIe, OEM, half height)

		/* WinTV-HVR1200 (PCIe, OEM, full height)

		/* WinTV-HVR1200 (PCIe, OEM, full height)

		/* WinTV-HVR1200 (PCIe, OEM, half height)

		/* WinTV-HVR1200 (PCIe, OEM, full height)

		/* WinTV-HVR1800lp (PCIe, Retail, No IR, Dual

		/* WinTV-HVR1500 (Express Card, OEM, No IR, ATSC

		/* WinTV-HVR1500 (Express Card, Retail, No IR, ATSC

		/* WinTV-HVR1500Q (Express Card, OEM, No IR, ATSC/QAM

		/* WinTV-HVR1500Q (Express Card, Retail, No IR, ATSC/QAM

		/* WinTV-HVR1800 (PCIe, Retail, 3.5mm in, IR, No FM,

		/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,

		/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,

		/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, No FM,

		/* WinTV-HVR1800 (PCIe, OEM, No IR, No FM,

		/* WinTV-HVR1250 (PCIe, Retail, IR, full height,

		/* WinTV-HVR1250 (PCIe, Retail, IR, half height,

		/* WinTV-HVR1250 (PCIe, No IR, half height,

		/* WinTV-HVR1250 (PCIe, OEM, No IR, half height,

		/* WinTV-HVR1250 (PCIe, OEM, No IR, full height,

		/* WinTV-HVR1250 (PCIe, OEM, No IR, half height,

		/* WinTV-HVR1400 (Express Card, Retail, IR,

		/* WinTV-HVR1700 (PCIe, OEM, No IR, half height)

		/* WinTV-HVR1700 (PCIe, OEM, No IR, full height)

		/* WinTV-HVR1850 (PCIe, Retail, 3.5mm in, IR, FM,

		/* WinTV-HVR1290 (PCIe, OEM, RCA in, IR,

 WinTV-HVR4400 (PCIe, DVB-S2, DVB-C/T) */

 WinTV-HVR5500 (PCIe, DVB-S2, DVB-C/T) */

 WinTV-HVR5525 (PCIe, DVB-S/S2, DVB-T/T2/C) */

 WinTV-HVR-1265 K4 (PCIe, Analog/ATSC/QAM-B) */

 888 version, hybrid */

 885 version, DVB only */

		/* WinTV-QuadHD (DVB) Tuner Pair 1 (PCIe, IR, half height,

 888 version, hybrid */

 885 version, DVB only */

		/* WinTV-QuadHD (DVB) Tuner Pair 2 (PCIe, IR, half height,

 888 version, hybrid */

 885 version, digital only */

		/* WinTV-QuadHD (ATSC) Tuner Pair 1 (PCIe, IR, half height,

 888 version, hybrid */

 885 version, digital only */

		/* WinTV-QuadHD (ATSC) Tuner Pair 2 (PCIe, IR, half height,

/* Some TBS cards require initing a chip using a bitbanged SPI attached

   to the cx23885 gpio's. If this chip doesn't get init'ed the demod

 Tuner Reset Command */

		/* Two identical tuners on two different i2c buses,

 Tuner Reset Command */

 XC3028L Reset Command */

 Drive the tuner into reset and back out */

 GPIO-0 cx24227 demodulator reset */

 Bring the part out of reset */

 GPIO-0 cx24227 demodulator */

 GPIO-2 xc3028 tuner */

 Put the parts into reset */

 Bring the parts out of reset */

 GPIO-0 cx24227 demodulator reset */

 GPIO-2 xc5000 tuner reset */

 Bring the part out of reset */

 GPIO-0 656_CLK */

 GPIO-1 656_D0 */

 GPIO-2 8295A Reset */

 GPIO-3-10 cx23417 data0-7 */

 GPIO-11-14 cx23417 addr0-3 */

 GPIO-15-18 cx23417 READY, CS, RD, WR */

 GPIO-19 IR_RX */

 CX23417 GPIO's */

 EIO15 Zilog Reset */

 EIO14 S5H1409/CX24227 Reset */

 Put the demod into reset and protect the eeprom */

 Bring the demod and blaster out of reset */

 Force the TDA8295A into reset and back */

 GPIO-0 tda10048 demodulator reset */

 GPIO-2 tda18271 tuner reset */

 Put the parts into reset and back */

 GPIO-0 TDA10048 demodulator reset */

 GPIO-2 TDA8295A Reset */

 GPIO-3-10 cx23417 data0-7 */

 GPIO-11-14 cx23417 addr0-3 */

 GPIO-15-18 cx23417 READY, CS, RD, WR */

 The following GPIO's are on the interna AVCore (cx25840) */

 GPIO-19 IR_RX */

 GPIO-20 IR_TX 416/DVBT Select */

 GPIO-21 IIS DAT */

 GPIO-22 IIS WCLK */

 GPIO-23 IIS BCLK */

 Put the parts into reset and back */

 GPIO-0  Dibcom7000p demodulator reset */

 GPIO-2  xc3028L tuner reset */

 GPIO-13 LED */

 Put the parts into reset and back */

 GPIO-0 xc5000 tuner reset i2c bus 0 */

 GPIO-1 s5h1409 demod reset i2c bus 0 */

 GPIO-2 xc5000 tuner reset i2c bus 1 */

 GPIO-3 s5h1409 demod reset i2c bus 0 */

 Put the parts into reset and back */

 GPIO-0 portb xc3028 reset */

 GPIO-1 portb zl10353 reset */

 GPIO-2 portc xc3028 reset */

 GPIO-3 portc zl10353 reset */

 Put the parts into reset and back */

 GPIO-2  xc3028 tuner reset */

 The following GPIO's are on the internal AVCore (cx25840) */

 GPIO-?  zl10353 demod reset */

 Put the parts into reset and back */

		/* GPIO-0 INTA from CiMax1

		   GPIO-1 INTB from CiMax2

		   GPIO-2 reset chips

		   GPIO-3 to GPIO-10 data/addr for CA

		   GPIO-11 ~CS0 to CiMax1

		   GPIO-12 ~CS1 to CiMax2

		   GPIO-13 ADL0 load LSB addr

		   GPIO-14 ADL1 load MSB addr

		   GPIO-15 ~RDY from CiMax

		   GPIO-17 ~RD to CiMax

		   GPIO-18 ~WR to CiMax

 GPIO as out */

 GPIO1 and GPIO2 as INTA and INTB from CiMaxes, reset low */

 reset delay */

 GPIO as out, reset high */

 enable GPIO3-18 pins */

 GPIO-15 IN as ~ACK, rest as OUT */

 ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */

 enable irq */

 INTERRUPTS active low*/

 GPIO-5 RF Control: 0 = RF1 Terrestrial, 1 = RF2 Cable */

 GPIO-6 I2C Gate which can isolate the demod from the bus */

 GPIO-9 Demod reset */

 Put the parts into reset and back */

 GPIO-0 (0)Analog / (1)Digital TV */

 GPIO-1 reset XC5000 */

 GPIO-2 demod reset */

 GPIO-0 reset first ATBM8830 */

 GPIO-1 reset second ATBM8830 */

 GPIO-0 656_CLK */

 GPIO-1 656_D0 */

 GPIO-2 Wake# */

 GPIO-3-10 cx23417 data0-7 */

 GPIO-11-14 cx23417 addr0-3 */

 GPIO-15-18 cx23417 READY, CS, RD, WR */

 GPIO-19 IR_RX */

 GPIO-20 C_IR_TX */

 GPIO-21 I2S DAT */

 GPIO-22 I2S WCLK */

 GPIO-23 I2S BCLK */

 ALT GPIO: EXP GPIO LATCH */

 CX23417 GPIO's */

 GPIO-14 S5H1411/CX24228 Reset */

 GPIO-13 EEPROM write protect */

 Put the demod into reset and protect the eeprom */

 Bring the demod out of reset */

 CX24228 GPIO */

 Connected to IF / Mux */

 Bring the part out of reset */

		/* GPIO-0 ~INT in

		   GPIO-1 TMS out

		   GPIO-2 ~reset chips out

		   GPIO-3 to GPIO-10 data/addr for CA in/out

		   GPIO-11 ~CS out

		   GPIO-12 ADDR out

		   GPIO-13 ~WR out

		   GPIO-14 ~RD out

		   GPIO-15 ~RDY in

		   GPIO-16 TCK out

		   GPIO-17 TDO in

		   GPIO-18 TDI out

 GPIO-1,2 as out */

 GPIO-0 as INT, reset & TMS low */

 reset delay */

 reset high */

 enable GPIO-3..18 pins */

 GPIO-17 is TDO in, GPIO-15 is ~RDY in, rest is out */

 ~RD, ~WR high; ADDR low; ~CS high */

 enable irq */

 INTERRUPTS active low*/

 GPIO-8 tda10071 demod reset */

 GPIO-9 si2165 demod reset (only HVR4400/HVR5500)*/

 Put the parts into reset and back */

 GPIO-0,1,2 setup direction as output */

 AF9013 demod reset */

 demod tune? */

 XC3028L tuner reset */

 enable GPIO3-18 pins */

		/*

		 * GPIO-0 INTA from CiMax, input

		 * GPIO-1 reset CiMax, output, high active

		 * GPIO-2 reset demod, output, low active

		 * GPIO-3 to GPIO-10 data/addr for CAM

		 * GPIO-11 ~CS0 to CiMax1

		 * GPIO-12 ~CS1 to CiMax2

		 * GPIO-13 ADL0 load LSB addr

		 * GPIO-14 ADL1 load MSB addr

		 * GPIO-15 ~RDY from CiMax

		 * GPIO-17 ~RD to CiMax

		 * GPIO-18 ~WR to CiMax

 GPIO 1/2 as output */

 GPIO 0 as input */

 reset delay */

 GPIO as out, reset high */

 enable GPIO3-18 pins */

 GPIO-15 IN as ~ACK, rest as OUT */

 ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */

 enable irq */

 INTERRUPTS active low */

		/*

		 * HVR5525 GPIO Details:

		 *  GPIO-00 IR_WIDE

		 *  GPIO-02 wake#

		 *  GPIO-03 VAUX Pres.

		 *  GPIO-07 PROG#

		 *  GPIO-08 SAT_RESN

		 *  GPIO-09 TER_RESN

		 *  GPIO-10 B2_SENSE

		 *  GPIO-11 B1_SENSE

		 *  GPIO-15 IR_LED_STATUS

		 *  GPIO-19 IR_NARROW

		 *  GPIO-20 Blauster1

		 *  ALTGPIO VAUX_SWITCH

		 *  AUX_PLL_CLK : Blaster2

 Put the parts into reset and back */

		/* For documentation purposes, it's worth noting that this

		 * card does not have any GPIO's connected to subcomponents.

		/*

		 * GPIO-08 TER1_RESN

		 * GPIO-09 TER2_RESN

 Put the parts into reset and back */

 FIXME: Implement me */

		/*

		 * For these boards we need to invert the Tx output via the

		 * IR controller to have the LED off while idle

 sd_ir is a duplicate pointer to the AV Core, just clear it */

TMS*/

TDI*/

TDO*/

TCK*/

 Defaults for VID B */

 Parallel */

 Enable TS_CLK */

 Defaults for VID C */

 DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Defaults for VID B - Analog encoder */

 DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */

 Enable TS_CLK */

 APB_TSVALERR_POL (active low)*/

 Defaults for VID C */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Serial bus */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Serial bus */

 Enable TS_CLK */

 Parallel */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

 Serial bus + punctured clock */

 Enable TS_CLK */

	/* Certain boards support analog, or require the avcore to be

	 * loaded, ensure this happens.

 Currently only enabled for the integrated IR controller */

 set host data for clk_freq configuration */

 This cs3308 controls the audio from the breakout cable */

 This cs3308 controls the audio from the onboard header */

 AUX-PLL 27MHz CLK */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885/7/8 PCIe bridge

 *

 *  Infrared remote control input device

 *

 *  Most of this file is

 *

 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>

 *

 *  However, the cx23885_input_{init,fini} functions contained herein are

 *  derived from Linux kernel files linux/media/video/.../...-input.c marked as:

 *

 *  Copyright (C) 2008 <srinivasa.deevi at conexant dot com>

 *  Copyright (C) 2005 Ludovico Cavedon <cavedon@sssup.it>

 *		       Markus Rechberger <mrechberger@gmail.com>

 *		       Mauro Carvalho Chehab <mchehab@kernel.org>

 *		       Sascha Sommer <saschasommer@freenet.de>

 *  Copyright (C) 2004, 2005 Chris Pascoe

 *  Copyright (C) 2003, 2004 Gerd Knorr

 *  Copyright (C) 2003 Pavel Machek

		/*

		 * The only boards we handle right now.  However other boards

		 * using the CX2388x integrated IR controller should be similar

 If there was a FIFO overrun, stop the device */

 Mitigate race with cx23885_input_ir_stop() */

 If there was a FIFO overrun, clear & restart the device */

 Mitigate race with cx23885_input_ir_stop() */

		/*

		 * The IR controller on this board only returns pulse widths.

		 * Any other mode setting will fail to set up the device.

 Setup for baseband compatible with both RC-5 and RC-6A */

 RC-5:  2,222,222 ns = 1/36 kHz * 32 cycles * 2 marks * 1.25*/

 RC-6A: 3,333,333 ns = 1/36 kHz * 16 cycles * 6 marks * 1.25*/

 ns */

 RC-5:    666,667 ns = 1/36 kHz * 32 cycles * 1 mark * 0.75 */

 RC-6A:   333,333 ns = 1/36 kHz * 16 cycles * 1 mark * 0.75 */

 ns */

		/*

		 * This board has inverted receive sense:

		 * mark is received as low logic level;

		 * falling edges are detected as rising edges; etc.

		/*

		 * The IR controller on this board only returns pulse widths.

		 * Any other mode setting will fail to set up the device.

 Setup for a standard NEC protocol */

 Hz, 455 kHz/12 for NEC */

 Hz */

 Hz */

 percent, 33 percent for NEC */

		/*

		 * NEC max pulse width: (64/3)/(455 kHz/12) * 16 nec_units

		 * (64/3)/(455 kHz/12) * 16 nec_units * 1.375 = 12378022 ns

 ns */

		/*

		 * NEC noise filter min width: (64/3)/(455 kHz/12) * 1 nec_unit

		 * (64/3)/(455 kHz/12) * 1 nec_units * 0.625 = 351648 ns

 ns */

	/*

	 * Stop the sd_ir subdevice from generating notifications and

	 * scheduling work.

	 * It is shutdown this way in order to mitigate a race with

	 * cx23885_input_rx_work_handler() in the overrun case, which could

	 * re-enable the subdevice.

	/*

	 * If the IR device (hardware registers, chip, GPIO lines, etc.) isn't

	 * encapsulated in a v4l2_subdev, then I'm not going to deal with it.

 Integrated CX2388[58] IR controller */

 The grey Hauppauge RC-5 remote */

 Integrated CX23885 IR controller */

 The grey Terratec remote with orange buttons */

 Integrated CX23885 IR controller */

 A guess at the remote */

 Integrated CX23885 IR controller */

 A guess at the remote */

 Integrated CX23885 IR controller */

 A guess at the remote */

 Integrated CX23885 IR controller */

 Integrated CX23885 IR controller */

 cx23885 board instance kernel IR state */

 input device */

 Go */

 Always stop the IR hardware from generating interrupts */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2007 Steven Toth <stoth@linuxtv.org>

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------- */

 static data                                                         */

 ------------------------------------------------------------------- */

 8 bit registers, 8 bit values */

 8 bit registers, 8 bit values */

 Enable clock to delta-sigma and dec filter */

 Wake up */

 Select Analog TV */

 Tell the internal A/V decoder */

 Configure audio routing */

	/* The baseband video core of the cx23885 has two audio inputs.

	 * LR1 and LR2. In almost every single case so far only HVR1xxx

	 * cards we've only ever supported LR1. Time to support LR2,

	 * which is available via the optional white breakout header on

	 * the board.

	 * We'll use a could of existing enums in the card struct to allow

	 * devs to specify which baseband input they need, or just default

	 * to what we've always used.

 Not specifically defined, assume the default. */

 ------------------------------------------------------------------ */

 Stop the dma/fifo before we tamper with it's risc programs */

 setup fifo + format */

 reset counter */

 enable irq */

 start dma */

 FIFO and RISC enable */

 NTSC or  */

 PAL / SECAM OR 888 in NTSC MODE */

 cx25840 transmits NTSC bottom field first */

 All other formats are top field first */

/*

 * The risc program for each buffer works as follows: it starts with a simple

 * 'JUMP to addr + 12', which is effectively a NOP. Then the code to DMA the

 * buffer follows and at the end we have a JUMP back to the start + 12 (skipping

 * the initial JUMP).

 *

 * This is the risc program of the first buffer to be queued if the active list

 * is empty and it just keeps DMAing this buffer without generating any

 * interrupts.

 *

 * If a new buffer is added then the initial JUMP in the code for that buffer

 * will generate an interrupt which signals that the previous buffer has been

 * DMAed successfully and that it can be returned to userspace.

 *

 * It also sets the final jump of the previous buffer to the start of the new

 * buffer, thus chaining the new buffer into the DMA chain. This is a single

 * atomic u32 write, so there is no race condition.

 *

 * The end-result of all this that you only get an interrupt when a buffer

 * is ready, so the control flow is very easy.

 add jump to start */

 bits 63-32 */

 ------------------------------------------------------------------ */

 VIDEO IOCTLS                                                       */

 set_fmt overwrites f->fmt.pix.field, restore it */

 i2c device tuners */

 Two selectable audio inputs for non-tv inputs */

		/* enum'd input matches our configured input.

		 * Ask the video decoder to process the call

		 * and give it an oppertunity to update the

		 * status field.

 By default establish the default audio input for the card also */

 Caller is free to use VIDIOC_S_AUDIO to override afterwards */

	/* Skip the audio defaults from the cards struct, caller wants

 i2c device tuners */

 i2c device tuners */

 Update the A/V core */

 i2c device tuners */

 i2c device tuners */

 I need to mute audio here */

 When changing channels it is required to reset TVAUDIO */

 I need to unmute audio here */

 I need to mute audio here */

 If HVR1850 */

 When changing channels it is required to reset TVAUDIO */

 I need to unmute audio here */

 ----------------------------------------------------------- */

 risc op code error, fifo overflow or line sync detection error */

 Video */

 Allow the VBI framework to process it's payload */

 ----------------------------------------------------------- */

 exported stuff                                              */

 Initialize VBI template */

 init video dma queues */

 init vbi dma queues */

 initial device configuration */

 register Video device */

 i2c device tuners */

 register VBI device */

 i2c device tuners */

 Register ALSA audio device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885/7/8 PCIe bridge

 *

 *  Infrared device support routines - non-input, non-vl42_subdev routines

 *

 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>

 Possibly called in an IRQ context */

	/*

	 * For the integrated AV core, we are already in a workqueue context.

	 * For the CX23888 integrated IR, we are in an interrupt context.

 Possibly called in an IRQ context */

	/*

	 * For the integrated AV core, we are already in a workqueue context.

	 * For the CX23888 integrated IR, we are in an interrupt context.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup-init.c

 *

 * NetUP Dual DVB-S2 CI driver

 *

 * Copyright (C) 2009 NetUP Inc.

 * Copyright (C) 2009 Igor M. Liplianin <liplianin@netup.ru>

 * Copyright (C) 2009 Abylay Ospan <aospan@netup.ru>

 set 27MHz on AUX_CLK */

 Stop microcontroller */

 Aux PLL frac for 27 MHz */

 Aux PLL int for 27 MHz */

 start microcontroller */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * cimax2.c

 *

 * CIMax2(R) SP2 driver in conjunction with NetUp Dual DVB-S2 CI card

 *

 * Copyright (C) 2009 NetUP Inc.

 * Copyright (C) 2009 Igor M. Liplianin <liplianin@netup.ru>

 * Copyright (C) 2009 Abylay Ospan <aospan@netup.ru>

 Max transfer size done by I2C transfer functions */

/**** Bit definitions for MC417_RWD and MC417_OEN registers  ***

  bits 31-16

+-----------+

| Reserved  |

+-----------+

  bit 15  bit 14  bit 13 bit 12  bit 11  bit 10  bit 9   bit 8

+-------+-------+-------+-------+-------+-------+-------+-------+

|  WR#  |  RD#  |       |  ACK# |  ADHI |  ADLO |  CS1# |  CS0# |

+-------+-------+-------+-------+-------+-------+-------+-------+

 bit 7   bit 6   bit 5   bit 4   bit 3   bit 2   bit 1   bit 0

+-------+-------+-------+-------+-------+-------+-------+-------+

|  DATA7|  DATA6|  DATA5|  DATA4|  DATA3|  DATA2|  DATA1|  DATA0|

+-------+-------+-------+-------+-------+-------+-------+-------+

 MC417 */

 stores all private variables for communication with CI */

 write addr */

 data in */

 data out */

 choose chip */

 read/write */

 not implemented */

 work handler */

 CAM module IRQ processing. fast operation */

	/* CAM module INSERT/REMOVE processing. slow operation because of i2c

 CI irq handler */

 module A control*/

 auto select mask high A */

 auto select mask low A */

 auto select pattern high A */

 auto select pattern low A */

 memory access time A */

 invert input A */

 RFU */

 RFU */

 module B control*/

 auto select mask high B */

 auto select mask low B */

 auto select pattern high B */

 auto select pattern low B */

 memory access time B */

 invert input B */

 RFU */

 RFU */

 auto select mask high Ext */

 auto select mask low Ext */

 auto select pattern high Ext */

 auto select pattern low Ext */

 RFU */

 destination - module A */

 power on (use it like store place) */

 RFU */

 int status read only */

 DETAM, IRQAM unmasked */

 EXTINT=active-high, INT=push-pull */

 USCG1 */

 ack active low */

 LOCK = 0 */

 serial mode, rising in, rising out, MSB first*/

 synchronization */

 lock registers */

 power on slots */

 flags */ 0,

 n_slots */ 1);

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>

/*

 * Some platforms have been found to require periodic resetting of the DMA

 * engine. Ryzen and XEON platforms are known to be affected. The symptom

 * encountered is "mpeg risc op code error". Only Ryzen platforms employ

 * this workaround if the option equals 1. The workaround can be explicitly

 * disabled for all platforms by setting to 0, the workaround can be forced

 * on for any platform by setting to 2.

/* FIXME, these allocations will change when

 * analog arrives. The be reviewed.

 * CX23887 Assumptions

 * 1 line = 16 bytes of CDT

 * cmds size = 80

 * cdt size = 16 * linesize

 * iqsize = 64

 * maxlines = 6

 *

 * Address Space:

 * 0x00000000 0x00008fff FIFO clusters

 * 0x00010000 0x000104af Channel Management Data Structures

 * 0x000104b0 0x000104ff Free

 * 0x00010500 0x000108bf 15 channels * iqsize

 * 0x000108c0 0x000108ff Free

 * 0x00010900 0x00010e9f IQ's + Cluster Descriptor Tables

 *                       15 channels * (iqsize + (maxlines * linesize))

 * 0x00010ea0 0x00010xxx Free

 service maximum five buffers */

 count register is 16 bits so apply modulo appropriately */

 alignment */

 write CDT */

 write CMDS */

 64 bits 63-32 */

 fill registers */

 No consideration for bits 63-32 */

 read-only */

 disable RISC controller */

 Disable all IR activity */

 Disable Video A/B activity */

 Disable Audio activity */

 Disable Serial port */

 Disable Interrupts */

 clear dma in progress */

 clear dma in progress */

	/* The cx23885 bridge has a weird bug which causes NMI to be asserted

	 * when DMA begins if RDR_TLCTL0 bit4 is not cleared. It does not

	 * occur on the cx23887 bridge.

 clear dma in progress */

 Transport bus init dma queue  - Common settings */

 Enable RISC controller and Fifo */

 TS port bits for RISC */

	/* This should be hardcoded allow a single frontend

	 * attachment to this tsport, keeping the -dvb.c

	 * code clean and safe.

 VID_B */

 VID_B bit1 */

 VID_C */

 VID_C bit2 */

 cx23885 */

 CX23885-12Z */

 CX23885-13Z/14Z */

 CX23888-21Z/22Z */

 CX23885-14Z */

 CX23888-31Z */

 CX23885-15Z, CX23888-31Z */

 CX23887-15Z */

 CX23887-14Z */

 Find the first v4l2_subdev member of the group id in hw */

 Configure the internal memory */

 Could be 887 or 888, assume an 888 default */

 Apply a sensible clock frequency for the PCIe bridge */

 Apply a sensible clock frequency for the PCIe bridge */

 board config */

 no DIF on cx23885, so no analog tuner support possible */

 If the user specific a clk freq override, apply it */

		/* Hauppauge ImpactVCBe device ID 0x7137 is populated

		 * with an 888, and a 25Mhz crystal, instead of the

		 * usual third overtone 50Mhz. The default clock rate must

		 * be overridden so the cx25840 is properly configured

 External Master 1 Bus */

 100kHz */

 External Master 2 Bus */

 100kHz */

 Internal Master 3 Bus */

 1.95MHz */

 PCIe stuff */

 Assume some sensible defaults */

	/* The cx23417 encoder has GPIO's that need to be initialised

	 * before DVB, so that demodulators and tuners are out of

	 * reset before DVB uses them.

 init hardware */

		/*

		 * GPIOs 9/8 are input detection bits for the breakout video

		 * (gpio 8) and audio (gpio 9) cables. When they're attached,

		 * this gpios are pulled high. Make sure these GPIOs are marked

		 * as inputs.

 disable MSI for NetUP cards, otherwise CI is not working */

 bits 63-32 */

 sync instruction */

 scan lines */

 fits into current chunk */

 bits 63-32 */

 scanline needs to be split */

 bits 63-32 */

 bits 63-32 */

 bits 63-32 */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + syncs + jump (all 2 dwords).  Padding

	   can cause next bpl to start close to a page border.  First DMA

 write and jump need and extra dword */

 write risc instructions */

 save pointer to jmp instruction address */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + syncs + jump (all 2 dwords).  Here

	   there is no padding and no sync.  First DMA region may be smaller

 Jump and write need an extra dword */

 write risc instructions */

 save pointer to jmp instruction address */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + syncs + jump (all 2 dwords).  Padding

	   can cause next bpl to start close to a page border.  First DMA

 write and jump need and extra dword */

 write risc instructions */

	/* Sync to line 6, so US CC line 21 will appear in line '12'

 save pointer to jmp instruction address */

 clear dma in progress */

 Stop the fifo and risc engine for this port */

 setup fifo + format */

 write TS length to chip */

 If the port supports SRC SELECT, configure it */

 NOTE: this is 2 (reserved) for portb, does it matter? */

 reset counter to zero */

 Set VIDB pins to input */

 Clear TS1_OE & TS1_SOP_OE */

 Set VIDC pins to input */

 Clear TS2_SOP_OE */

 Clear TS1_OE */

 FIXME, bit 2 writing here is questionable */

 set TS1_SOP_OE and TS1_OE_HI */

 Sets MOE_CLK_DIS to disable MoE clock */

 sets MCLK_DLY_SEL/BCLK_DLY_SEL to 1 buffer delay each */

		/* ALT_GPIO_ALT_SET: GPIO[0]

		 * IR_ALT_TX_SEL: GPIO[1]

		 * GPIO1_ALT_SEL: VIP_656_DATA[0]

		 * GPIO0_ALT_SEL: VIP_656_CLK

 enable irqs */

 clear dma in progress */

 clear dma in progress */

 clear dma in progress */

 Enable RISC controller */

 clear dma in progress */

 clear dma in progress */

 Stop interrupts and DMA */

 just in case wait for any dma to complete before allowing dealloc */

 Set TS1_OE */

 clear TS1_SOP_OE and TS1_OE_HI */

 ------------------------------------------------------------------ */

/*

 * The risc program for each buffer works as follows: it starts with a simple

 * 'JUMP to addr + 12', which is effectively a NOP. Then the code to DMA the

 * buffer follows and at the end we have a JUMP back to the start + 12 (skipping

 * the initial JUMP).

 *

 * This is the risc program of the first buffer to be queued if the active list

 * is empty and it just keeps DMAing this buffer without generating any

 * interrupts.

 *

 * If a new buffer is added then the initial JUMP in the code for that buffer

 * will generate an interrupt which signals that the previous buffer has been

 * DMAed successfully and that it can be returned to userspace.

 *

 * It also sets the final jump of the previous buffer to the start of the new

 * buffer, thus chaining the new buffer into the DMA chain. This is a single

 * atomic u32 write, so there is no race condition.

 *

 * The end-result of all this that you only get an interrupt when a buffer

 * is ready, so the control flow is very easy.

 bits 63-32 */

 ----------------------------------------------------------- */

 FIXME: port1 assumption here. */

 Possibly called in an IRQ context */

 Possibly called in an IRQ context */

/* Mask represents 32 different GPIOs, GPIO's are split into multiple

 * registers depending on the board configuration (and whether the

 * 417 encoder (wi it's own GPIO's) are present. Each GPIO bit will

 * be pushed into the correct hardware register, regardless of the

 * physical location. Certain registers are shared so we sanity check

 * and report errors if we think we're tampering with a GPIo that might

 * be assigned to the encoder (and used for the host bus).

 *

 * GPIO  2 through  0 - On the cx23885 bridge

 * GPIO 18 through  3 - On the cx23417 host bus interface

 * GPIO 23 through 19 - On the cx25840 a/v core

 TODO: 23-19 */

 TODO: 23-19 */

 TODO: 23-19 */

 MC417_OEN is active low for output, write 1 for an input */

 TODO: 23-19 */

	/* According with

	 * https://openbenchmarking.org/system/1703021-RI-AMDZEN08075/Ryzen%207%201800X/lspci,

	 * 0x1451 is PCI ID for the IOMMU found on Ryzen

	/* According to sudo lspci -nn,

	 * 0x1423 is the PCI ID for the IOMMU found on Kaveri

	/* 0x1481 is the PCI ID for the IOMMU found on Starship/Matisse

	/* 0x1419 is the PCI ID for the IOMMU found on 15h (Models 10h-1fh) family

	/* 0x5a23 is the PCI ID for the IOMMU found on RD890S/RD990

 Prepare to handle notifications from subdevices */

 pci init */

 print pci info */

	/*

	 * The CX2388[58] IR controller can start firing interrupts when

	 * enabled, so these have to take place after the cx23885_irq() handler

	 * is hooked up by the call to request_irq() above.

 unregister stuff */

 CX23885 */

 CX23887 Rev 2 */

 --- end of list --- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * altera-ci.c

 *

 *  CI driver in conjunction with NetUp Dual DVB-T/C RF CI card

 *

 * Copyright (C) 2010,2011 NetUP Inc.

 * Copyright (C) 2010,2011 Igor M. Liplianin <liplianin@netup.ru>

/*

 * currently cx23885 GPIO's used.

 * GPIO-0 ~INT in

 * GPIO-1 TMS out

 * GPIO-2 ~reset chips out

 * GPIO-3 to GPIO-10 data/addr for CA in/out

 * GPIO-11 ~CS out

 * GPIO-12 AD_RG out

 * GPIO-13 ~WR out

 * GPIO-14 ~RD out

 * GPIO-15 ~RDY in

 * GPIO-16 TCK out

 * GPIO-17 TDO in

 * GPIO-18 TDI out

/*

 *  Bit definitions for MC417_RWD and MC417_OEN registers

 * bits 31-16

 * +-----------+

 * | Reserved  |

 * +-----------+

 *   bit 15  bit 14  bit 13 bit 12  bit 11  bit 10  bit 9   bit 8

 * +-------+-------+-------+-------+-------+-------+-------+-------+

 * |  TDI  |  TDO  |  TCK  |  RDY# |  #RD  |  #WR  | AD_RG |  #CS  |

 * +-------+-------+-------+-------+-------+-------+-------+-------+

 *  bit 7   bit 6   bit 5   bit 4   bit 3   bit 2   bit 1   bit 0

 * +-------+-------+-------+-------+-------+-------+-------+-------+

 * |  DATA7|  DATA6|  DATA5|  DATA4|  DATA3|  DATA2|  DATA1|  DATA0|

 * +-------+-------+-------+-------+-------+-------+-------+-------+

 FPGA regs */

 const for ci op */

 two CI's on the same fpga */

 stores all private variables for communication with CI */

 stores all private variables for hardware pid filtering */

 save old functions */

 internal params node */

 pointer for internal params, one for each pair of CI's */

 first internal params */

 find chip by dev */

	/*

	 Search for the last fpga CI chip or

 check demux */

 find chip by demux */

	/*

	 * Search of the last fpga CI chip or

	 * find it by demux

 deallocating chip */

 allocating new chip */

 flag - mem/io, read - read/write */

 reasonable timeout for CI reset is 10 seconds */

 not implemented */

 work handler */

 ack' irq */

 CI irq handler */

 stored old feed controls */

 pid 0-0x1f always enabled, don't touch them */

 0 - on, 1 - off */

 0 - on, 1 - off */

 ignore pid */

 enable pid */

 pid 0-0x1f always enabled */

 call old feed proc's */

 store old feed controls */

 replace with new feed controls */

 flags */ 0,

 n_slots */ 1);

 Enable div */

 enable TS out */

 enable irq */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2007 Steven Toth <stoth@linuxtv.org>

 ------------------------------------------------------------------ */

 ntsc */

 pal */

/* We're given the Video Interrupt status register.

 * The cx23885_video_irq() func has already validated

 * the potential error bits, we just need to

 * deal with vbi payload and return indication if

 * we actually processed any payload.

 setup fifo + format */

 reset counter */

 enable irq */

 start dma */

 FIFO and RISC enable */

 ------------------------------------------------------------------ */

/*

 * The risc program for each buffer works as follows: it starts with a simple

 * 'JUMP to addr + 12', which is effectively a NOP. Then the code to DMA the

 * buffer follows and at the end we have a JUMP back to the start + 12 (skipping

 * the initial JUMP).

 *

 * This is the risc program of the first buffer to be queued if the active list

 * is empty and it just keeps DMAing this buffer without generating any

 * interrupts.

 *

 * If a new buffer is added then the initial JUMP in the code for that buffer

 * will generate an interrupt which signals that the previous buffer has been

 * DMAed successfully and that it can be returned to userspace.

 *

 * It also sets the final jump of the previous buffer to the start of the new

 * buffer, thus chaining the new buffer into the DMA chain. This is a single

 * atomic u32 write, so there is no race condition.

 *

 * The end-result of all this that you only get an interrupt when a buffer

 * is ready, so the control flow is very easy.

 bits 63-32 */

 FIFO and RISC enable */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885/7/8 PCIe bridge

 *

 *  AV device support routines - non-input, non-vl42_subdev routines

 *

 *  Copyright (C) 2010  Andy Walls <awalls@md.metrocast.net>

	/* Getting here with the interrupt not handled

	   then probbaly flatiron does have pending interrupts.

 clear left and right adc channel interrupt request flag */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885/7/8 PCIe bridge

 *

 *  Various common ioctl() support functions

 *

 *  Copyright (c) 2009 Andy Walls <awalls@md.metrocast.net>

 V4L2 spec, but -EREMOTEIO really */

 V4L2 spec, but -EREMOTEIO really */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * netup-eeprom.c

 *

 * 24LC02 EEPROM driver in conjunction with NetUP Dual DVB-S2 CI card

 *

 * Copyright (C) 2009 NetUP Inc.

 * Copyright (C) 2009 Abylay Ospan <aospan@netup.ru>

 Read from EEPROM */

 Write into EEPROM */

 prophylactic delay, datasheet write cycle time = 5 ms */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 *  Support for CX23885 analog audio capture

 *

 *    (c) 2008 Mijhail Moreyra <mijhail.moreyra@gmail.com>

 *    Adapted from cx88-alsa.c

 *    (c) 2009 Steven Toth <stoth@kernellabs.com>

/****************************************************************************

			Module global static vars

/****************************************************************************

			Board specific functions

 Constants taken from cx88-reg.h */

 yes, 3 is skipped */

/*

 * BOARD Specific: Sets audio DMA

 Make sure RISC/FIFO are off before changing FIFO/RISC settings */

 setup fifo + format - out channel */

 sets bpl size */

 This is required to get good audio (1 seems to be ok) */

 reset counter */

 Enables corresponding bits at AUD_INT_STAT */

 Clean any pending interrupt bits already set */

 enable audio irqs */

 start dma */

 Enables Risc Processor */

	cx_set(AUD_INT_DMA_CTL, 0x11); /* audio downstream FIFO and

/*

 * BOARD Specific: Resets audio DMA

 stop dma */

 disable irqs */

/*

 * BOARD Specific: Handles audio IRQ

 risc op code error */

 risc1 downstream */

 FIXME: Any other status should deserve a special handling? */

/****************************************************************************

				ALSA PCM Interface

/*

 * Digital hardware definition

	/* Analog audio output will be full of clicks and pops if there

/*

 * audio pcm capture open callback

 must be multiple of 8 */

/*

 * audio close callback

/*

 * hw_params callback

 Loop back to start of program */

 bits 63-32 */

/*

 * hw free callback

/*

 * prepare callback

/*

 * trigger callback

 Local interrupts are already disabled by ALSA */

/*

 * pointer callback

/*

 * page callback (needed for mmap)

/*

 * operators

/*

 * create a PCM device

/****************************************************************************

			Basic Flow for Sound Devices

/*

 * Alsa Constructor - Component probe

/*

 * ALSA destructor

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 *  Support for a cx23417 mpeg encoder via cx23885 host port.

 *

 *    (c) 2004 Jelle Foks <jelle@foks.us>

 *    (c) 2004 Gerd Knorr <kraxel@bytesex.org>

 *    (c) 2008 Steven Toth <stoth@linuxtv.org>

 *      - CX23885/7/8 support

 *

 *  Includes parts from the ivtv driver <http://sourceforge.net/projects/ivtv/>

 ------------------------------------------------------------------ */

 stop at the end of gop, generate irq */

 stop immediately, no irq */

 NTSC: 30fps */

 PAL: 25fps */

 239 */

 240 */

 261 */

 239 */

 240 */

 262 */

 defines below are from ivtv-driver.h */

 Firmware API commands */

 Registers */

 IVTV_REG_OFFSET */

/**** Bit definitions for MC417_RWD and MC417_OEN registers  ***

  bits 31-16

+-----------+

| Reserved  |

+-----------+

  bit 15  bit 14  bit 13 bit 12  bit 11  bit 10  bit 9   bit 8

+-------+-------+-------+-------+-------+-------+-------+-------+

| MIWR# | MIRD# | MICS# |MIRDY# |MIADDR3|MIADDR2|MIADDR1|MIADDR0|

+-------+-------+-------+-------+-------+-------+-------+-------+

 bit 7   bit 6   bit 5   bit 4   bit 3   bit 2   bit 1   bit 0

+-------+-------+-------+-------+-------+-------+-------+-------+

|MIDATA7|MIDATA6|MIDATA5|MIDATA4|MIDATA3|MIDATA2|MIDATA1|MIDATA0|

+-------+-------+-------+-------+-------+-------+-------+-------+

 MIADDR* nibble definitions */

 Read and write modes */

/*** Bit definitions for MC417_CTL register ****

 bits 31-6   bits 5-4   bit 3    bits 2-1       Bit 0

+--------+-------------+--------+--------------+------------+

|Reserved|MC417_SPD_CTL|Reserved|MC417_GPIO_SEL|UART_GPIO_EN|

+--------+-------------+--------+--------------+------------+

 Values for speed control */

 b'1x, but we use b'11 */

 Values for GPIO select */

 Configure MC417_CTL register to defaults. */

 Configure MC417_OEN to defaults. */

 Configure MC417_RWD to defaults. */

	/* Enable MC417 GPIO outputs except for MC417_MIRDY,

	 * which is an input.

 Write data byte 0 */

 Transition CS/WR to effect write transaction across bus. */

 Write data byte 1 */

 Write data byte 2 */

 Write data byte 3 */

 Write address byte 0 */

 Write address byte 1 */

 Indicate that this is a write. */

 Wait for the trans to complete (MC417_MIRDY asserted). */

	/* Enable MC417 GPIO outputs except for MC417_MIRDY,

	 * which is an input.

 Write address byte 0 */

 Write address byte 1 */

 Indicate that this is a register read. */

 Wait for the trans to complete (MC417_MIRDY asserted). */

 switch the DAT0-7 GPIO[10:3] to input mode */

 Read data byte 0 */

	/* Transition RD to effect read transaction across bus.

	 * Transition 0x5000 -> 0x9000 correct (RD/RDY -> WR/RDY)?

	 * Should it be 0x9000 -> 0xF000 (also why is RDY being set, its

	 * input only...)

 Collect byte */

 Bring CS and RD high. */

 Read data byte 1 */

 Read data byte 2 */

 Read data byte 3 */

	/* Enable MC417 GPIO outputs except for MC417_MIRDY,

	 * which is an input.

 Write data byte 0 */

 Transition CS/WR to effect write transaction across bus. */

 Write data byte 1 */

 Write data byte 2 */

 Write data byte 3 */

 Write address byte 2 */

 Write address byte 1 */

 Write address byte 0 */

 Wait for the trans to complete (MC417_MIRDY asserted). */

	/* Enable MC417 GPIO outputs except for MC417_MIRDY,

	 * which is an input.

 Write address byte 2 */

 Write address byte 1 */

 Write address byte 0 */

 Wait for the trans to complete (MC417_MIRDY asserted). */

 switch the DAT0-7 GPIO[10:3] to input mode */

 Read data byte 3 */

 Transition RD to effect read transaction across bus. */

 Collect byte */

 Bring CS and RD high. */

 Read data byte 2 */

 Read data byte 1 */

 Read data byte 0 */

 Set the gpio value */

 Clear the gpio value */

 Enable GPIO direction bits */

 ------------------------------------------------------------------ */

 MPEG encoder API */

	/* this may not be 100% safe if we can't read any memory location

	/* This read looks at 32 bits, but flag is only 8 bits.

	 * Seems we also bail if CMD or TIMEOUT bytes are set???

 tell 'em we're working on it */

 write command + args + fill remaining with zeros */

 command code */

 timeout */

 tell 'em we're done writing */

 wait for firmware to handle the API command */

 read output values */

/* We don't need to call the API often, so using just one

 * mailbox will probably suffice

 Save GPIO settings before reset of APU */

 transfer to the chip */

 read back to verify with the checksum */

 F/W power up disturbs the GPIOs, restore state */

 Hardcoded GPIO's here */

 Dynamically change the height based on video standard */

 assign frame size */

 ping */

 Setup to capture VBI */

 frames per interrupt */

 total bufs */

 start codes */

 stop codes */

 lines */

 BPL */

 initialize the video input */

 Enable VIP style pixel invalidation so we work with scaled mode */

 start capturing to the host interface */

 ------------------------------------------------------------------ */

 stop mpeg capture */

 ------------------------------------------------------------------ */

 Update the A/V core */

 FIXME: Port1 hardcoded here */

 Set default TV standard */

 Allocate and initialize V4L video device */

	/* ST: Configure the encoder parameters, but don't begin

	 * encoding, this resolves an issue where the first time the

	 * encoder is started video can be choppy.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Driver for Silicon Labs C8051F300 microcontroller.

 *

 * It is used for LNB power control in TeVii S470,

 * TBS 6920 PCIe DVB-S2 cards.

 *

 * Microcontroller connected to cx23885 GPIO pins:

 * GPIO0 - data		- P0.3 F300

 * GPIO1 - reset	- P0.2 F300

 * GPIO2 - clk		- P0.1 F300

 * GPIO3 - busy		- P0.0 F300

 *

 * Copyright (C) 2009 Igor M. Liplianin <liplianin@me.by>

 msb first */

 msb first */

 get check sum */

 question: */

 begin to send data */

 the slave address is 0xe0, write */

 sent data over */

 answer: */

 timeout, the slave no response */

 the slave not busy, prepare for getting data */

ready...*/

 0xe1 is Read */

get the data length */

 get data to empty buffer */

 received data over */

 write port */

 A port, lnb power */

 power on */

 B port, H/V */

13V v*/

 18V h*/

 power off */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885/7/8 PCIe bridge

 *

 *  CX23888 Integrated Consumer Infrared Controller

 *

 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>

/*

 * These CX23888 register offsets have a straightforward one to one mapping

 * to the CX23885 register offsets of 0x200 through 0x218

 CX23888 specific control flag */

 This register doesn't follow the pattern; it's 0x23C on a CX23885 */

 CX23888 unique registers */

 108 MHz, BT.656 */

/*

 * We use this union internally for convenience, but callers to tx_write

 * and rx_read will be expecting records of type struct ir_raw_event.

 * Always ensure the size of this union is dictated by struct ir_raw_event.

/*

 * IR register block read and write functions

/*

 * Rx and Tx Clock Divider register computations

 *

 * Note the largest clock divider value of 0xffff corresponds to:

 *	(0xffff + 1) * 1000 / 108/2 MHz = 1,213,629.629... ns

 * which fits in 21 bits, so we'll use unsigned int for time arguments.

/*

 * Low Pass Filter register calculations

 *

 * Note the largest count value of 0xffff corresponds to:

 *	0xffff * 1000 / 108/2 MHz = 1,213,611.11... ns

 * which fits in 21 bits, so we'll use unsigned int for time arguments.

 Duration of the Low Pass Filter rejection window in ns */

 Duration of the Low Pass Filter rejection window in us */

/*

 * FIFO register pulse width count computations

	/*

	 * Resolution is the duration of 1 tick of the readable portion of

	 * of the pulse width counter as read from the FIFO.  The two lsb's are

	 * not readable, hence the << 2.  This function returns ns.

	/*

	 * The 2 lsb's of the pulse width timer count are not readable, hence

	 * the (count << 2) | 0x3

 millicycles */

 / MHz => ns */

	/*

	 * The 2 lsb's of the pulse width timer count are not readable, hence

	 * the (count << 2) | 0x3

 cycles      */

 / MHz => us */

/*

 * Pulse Clocks computations: Combined Pulse Width Count & Rx Clock Counts

 *

 * The total pulse clock count is an 18 bit pulse width timer count as the most

 * significant part and (up to) 16 bit clock divider count as a modulus.

 * When the Rx clock divider ticks down to 0, it increments the 18 bit pulse

 * width timer count's least significant bit.

 millicycles  */

 /1000 = cycles */

 net result needs to be rounded down and decremented by 1 */

/*

 * IR Control Register helpers

/*

 * IR Rx & Tx Clock Register helpers

/*

 * IR Tx Carrier Duty Cycle register helpers

 16ths of 100% */

/*

 * IR Filter Register helpers

/*

 * IR IRQ Enable Register helpers

/*

 * V4L2 Subdevice IR Ops

 Tx FIFO Service Request */

 Rx FIFO Service Request */

 Rx Pulse Width Timer Time Out */

 Rx FIFO Over Run */

 Tx FIFO Service Request IRQ Enable */

 Rx FIFO Service Request IRQ Enable */

 Rx Pulse Width Timer Time Out IRQ Enable */

 Rx FIFO Over Run IRQ Enable */

	/*

	 * Transmitter interrupt service

		/*

		 * TODO:

		 * Check the watermark threshold setting

		 * Pull FIFO_TX_DEPTH or FIFO_TX_DEPTH/2 entries from tx_kfifo

		 * Push the data to the hardware FIFO.

		 * If there was nothing more to send in the tx_kfifo, disable

		 *	the TSR IRQ and notify the v4l2_device.

		 * If there was something in the tx_kfifo, check the tx_kfifo

		 *      level and notify the v4l2_device, if it is low.

 For now, inhibit TSR interrupt until Tx is implemented */

	/*

	 * Receiver interrupt service

		/*

		 * Receive data on RSR to clear the STATS_RSR.

		 * Receive data on RTO, since we may not have yet hit the RSR

		 * watermark when we receive the RTO.

 rx_kfifo over run */

		/*

		 * The RX FIFO Enable (CNTRL_RFE) must be toggled to clear

		 * the Rx FIFO Over Run status (STATS_ROR)

		/*

		 * The IR Receiver Enable (CNTRL_RXE) must be toggled to clear

		 * the Rx Pulse Width Timer Time Out (STATS_RTO)

 Clear STATS_ROR & STATS_RTO as needed by resetting hardware */

 Receiver */

 Assume RTO was because of no IR light input */

 Disable or slow down all IR Rx circuits and counters */

 Before we tweak the hardware, we have to disable the receiver */

 FIXME - make this dependent on resolution for better performance */

 reset tx_fifo too if there is one... */

 Transmitter */

 For now enable the Tx FIFO Service interrupt & pretend we did work */

 Disable or slow down all IR Tx circuits and counters */

 Before we tweak the hardware, we have to disable the transmitter */

 FIXME - make this dependent on resolution for better performance */

/*

 * V4L2 Subdevice Core Ops

 36 kHz - RC-5, RC-6, and RC-6A carrier */

 RC-5:    666,667 ns = 1/36 kHz * 32 cycles * 1 mark * 0.75 */

 RC-6A:   333,333 ns = 1/36 kHz * 16 cycles * 1 mark * 0.75 */

 ns */

 36 kHz - RC-5 carrier */

 25 %   - RC-5 carrier */

 FIXME - fix the formatting of dev->v4l2_dev.name and use it */

		/*

		 * Ensure no interrupts arrive from '888 specific conditions,

		 * since we ignore them in this driver to have commonality with

		 * similar IR controller cores.

 Nothing more to free() as state held the actual v4l2_subdev object */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the Conexant CX23885 PCIe bridge

 *

 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 undefined or fe0 */

 band_caps */

	/* P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=0,

	 * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0,

	 * P_agc_inh_dc_rv_est=0, P_agc_time_est=3, P_agc_freeze=0,

	 * P_agc_nb_est=2, P_agc_write=0

 setup */

 inv_gain */

 time_stabiliz */

 alpha_level */

 thlock */

 wbd_inv */

 wbd_ref */

 wbd_sel */

 wbd_alpha */

 agc1_max */

 agc1_min */

 agc2_max */

 agc2_min */

 agc1_pt1 */

 agc1_pt2 */

 agc1_pt3 */

 agc1_slope1 */

 agc1_slope2 */

 agc2_pt1 */

 agc2_pt2 */

 agc2_slope1 */

 agc2_slope2 */

 alpha_mant */

 alpha_exp */

 beta_mant */

 beta_exp */

 perform_agc_softsplit */

/* PLL Configuration for COFDM BW_MHz = 8.000000

 internal */

 sampling */

 pll_cfg: prediv */

 pll_cfg: ratio */

 pll_cfg: range */

 pll_cfg: reset */

 pll_cfg: bypass */

 misc: refdiv */

 misc: bypclk_div */

 misc: IO_CLK_en_core */

 misc: ADClkSrc */

 misc: modulo */

 sad_cfg: refsel, sel, freq_15k */

 ifreq = 5.200000 MHz */

 timf */

 xtal_hz */

 terminate */

 dual */

 0-CLKI, 2-XTALI, else AUTO */

 2/3 PWM */

 0x60 */

 0x63 */

 1 Vpp */

 1 Vpp */

 +16 dB  - maximum gain */

 +16 dB  - maximum gain */

 30.4 MHz */

 5.38 MHz */

 Disabled */

 Disabled */

 24 or 25 */

 Disabled */

 Disabled */

 24 or 25 */

 call the frontend set_voltage function */

 call the frontend set_voltage function */

 MC417 */

 write addr */

 data in */

 data out */

 chip select 0 */

 read/write */

 wait for a maximum of 1 msec */

 Select Digital TV */

 Call the real set_frontend */

 30.4 MHz */

 6.50 MHz */

 1.6 Vpp */

 in kHz */

 zero IF */

 in kHz */

 zero IF */

 40.444 MHz */

 Disabled */

 Disabled */

 24 or 25 */

 D0-D7 out */

 start RW cycle */

 .flip_chip = 1, */

 DIB7070 generic */

	/*

	 * P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=5,

	 * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0, P_agc_inh_dc_rv_est=0,

	 * P_agc_time_est=3, P_agc_freeze=0, P_agc_nb_est=5, P_agc_write=0

 refsel, sel, freq_15k */

 .output_mode = OUTMODE_MPEG2_FIFO, */

 .output_mode = OUTMODE_MPEG2_PAR_GATED_CLK, */

 DIB7000P_GPIO_DEFAULT_DIRECTIONS, */

 DIB7000P_GPIO_DEFAULT_VALUES, */

 magic number to identify*/

 for CI */

 for hw pid filter */

 24C02 i2c eeprom */

 Read entire EEPROM */

 24C02 i2c eeprom */

 Read entire EEPROM */

 24C02 i2c eeprom */

 attach CI */

 Read entire EEPROM */

 bus not shared by default */

 Get the first frontend */

 init struct vb2_dvb */

 multi-frontend gate control is undefined or defaults to fe0 */

 Sets the gate control callback to be used by i2c command calls */

 init frontend */

				/* This is true for all demods with

 cxusb_ctrl_msg(adap->dev, CMD_DIGITAL, NULL, 0, NULL, 0); */

 cxusb_bluebird_gpio_pulse(adap->dev, 0x02, 1); */

 PORT B */

 PORT C */

 port B */

 port C */

 port B */

 port C */

 MFE */

 not clear for me yet */

 ports B, C */

 MFE frontend 1 DVB-T */

 load xc5000 firmware */

 MFE frontend 2 */

 DVB-C init */

 port b */

 port c */

 port b */

 attach demod + tuner combo */

 attach SEC */

 port c */

 attach frontend */

 attach demod + tuner combo */

 attach SEC */

 port b - satellite */

 attach frontend */

 attach tuner */

 delegate signal strength measurement to tuner */

			/*

			 * for setting the voltage we need to set GPIOs on

			 * the card.

 port c - terrestrial/cable */

 attach frontend */

 attach tuner */

 attach frontend */

 attach tuner */

 attach frontend */

 attach tuner */

 delegate signal strength measurement to tuner */

 attach frontend */

 port b */

 port c */

 attach tuner */

 delegate signal strength measurement to tuner */

		/*

		 * for setting the voltage we need to set GPIOs on

		 * the card.

 port b */

 port c */

 attach frontend */

 attach tuner */

 port b - satellite */

 attach frontend */

 attach SEC */

 attach tuner */

 delegate signal strength measurement to tuner */

 port c - terrestrial/cable */

 attach frontend */

 attach tuner */

 port b - Terrestrial/cable */

 attach frontend */

 attach tuner */

 we only attach tuner for analog on the 888 version */

 port c - terrestrial/cable */

 attach frontend */

 attach tuner */

 port b - Terrestrial/cable */

 attach frontend */

 attach tuner */

 we only attach tuner for analog on the 888 version */

 port c - terrestrial/cable */

 attach frontend */

 attach tuner */

 port c - Terrestrial/cable */

 attach frontend */

 attach tuner */

 define general-purpose callback pointer */

 Ensure all frontends negotiate bus access */

 Put the tuner in standby to keep it quiet */

 register everything */

 remove I2C client for SEC */

 remove I2C client for tuner */

 remove I2C client for demodulator */

	/* Here we need to allocate the correct number of frontends,

	 * as reflected in the cards struct. The reality is that currently

	 * no cx23885 boards support this - yet. But, if we don't modify this

	 * code then the second frontend would never be allocated (later)

	 * and fail with error before the attach in dvb_register().

	 * Without these changes we risk an OOPS later. The changes here

	 * are for safety, and should provide a good foundation for the

	 * future addition of any multi-frontend cx23885 based boards.

 dvb stuff */

 We have to init the queue for each frontend on a port. */

 remove I2C client for CI */

 remove I2C client for SEC */

 remove I2C client for tuner */

 remove I2C client for demodulator */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2015 VanguardiaSur - www.vanguardiasur.com.ar

 *

 * Based on original driver by Krzysztof Ha?asa:

 * Copyright (C) 2015 Industrial Research Institute for Automation

 * and Measurements PIAP

 *

 * Notes

 * -----

 *

 * 1. Under stress-testing, it has been observed that the PCIe link

 * goes down, without reason. Therefore, the driver takes special care

 * to allow device hot-unplugging.

 *

 * 2. TW686X devices are capable of setting a few different DMA modes,

 * including: scatter-gather, field and frame modes. However,

 * under stress testings it has been found that the machine can

 * freeze completely if DMA registers are programmed while streaming

 * is active.

 *

 * Therefore, driver implements a dma_mode called 'memcpy' which

 * avoids cycling the DMA buffers, and insteads allocates extra DMA buffers

 * and then copies into vmalloc'ed user buffers.

 *

 * In addition to this, when streaming is on, the driver tries to access

 * hardware registers as infrequently as possible. This is done by using

 * a timer to limit the rate at which DMA is reset on DMA channels error.

/*

 * This module parameter allows to control the DMA_TIMER_INTERVAL value.

 * The DMA_TIMER_INTERVAL register controls the minimum DMA interrupt

 * time span (iow, the maximum DMA interrupt rate) thus allowing for

 * IRQ coalescing.

 *

 * The chip datasheet does not mention a time unit for this value, so

 * users wanting fine-grain control over the interrupt rate should

 * determine the desired value through testing.

 Must remove it from pending too */

 Stop DMA if no channels are enabled */

/*

 * The purpose of this awful hack is to avoid enabling the DMA

 * channels "too fast" which makes some TW686x devices very

 * angry and freeze the CPU (see note 1).

	/*

	 * Save pending register status, the timer will

	 * restore them.

 Disable the reset channels */

 cleared on read */

 INT_STATUS does not include FIFO_STATUS errors! */

 Mask of channels with signal and FIFO errors */

 Coalesce video frame/error events */

 Reset all subsystems */

 Disable the DMA engine */

 Enable DMA FIFO overflow and pointer check */

	/*

	 * This must be set right before initializing v4l2_dev.

	 * It's used to release resources after the last handle

	 * held is released.

	/* This guarantees the IRQ handler is no longer running,

	 * which means we can kiss good-bye some resources.

	/*

	 * Setting pci_dev to NULL allows to detect hardware is no longer

	 * available and will be used by vb2_ops. This is required because

	 * the device sometimes hot-unplugs itself as the result of a PCIe

	 * link down.

	 * The lock is really important here.

	/*

	 * This calls tw686x_dev_release if it's the last reference.

	 * Otherwise, release is postponed until there are no users left.

/*

 * On TW6864 and TW6868, all channels share the pair of video DMA SG tables,

 * with 10-bit start_idx and end_idx determining start and end of frame buffer

 * for particular channel.

 * TW6868 with all its 8 channels would be problematic (only 127 SG entries per

 * channel) but we support only 4 channels on this chip anyway (the first

 * 4 channels are driven with internal video decoder, the other 4 would require

 * an external TW286x part).

 *

 * On TW6865 and TW6869, each channel has its own DMA SG table, with indexes

 * starting with 0. Both chips have complete sets of internal video decoders

 * (respectively 4 or 8-channel).

 *

 * All chips have separate SG tables for two video frames.

 driver_data is number of A/V channels */

 not tested */

	/*

	 * TW6868 supports 8 A/V channels with an external TW2865 chip;

	 * not supported by the driver.

 not tested */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2015 VanguardiaSur - www.vanguardiasur.com.ar

 *

 * Based on original driver by Krzysztof Ha?asa:

 * Copyright (C) 2015 Industrial Research Institute for Automation

 * and Measurements PIAP

 PAL 720x576 needs 203 4-KB pages */

/*

 * We can call this even when alloc_dma failed for the given channel

 Check device presence. Shouldn't really happen! */

 Clear the scatter-gather table */

		/*

		 * TW6865/TW6869: each channel needs a pair of

		 * P-B descriptor tables.

		/*

		 * TW6864/TW6868: we need to allocate a pair of

		 * P-B descriptor tables, common for all channels.

		 * Each table will be bigger than 4 KB.

	/*

	 * bit 31 enables selecting the field control register

	 * bits 0-29 are a bitmask with fields that will be output.

	 * For NTSC (and PAL-M, PAL-60), all 30 bits are used.

	 * For other PAL standards, only the first 25 bits are used.

 output all fields */

 2 fps (60Hz), 2 fps (50Hz) */

 4 fps (60Hz), 4 fps (50Hz) */

 6 fps (60Hz), 6 fps (50Hz) */

 8 fps (60Hz), 8 fps (50Hz) */

 10 fps (60Hz), 8 fps (50Hz) */

 12 fps (60Hz), 10 fps (50Hz) */

 14 fps (60Hz), 12 fps (50Hz) */

 16 fps (60Hz), 14 fps (50Hz) */

 18 fps (60Hz), 16 fps (50Hz) */

 20 fps (60Hz), 16 fps (50Hz) */

 22 fps (60Hz), 18 fps (50Hz) */

 24 fps (60Hz), 20 fps (50Hz) */

 26 fps (60Hz), 22 fps (50Hz) */

 28 fps (60Hz), 24 fps (50Hz) */

 First guess */

 Minimal possible framerate is 2 frames per second */

 Check if the difference is bigger than abs(1) and adjust */

 Max framerate */

	/*

	 * Let's request at least three buffers: two for the

	 * DMA engine and one for userspace.

 Check device presence */

 Check device presence */

 Sanity check */

 Check device presence */

 We need new DMA buffers if the framesize has changed */

 Program the DMA scatter-gather */

 Program the DMA frame size */

	/*

	 * Adjust format after V4L2_STD_525_60/V4L2_STD_625_50 change,

	 * calling g_fmt and s_fmt will sanitize the height

	 * according to the standard.

	/*

	 * Frame decimation depends on the chosen standard,

	 * so reset it to the current value.

 Enable and start standard detection */

 Exit if still busy */

	/*

	 * Not sure we are able to support on the fly input change

		/*

		 * This can either be a blue frame (with signal-lost bit set)

		 * or a good frame (with signal-lost bit clear). If we have just

		 * got signal, then this channel needs resetting.

 Check FIFO errors only if there's signal */

 Mark this channel for reset */

 Mark this channel for reset */

 Initialize vc->dev and vc->ch for the error path */

 default settings */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2015 VanguardiaSur - www.vanguardiasur.com.ar

 *

 * Based on the audio support from the tw6869 driver:

 * Copyright 2015 www.starterkit.ru <info@starterkit.ru>

 *

 * Based on:

 * Driver for Intersil|Techwell TW6869 based DVR cards

 * (c) 2011-12 liran <jli11@intersil.com> [Intersil|Techwell China]

 Sanity check */

		/*

		 * Checking for a non-nil dma_desc[pb]->virt buffer is

		 * the same as checking for memcpy DMA mode.

/*

 * Audio parameters are global and shared among all

 * capture channels. The driver prevents changes to

 * the parameters if any audio channel is capturing.

	/*

	 * Given the audio parameters are global (i.e. shared across

	 * DMA channels), we need to check new params are allowed.

	/*

	 * In the memcpy DMA mode we allocate a coherent buffer

	 * and use it for the DMA capture. Otherwise, DMA

	 * acts on the ALSA buffers as received in pcm_prepare.

 Enable external audio */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  ALSA PCM device for the

 *  ALSA interface to cx18 PCM capture streams

 *

 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>

 *  Copyright (C) 2009  Devin Heitmueller <dheitmueller@kernellabs.com>

 *

 *  Portions of this work were sponsored by ONELAN Limited.

 just about the value in usbaudio.c */

 12544/2, */

 12544, */

 Instruct the cx18 to start sending packets */

 See if the stream is available */

 No, it's already in use */

 We're already streaming.  No additional action required */

 Not currently streaming, so start it up */

 Instruct the cx18 to stop sending packets */

 PCM device 0, the only one for this card */

 0 playback substreams */

 1 capture substream */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ADEC audio functions

 *

 *  Derived from cx25840-audio.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

	/*

	 * The PLL parameters are based on the external crystal frequency that

	 * would ideally be:

	 *

	 * NTSC Color subcarrier freq * 8 =

	 *	4.5 MHz/286 * 455/2 * 8 = 28.63636363... MHz

	 *

	 * The accidents of history and rationale that explain from where this

	 * combination of magic numbers originate can be found in:

	 *

	 * [1] Abrahams, I. C., "Choice of Chrominance Subcarrier Frequency in

	 * the NTSC Standards", Proceedings of the I-R-E, January 1954, pp 79-80

	 *

	 * [2] Abrahams, I. C., "The 'Frequency Interleaving' Principle in the

	 * NTSC Standards", Proceedings of the I-R-E, January 1954, pp 81-83

	 *

	 * As Mike Bradley has rightly pointed out, it's not the exact crystal

	 * frequency that matters, only that all parts of the driver and

	 * firmware are using the same value (close to the ideal value).

	 *

	 * Since I have a strong suspicion that, if the firmware ever assumes a

	 * crystal value at all, it will assume 28.636360 MHz, the crystal

	 * freq used in calculations in this driver will be:

	 *

	 *	xtal_freq = 28.636360 MHz

	 *

	 * an error of less than 0.13 ppm which is way, way better than any off

	 * the shelf crystal will have for accuracy anyway.

	 *

	 * Below I aim to run the PLLs' VCOs near 400 MHz to minimize error.

	 *

	 * Many thanks to Jeff Campbell and Mike Bradley for their extensive

	 * investigation, experimentation, testing, and suggested solutions of

	 * of audio/video sync problems with SVideo and CVBS captures.

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x20

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x176740c */

 xtal * 0xd.bb3a060/0x20 = 32000 * 384: 393 MHz p-pd*/

 src3/4/6_ctl */

 0x1.f77f = (4 * xtal/8*2/455) / 32000 */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x20 */

 AUD_COUNT = 0x2fff = 8 samples * 4 * 384 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x0d2ef8 = 107999.000 * 8 =

			 *  ((8 samples/32,000) * (13,500,000 * 8) * 4 - 1) * 8

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0e, AUX PLL Post Divider = 0x18

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x062a1f2 */

 xtal * 0xe.3150f90/0x18 = 44100 * 384: 406 MHz p-pd*/

 src3/4/6_ctl */

 0x1.6d59 = (4 * xtal/8*2/455) / 44100 */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x18 */

 AUD_COUNT = 0x92ff = 49 samples * 2 * 384 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x1d4bf8 = 239999.000 * 8 =

			 *  ((49 samples/44,100) * (13,500,000 * 8) * 2 - 1) * 8

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0e, AUX PLL Post Divider = 0x16

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x05227ad */

 xtal * 0xe.2913d68/0x16 = 48000 * 384: 406 MHz p-pd*/

 src3/4/6_ctl */

 0x1.4faa = (4 * xtal/8*2/455) / 48000 */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x16 */

 AUD_COUNT = 0x5fff = 4 samples * 16 * 384 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x1193f8 = 143999.000 * 8 =

			 *  ((4 samples/48,000) * (13,500,000 * 8) * 16 - 1) * 8

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x30

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x176740c */

 xtal * 0xd.bb3a060/0x30 = 32000 * 256: 393 MHz p-pd*/

 src1_ctl */

 0x1.0000 = 32000/32000 */

 src3/4/6_ctl */

 0x2.0000 = 2 * (32000/32000) */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x30 */

 AUD_COUNT = 0x1fff = 8 samples * 4 * 256 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x0d2ef8 = 107999.000 * 8 =

			 *  ((8 samples/32,000) * (13,500,000 * 8) * 4 - 1) * 8

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0e, AUX PLL Post Divider = 0x24

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x062a1f2 */

 xtal * 0xe.3150f90/0x24 = 44100 * 256: 406 MHz p-pd*/

 src1_ctl */

 0x1.60cd = 44100/32000 */

 src3/4/6_ctl */

 0x1.7385 = 2 * (32000/44100) */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x24 */

 AUD_COUNT = 0x61ff = 49 samples * 2 * 256 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x1d4bf8 = 239999.000 * 8 =

			 *  ((49 samples/44,100) * (13,500,000 * 8) * 2 - 1) * 8

			/*

			 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04

			 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x20

 VID_PLL Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/

 AUX_PLL Fraction = 0x176740c */

 xtal * 0xd.bb3a060/0x20 = 48000 * 256: 393 MHz p-pd*/

 src1_ctl */

 0x1.8000 = 48000/32000 */

 src3/4/6_ctl */

 0x1.5555 = 2 * (32000/48000) */

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x20 */

 AUD_COUNT = 0x3fff = 4 samples * 16 * 256 - 1 */

			/*

			 * EN_AV_LOCK = 0

			 * VID_COUNT = 0x1193f8 = 143999.000 * 8 =

			 *  ((4 samples/48,000) * (13,500,000 * 8) * 16 - 1) * 8

 stop microcontroller */

 assert soft reset */

 Mute everything to prevent the PFFT! */

 Set Path1 to Serial Audio Input */

		/* The microcontroller should not be started for the

		 * non-tuner inputs: autodetection is specific for

 Set Path1 to Analog Demod Main Channel */

 deassert soft reset */

		/* When the microcontroller detects the

 First convert the volume to msp3400 values (0-127) */

	/* now scale it up to cx18_av values

	 * -114dB to -96dB maps to 0

 PATH1_VOLUME */

 PATH1_EQ_BASS_VOL */

 PATH1_EQ_TREBLE_VOL */

 PATH1_BAL_LEFT */

 PATH1_BAL_LEVEL */

 PATH1_BAL_LEFT */

 PATH1_BAL_LEVEL */

		/* Must turn off microcontroller in order to mute sound.

		 * Not sure if this is the best method, but it does work.

		 * If the microcontroller is running, then it will undo any

 disable microcontroller */

 enable microcontroller */

 SRC1_MUTE_EN */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ioctl system call

 *

 *  Derived from ivtv-ioctl.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 Check if VBI services are allowed on the (field, line) for the video std */

/*

 * For a (field, line, std) and inbound potential set of services for that line,

 * return the first valid service of those passed in the incoming set for that

 * line in priority order:

 * CC, VPS, or WSS over TELETEXT for well known lines

 * TELETEXT, before VPS, before CC, before WSS, for other lines

/*

 * Expand the service_set of *fmt into valid service_lines for the std,

 * and clear the passed in fmt->service_set

/*

 * Sanitize the service_lines in *fmt per the video std, and return 1

 * if any service_line is left as valid after santization

 Compute the service_set from the assumed valid service_lines of *fmt */

 FIXME - slightly wrong for both 50 & 60 Hz */

 sane, V4L2 spec compliant, defaults */

	/*

	 * Fetch the configured service_lines and total service_set from the

	 * digitizer/slicer.  Note, cx18_av_vbi() wipes the passed in

	 * fmt->fmt.sliced under valid calling conditions

 YUV height must be a multiple of 32 */

 If given a service set, expand it validly & clear passed in set */

 Sanitize the service_lines, and compute the new set if any valid */

	/* HM12 YUV size is (Y=(h*720) + UV=(h*(720/2)))

 First plane */

 Packed */

	/*

	 * Changing the Encoder's Raw VBI parameters won't have any effect

	 * if any analog capture is ongoing

	/*

	 * Set the digitizer registers for raw active VBI.

	 * Note cx18_av_vbi_wipes out a lot of the passed in fmt under valid

	 * calling conditions

 Store our new v4l2 (non-)sliced VBI state */

	/*

	 * Changing the Encoder's Raw VBI parameters won't have any effect

	 * if any analog capture is ongoing

	/*

	 * Set the service_lines requested in the digitizer/slicer registers.

	 * Note, cx18_av_vbi() wipes some "impossible" service lines in the

	 * passed in fmt->fmt.sliced under valid calling conditions

 Store our current v4l2 sliced VBI settings */

 set it to defaults from our table */

 Set the audio input to whatever is appropriate for the input type. */

	/* prevent others from messing with the streams until

		/* Switching standard would turn off the radio or mess

		   with already running streams, prevent that by

 Tuner */

				/*

				 * We can find all v4l2 supported vbi services

				 * for the standard, on a valid line for the std

 Frame type lookup: 1=I, 2=P, 4=B */

	/*

	 * Assumption here is that a buf holds an integral number of

	 * struct cx18_enc_idx_entry objects and is properly aligned.

	 * This is enforced by the module options on IDX buffer sizes.

 Swallow any partial entries at the end, if there are any */

		/*

		 * For some reason we've exhausted the buffers, but the MDL

		 * object still said some data was unread.

		 * Fix that and bail out.

 Skip any empty buffers in the MDL */

 exit when MDL drained or request satisfied */

 Module options inhibited IDX stream */

 Compute the best case number of entries we can buffer */

 Fill out the header of the return structure */

 Pull IDX MDLs and buffers from q_full and populate the entries */

 No more IDX data right now */

 Extract the Index entry data from the MDL and buffers */

 We finished with data remaining, push the MDL back */

 We drained this MDL, schedule it to go to the firmware */

 Tell the work handler to send free IDX MDLs to the firmware */

 Start the hardware only if we're the video device */

 Establish a buffer timeout */

 Start the hardware only if we're the video device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 interrupt handling

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

	/*

	 * SW1 responses have to happen first.  The sending XPU times out the

	 * incoming mailboxes on us rather rapidly.

	/* To do: interrupt-based I2C handling

	if (hw2 & (HW2_I2C1_INT|HW2_I2C2_INT)) {

	}

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 driver PCI memory mapped IO access routines

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 Align writes on the CX23418's addresses */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 System Control Block initialization

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  ALSA interface to cx18 PCM capture streams

 *

 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>

 *  Copyright (C) 2009  Devin Heitmueller <dheitmueller@kernellabs.com>

 *

 *  Portions of this work were sponsored by ONELAN Limited.

 FIXME - take any other stopping actions needed */

 sc->driver is used by alsa-lib's configurator: simple, unique */

 sc->shortname is a symlink in /proc/asound: CX18-M -> cardN */

 sc->longname is read from /proc/asound/cards */

 Numbrs steps from "Writing an ALSA Driver" by Takashi Iwai */

 (1) Check and increment the device index */

 This is a no-op for us.  We'll use the cx->instance */

 (2) Create a card instance */

 use first available id */

 xid from end of shortname*/

 (3) Create a main component */

 (4) Set the driver ID and name strings */

 FIXME - proc files */

 (7) Set the driver data and return 0 */

 We do this out of normal order for PCI drivers to avoid races */

 (6) Register the card instance */

 FIXME - pointer checks & shutdown cxsc */

 suppress compiler warning */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ADEC audio functions

 *

 *  Derived from cx25840-core.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

	/*

	 * The crystal freq used in calculations in this driver will be

	 * 28.636360 MHz.

	 * Aim to run the PLLs' VCOs near 400 MHz to minimize errors.

	/*

	 * VDCLK  Integer = 0x0f, Post Divider = 0x04

	 * AIMCLK Integer = 0x0e, Post Divider = 0x16

 VDCLK Fraction = 0x2be2fe */

 xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz before post divide */

 AIMCLK Fraction = 0x05227ad */

 xtal * 0xe.2913d68/0x16 = 48000 * 384: 406 MHz pre post-div*/

 SA_MCLK_SEL=1, SA_MCLK_DIV=0x16 */

 Stop 8051 code execution */

 initialize the PLL by toggling sleep bit */

 enable sleep mode - register appears to be read only... */

 disable sleep mode */

 initialize DLLs */

 disable FLD */

 enable FLD */

 disable FLD */

 enable FLD */

 set analog bias currents. Set Vreg to 1.20V. */

 enable TUNE_FIL_RST */

 disable TUNE_FIL_RST */

 enable 656 output */

 video output drive strength */

 reset video */

	/*

	 * Disable Video Auto-config of the Analog Front End and Video PLL.

	 *

	 * Since we only use BT.656 pixel mode, which works for both 525 and 625

	 * line systems, it's just easier for us to set registers

	 * 0x102 (CXADEC_CHIP_CTRL), 0x104-0x106 (CXADEC_AFE_CTRL),

	 * 0x108-0x109 (CXADEC_PLL_CTRL1), and 0x10c-0x10f (CXADEC_VID_PLL_FRAC)

	 * ourselves, than to run around cleaning up after the auto-config.

	 *

	 * (Note: my CX23418 chip doesn't seem to let the ACFG_DIS bit

	 * get set to 1, but OTOH, it doesn't seem to do AFE and VID PLL

	 * autoconfig either.)

	 *

	 * As a default, also turn off Dual mode for ADC2 and set ADC2 to CH3.

 Setup the Video and and Aux/Audio PLLs */

 set video to auto-detect */

 Clear bits 11-12 to enable slow locking mode.  Set autodetect mode */

 set the comb notch = 1 */

 Enable wtw_en in CRUSH_CTRL (Set bit 22) */

 Enable maj_sel in CRUSH_CTRL (Set bit 20) */

 Set VGA_TRACK_RANGE to 0x20 */

	/*

	 * Initial VBI setup

	 * VIP-1.1, 10 bit mode, enable Raw, disable sliced,

	 * don't clamp raw samples when codes are in use, 1 byte user D-words,

	 * IDID0 has line #, RP code V bit transition on VBLANK, data during

	 * blanking intervals

	/* Set the video input.

 EncSetSignalStd(dwDevNum, pEnc->dwSigStd); */

 EncSetVideoInput(dwDevNum, pEnc->VidIndSelection); */

	/*

	 * Analog Front End (AFE)

	 * Default to luma on ch1/ADC1, chroma on ch2/ADC2, SIF on ch3/ADC2

	 *  bypass_ch[1-3]     use filter

	 *  droop_comp_ch[1-3] disable

	 *  clamp_en_ch[1-3]   disable

	 *  aud_in_sel         ADC2

	 *  luma_in_sel        ADC1

	 *  chroma_in_sel      ADC2

	 *  clamp_sel_ch[2-3]  midcode

	 *  clamp_sel_ch1      video decoder

	 *  vga_sel_ch3        audio decoder

	 *  vga_sel_ch[1-2]    video decoder

	 *  half_bw_ch[1-3]    disable

	 *  +12db_ch[1-3]      disable

	if(dwEnable && dw3DCombAvailable) { */

		CxDevWrReg(CXADEC_SRC_COMB_CFG, 0x7728021F); */

    } else { */

		CxDevWrReg(CXADEC_SRC_COMB_CFG, 0x6628021F); */

    } */

	/*

	 * Enforce the legacy volume scale mapping limits to avoid

	 * -ERANGE errors when initializing the volume control

 Bottom out at -96 dB, v4l2 vol range 0x2e00-0x2fff */

 Top out at + 8 dB, v4l2 vol range 0xfe00-0xffff */

 initialize on first use */

	/*

	 * Video ADC crystal clock to pixel clock SRC decimation ratio

	 * 28.636360 MHz/13.5 Mpps * 256 = 0x21f.07b

 datasheet startup, step 8d */

	/*

	 * Note: At the end of a field, there are 3 sets of half line duration

	 * (double horizontal rate) pulses:

	 *

	 * 5 (625) or 6 (525) half-lines to blank for the vertical retrace

	 * 5 (625) or 6 (525) vertical sync pulses of half line duration

	 * 5 (625) or 6 (525) half-lines of equalization pulses

		/*

		 * The following relationships of half line counts should hold:

		 * 625 = vblank656 + vactive

		 * 10 = vblank656 - vblank = vsync pulses + equalization pulses

		 *

		 * vblank656: half lines after line 625/mid-313 of blanked video

		 * vblank:    half lines, after line 5/317, of blanked video

		 * vactive:   half lines of active video +

		 *		5 half lines after the end of active video

		 *

		 * As far as I can tell:

		 * vblank656 starts counting from the falling edge of the first

		 *	vsync pulse (start of line 1 or mid-313)

		 * vblank starts counting from the after the 5 vsync pulses and

		 *	5 or 4 equalization pulses (start of line 6 or 318)

		 *

		 * For 625 line systems the driver will extract VBI information

		 * from lines 6-23 and lines 318-335 (but the slicer can only

		 * handle 17 lines, not the 18 in the vblank region).

		 * In addition, we need vblank656 and vblank to be one whole

		 * line longer, to cover line 24 and 336, so the SAV/EAV RP

		 * codes get generated such that the encoder can actually

		 * extract line 23 & 335 (WSS).  We'll lose 1 line in each field

		 * at the top of the screen.

		 *

		 * It appears the 5 half lines that happen after active

		 * video must be included in vactive (579 instead of 574),

		 * otherwise the colors get badly displayed in various regions

		 * of the screen.  I guess the chroma comb filter gets confused

		 * without them (at least when a PVR-350 is the PAL source).

 lines  1 -  24  &  313 - 336 */

 lines  6 -  24  &  318 - 336 */

 lines 24 - 313  &  337 - 626 */

		/*

		 * For a 13.5 Mpps clock and 15,625 Hz line rate, a line is

		 * is 864 pixels = 720 active + 144 blanking.  ITU-R BT.601

		 * specifies 12 luma clock periods or ~ 0.9 * 13.5 Mpps after

		 * the end of active video to start a horizontal line, so that

		 * leaves 132 pixels of hblank to ignore.

		/*

		 * Burst gate delay (for 625 line systems)

		 * Hsync leading edge to color burst rise = 5.6 us

		 * Color burst width = 2.25 us

		 * Gate width = 4 pixel clocks

		 * (5.6 us + 2.25/2 us) * 13.5 Mpps + 4/2 clocks = 92.79 clocks

 sc = 4433618.75 * src_decimation/28636360 * 2^13 */

 sc = 3582056.25 * src_decimation/28636360 * 2^13 */

 SECAM */

 (fr + fb)/2 = (4406260 + 4250000)/2 = 4328130 */

 sc = 4328130 * src_decimation/28636360 * 2^13 */

		/*

		 * The following relationships of half line counts should hold:

		 * 525 = prevsync + vblank656 + vactive

		 * 12 = vblank656 - vblank = vsync pulses + equalization pulses

		 *

		 * prevsync:  6 half-lines before the vsync pulses

		 * vblank656: half lines, after line 3/mid-266, of blanked video

		 * vblank:    half lines, after line 9/272, of blanked video

		 * vactive:   half lines of active video

		 *

		 * As far as I can tell:

		 * vblank656 starts counting from the falling edge of the first

		 *	vsync pulse (start of line 4 or mid-266)

		 * vblank starts counting from the after the 6 vsync pulses and

		 *	6 or 5 equalization pulses (start of line 10 or 272)

		 *

		 * For 525 line systems the driver will extract VBI information

		 * from lines 10-21 and lines 273-284.

 lines  4 -  22  &  266 - 284 */

 lines 10 -  22  &  272 - 284 */

 lines 23 - 263  &  285 - 525 */

		/*

		 * For a 13.5 Mpps clock and 15,734.26 Hz line rate, a line is

		 * is 858 pixels = 720 active + 138 blanking.  The Hsync leading

		 * edge should happen 1.2 us * 13.5 Mpps ~= 16 pixels after the

		 * end of active video, leaving 122 pixels of hblank to ignore

		 * before active video starts.

		/*

		 * Burst gate delay (for 525 line systems)

		 * Hsync leading edge to color burst rise = 5.3 us

		 * Color burst width = 2.5 us

		 * Gate width = 4 pixel clocks

		 * (5.3 us + 2.5/2 us) * 13.5 Mpps + 4/2 clocks = 90.425 clocks

 sc = 4433618.75 * src_decimation/28636360 * 2^13 */

 The 97 needs to be verified against PAL-M timings */

 sc = 3575611.49 * src_decimation/28636360 * 2^13 */

 sc = 3579545.45.. * src_decimation/28636360 * 2^13 */

 DEBUG: Displays configured PLL frequency */

 Sets horizontal blanking delay and active lines */

 Sets burst gate delay */

 Sets vertical blanking delay and active duration */

 Sets src decimation rate */

 Sets Luma and UV Low pass filters */

 Enables comb filters */

 Sets SC Step*/

 Follow step 8c and 8d of section 3.16 in the cx18_av datasheet */

 Japan uses EIAJ audio standard */

 South Korea uses A2 audio standard */

 Others use the BTSC audio standard */

 Follow tuner change procedure for PAL */

 Select autodetect for SECAM */

 restart audio decoder microcontroller */

 do nothing, use serial audio input */

 Set up analog front end multiplexers */

 Set INPUT_MODE to Composite, S-Video, or Component */

 Set CH_SEL_ADC2 to 1 if input comes from CH3 */

 No sig on CH3, set ADC2 to CH2 for input */

 Signal on CH3, set ADC2 to CH3 for input */

 Set DUAL_MODE_ADC2 to 1 if input comes from both CH2 and CH3 */

 Set dual mode */

 Clear dual mode */

 Configure the analog front end */

 CHROMA_IN, AUD_IN: ADC2; LUMA_IN: ADC1 */

 half_bw_ch[2-3] since in dual mode */

 CLAMP_SEL = Fixed to midcode clamp level */

 LUMA_IN_SEL: ADC2 */

 CLAMP_SEL = Fixed to midcode clamp level */

 CHROMA_IN_SEL ADC1 */

			/*

			 * VGA_GAIN_SEL = Audio Decoder

			 * CLAMP_SEL = Fixed to midcode clamp level

 AUD_IN_SEL ADC1 */

 get rxsubchans and audmode */

		/* mono      -> mono

		   stereo    -> mono

		/* mono      -> mono

		   stereo    -> stereo

		/* mono      -> mono

		   stereo    -> stereo

		/* mono      -> mono

		   stereo    -> stereo

 zero is autodetect */

 First tests should be against specific std */

 Then, test against generic ones */

	/* Follow step 9 of section 3.16 in the cx18_av datasheet.

	   Without this PAL may display a vertical ghosting effect.

 Set format to NTSC-M */

 Turn off LCOMB */

	/*

	 * This adjustment reflects the excess of vactive, set in

	 * cx18_av_std_setup(), above standard values:

	 *

	 * 480 + 1 for 60 Hz systems

	 * 576 + 3 for 50 Hz systems

	/*

	 * Invalid height and width scaling requests are:

	 * 1. width less than 1/16 of the source width

	 * 2. width greater than the source width

	 * 3. height less than 1/8 of the source height

	 * 4. height greater than the source height

 HSCALE=HSC */

 VSCALE=VSC */

 VS_INTRLACE=1 VFILT=filter */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 file operation functions

 *

 *  Derived from ivtv-fileops.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

/* This function tries to claim the stream for a specific file descriptor.

   If no one else is using this stream then the stream is claimed and

   associated VBI and IDX streams are also automatically claimed.

   Possible error returns: -EBUSY if someone else has claimed

 Nothing should ever try to directly claim the IDX stream */

 someone already claimed this stream */

 yes, this file descriptor did. So that's OK. */

			/* VBI is handled already internally, now also assign

			   the file descriptor to this stream for external

 someone else is using this stream already */

	/*

	 * CX18_ENC_STREAM_TYPE_MPG needs to claim:

	 * CX18_ENC_STREAM_TYPE_VBI, if VBI insertion is on for sliced VBI, or

	 * CX18_ENC_STREAM_TYPE_IDX, if VBI insertion is off for sliced VBI

	 * (We don't yet fix up MPEG Index entries for our inserted packets).

	 *

	 * For all other streams we're done.

 mark that it is used internally */

/* This function releases a previously claimed stream. It will take into

		/*

		 * The IDX stream is only used internally, and can

		 * only be indirectly unclaimed by unclaiming the MPG stream.

 this stream is still in use internally */

	/*

	 * CX18_ENC_STREAM_TYPE_MPG needs to release the

	 * CX18_ENC_STREAM_TYPE_VBI and/or CX18_ENC_STREAM_TYPE_IDX streams.

	 *

	 * For all other streams we're done.

 Unclaim the associated MPEG Index stream */

 Unclaim the associated VBI stream */

			/*

			 * The VBI stream is not still claimed by a file

			 * descriptor, so completely unclaim it.

 Process pending program updates and VBI data */

 byteswap and process VBI data */

 do we have new data? */

 byteswap MPG data */

 byteswap and process VBI data */

 return if end of stream */

 return if file was opened with O_NONBLOCK */

 wait for more data to arrive */

		/* New buffers might have become available before we were added

 return if a signal was received */

		/*

		 * Try to find a good splice point in the PS, just before

		 * an MPEG-2 Program Pack start code, and provide only

		 * up to that point to the user, so it's easy to insert VBI data

		 * the next time around.

		 *

		 * This will not work for an MPEG-2 TS and has only been

		 * verified by analysis to work for an MPEG-2 PS.  Helen Buus

		 * pointed out this works for the CX23416 MPEG-2 DVD compatible

		 * stream, and research indicates both the MPEG 2 SVCD and DVD

		 * stream types use an MPEG-2 PS container.

		/*

		 * An MPEG-2 Program Stream (PS) is a series of

		 * MPEG-2 Program Packs terminated by an

		 * MPEG Program End Code after the last Program Pack.

		 * A Program Pack may hold a PS System Header packet and any

		 * number of Program Elementary Stream (PES) Packets

 Scan for a 0 to find a potential MPEG-2 start code */

			/*

			 * Keep looking if not a

			 * MPEG-2 Pack header start code:  0x00 0x00 0x01 0xba

			 * or MPEG-2 video PES start code: 0x00 0x00 0x01 0xe0

 If expecting the primary video PES */

 Continue if it couldn't be a PES packet */

 Check if a PTS or PTS & DTS follow */

 PTS only */

 PTS only */

 PTS & DTS */

 DTS follows */

 Assume we found the video PES hdr */

 next want a Program Pack*/

 Skip this video PES hdr */

 We may have found a Program Pack start code */

 Get the count of stuffing bytes & verify them */

 all stuffing bytes must be 0xff */

 right number of stuffing bytes*/

 marker check */

 marker check */

 PES Pack or Sys Hdr */

 We declare we actually found a Program Pack*/

 expect vid PES */

		/*

		 * For some reason we've exhausted the buffers, but the MDL

		 * object still said some data was unread.

		 * Fix that and bail out.

 Forced stopping point for VBI insertion */

 Reader request satisfied */

 MDL buffers drained */

 shouldn't happen */

	/* Each VBI buffer is one frame, the v4l2 API says that for VBI the

	   frames should arrive one-by-one, so make sure we never output more

 if there is no data available... */

 if we got data, then return that regardless */

 EOS condition */

 set errno */

 you cannot read from these stream types. */

 Try to claim this stream. */

	/* If capture is already in progress, then we also have to

 Start associated VBI or IDX stream capture if required */

		/*

		 * The VBI and IDX streams should have been claimed

		 * automatically, if for internal use, when the MPG stream was

		 * claimed.  We only need to start these streams capturing.

 Tell the card to start capturing */

 We're done */

 Resume a possibly paused encoder */

	/*

	 * The associated VBI and IDX streams for internal use are released

	 * automatically when the MPG stream is released.  We only need to stop

	 * the associated stream.

 Stop the IDX stream which is always for internal use */

 Stop the VBI stream, if only running for internal use */

 Also releases associated streams */

 Start a capture if there is none */

 add stream's waitq to the poll list */

 Start a capture if there is none */

	/* Return all of the buffers in error state, so the vbi/vid inode

	 * can return from blocking.

 'Unclaim' this stream */

 Stop capturing */

 Stop internal use associated VBI and IDX streams */

 Also used internally, don't stop capturing */

 Stop radio */

 Closing radio device, return to TV mode */

 Mark that the radio is no longer in use */

 Switch tuner to TV */

 Select correct audio input (i.e. TV tuner or Line in) */

 Undo video mute */

 Done! Unmute and continue. */

 'Unclaim' this stream */

 Allocate memory */

				/* switching to radio while capture is

 Mark that the radio is being used. */

 We have the radio */

 Switch tuner to radio */

 Select the correct audio input (i.e. radio tuner) */

 Done! Unmute and continue. */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 init/start/stop/exit stream functions

 *

 *  Derived from ivtv-streams.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 offset from 0 to register ts v4l2 minors on */

 offset from 0 to register pcm v4l2 minors on */

 offset from 0 to register yuv v4l2 minors on */

 CX18_ENC_STREAM_TYPE_MPG */

 CX18_ENC_STREAM_TYPE_TS */

 CX18_ENC_STREAM_TYPE_YUV */

 CX18_ENC_STREAM_TYPE_VBI */

 CX18_ENC_STREAM_TYPE_PCM */

 CX18_ENC_STREAM_TYPE_IDX */

 CX18_ENC_STREAM_TYPE_RAD */

 check settings */

 alloc + fill struct (if changed) */

		/* HM12 YUV size is (Y=(h*720) + UV=(h*(720/2)))

		/* HM12 YUV size is (Y=(h*720) + UV=(h*(720/2)))

/* VB_MIN_BUFSIZE is lcm(1440 * 480, 1440 * 576)

   1440 is a single line of 4:2:2 YUV at 720 luma samples wide

 initialize cx18_stream fields */

 Assume the previous pixel default */

	/*

	 * These five fields are always initialized.

	 * For analog capture related streams, if video_dev.v4l2_dev == NULL then the

	 * stream is not in use.

	 * For the TS stream, if dvb == NULL then the stream is not in use.

	 * In those cases no other fields but these four can be used.

 Check whether the radio is supported */

 Check whether VBI is supported */

	/* User explicitly selected 0 buffers for these streams, so don't

 Allocate the cx18_dvb struct only for the TS on cards with DTV */

 Don't need buffers for the TS, if there is no DVB */

 initialize the v4l2 video device structure */

 Initialize v4l2 variables and register v4l2 devices */

 Setup V4L2 Devices */

 Prepare device */

 Allocate Stream */

 One or more streams could not be initialized. Clean 'em all up. */

 device capabilities */

 card number + user defined offset + device offset */

 Register device. First try the desired minor, then any free one. */

 Register v4l2 devices */

 Register V4L2 devices */

 One or more streams could not be initialized. Clean 'em all up. */

 Unregister v4l2 devices */

 Teardown all streams */

 The TS has a cx18_dvb structure, not a video_device */

 No struct video_device, but can have buffers allocated */

 If the module params didn't inhibit IDX ... */

				/*

				 * Before calling cx18_stream_free(),

				 * check if the IDX stream was actually set up.

				 * Needed, since the cx18_probe() error path

				 * exits through here as well as normal clean up

 If struct video_device exists, can have buffers allocated */

 PAL/SECAM */

 setup VBI registers */

	/*

	 * Send the CX18_CPU_SET_RAW_VBI_PARAM API command to setup Encoder Raw

	 * VBI when the first analog capture channel starts, as once it starts

	 * (e.g. MPEG), we can't effect any change in the Encoder Raw VBI setup

	 * (i.e. for the VBI capture channels).  We also send it for each

	 * analog capture channel anyway just to make sure we get the proper

	 * behavior

		/*

		 * For 525/60 systems, according to the VIP 2 & BT.656 std:

		 * The EAV RP code's Field bit toggles on line 4, a few lines

		 * after the Vertcal Blank bit has already toggled.

		 * Tell the encoder to capture 21-4+1=18 lines per field,

		 * since we want lines 10 through 21.

		 *

		 * For 625/50 systems, according to the VIP 2 & BT.656 std:

		 * The EAV RP code's Field bit toggles on line 1, a few lines

		 * after the Vertcal Blank bit has already toggled.

		 * (We've actually set the digitizer so that the Field bit

		 * toggles on line 2.) Tell the encoder to capture 23-2+1=22

		 * lines per field, since we want lines 6 through 23.

 Lines per field */

 bytes per line */

	/* Every X number of frames a VBI interrupt arrives

	/*

	 * Set the SAV/EAV RP codes to look for as start/stop points

	 * when in VIP-1.1 mode

		/*

		 * Start codes for beginning of "active" line in vertical blank

		 * 0x20 (               VerticalBlank                )

		 * 0x60 (     EvenField VerticalBlank                )

		/*

		 * End codes for end of "active" raw lines and regular lines

		 * 0x30 (               VerticalBlank HorizontalBlank)

		 * 0x70 (     EvenField VerticalBlank HorizontalBlank)

		 * 0x90 (Task                         HorizontalBlank)

		 * 0xd0 (Task EvenField               HorizontalBlank)

		/*

		 * End codes for active video, we want data in the hblank region

		 * 0xb0 (Task         0 VerticalBlank HorizontalBlank)

		 * 0xf0 (Task EvenField VerticalBlank HorizontalBlank)

		 *

		 * Since the V bit is only allowed to toggle in the EAV RP code,

		 * just before the first active region line, these two

		 * are problematic:

		 * 0x90 (Task                         HorizontalBlank)

		 * 0xd0 (Task EvenField               HorizontalBlank)

		 *

		 * We have set the digitzer such that we don't have to worry

		 * about these problem codes.

		/*

		 * Start codes for beginning of active line in vertical blank

		 * 0xa0 (Task           VerticalBlank                )

		 * 0xe0 (Task EvenField VerticalBlank                )

 Return if the firmware is not running low on MDLs */

 Return if there are no MDLs to rotate back to the firmware */

	/*

	 * Take the oldest IDX MDL still holding data, and discard its index

	 * entries by scheduling the MDL to go back to the firmware

 Don't give it to the firmware, if we're not running a capture */

 The firmware has the max MDLs it can handle */

 Move from q_free to q_busy notifying the firmware, until the limit */

		/*

		 * Height should be a multiple of 32 lines.

		 * Set the MDL size to the exact size needed for one frame.

		 * Use enough buffers per MDL to cover the MDL size

			/*

			 * See comment in cx18_vbi_setup() below about the

			 * extra lines we capture in sliced VBI mode due to

			 * the lines on which EAV RP codes toggle.

		/*

		 * Currently we set things up so that Sliced VBI from the

		 * digitizer is handled as Raw VBI by the encoder

 Clear Streamoff flags in case left from last capture */

	/*

	 * For everything but CAPTURE_CHANNEL_TYPE_TS, play it safe and

	 * set up all the parameters, as it is not obvious which parameters the

	 * firmware shares across capture channel types and which it does not.

	 *

	 * Some of the cx18_vapi() calls below apply to only certain capture

	 * channel types.  We're hoping there's no harm in calling most of them

	 * anyway, as long as the values are all consistent.  Setting some

	 * shared parameters will have no effect once an analog capture channel

	 * has started streaming.

		/*

		 * Audio related reset according to

		 * Documentation/driver-api/media/drivers/cx2341x-devel.rst

		/*

		 * Number of lines for Field 1 & Field 2 according to

		 * Documentation/driver-api/media/drivers/cx2341x-devel.rst

		 * Field 1 is 312 for 625 line systems in BT.656

		 * Field 2 is 313 for 625 line systems in BT.656

		/*

		 * Select to receive I, P, and B frame index entries, if the

		 * index stream is enabled.  Otherwise disable index entry

		 * generation.

 Call out to the common CX2341x API setup for user controls */

		/*

		 * When starting a capture and we're set for radio,

		 * ensure the video is muted, despite the user control.

		/* Enable the Video Format Converter for UYVY 4:2:2 support,

		 * rather than the default HM12 Macroblovk 4:2:0 support.

 If in doubt, default to HM12 */

 Init all the cpu_mdls for this stream */

 begin_capture */

 Ensure we're really not capturing before releasing MDLs */

 FIXME - CX18_F_S_STREAMOFF as well? */

 you're live! sit back and await interrupts :) */

	/* This function assumes that you are allowed to stop the capture

 Clear capture and no-read bits */

 Tell the CX23418 it can't use our buffers anymore */

 find first available handle to be used for global settings */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 gpio functions

 *

 *  Derived from ivtv-gpio.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

******************** GPIO stuffs *********************/

 GPIO registers */

/*

 * HVR-1600 GPIO pins, courtesy of Hauppauge:

 *

 * gpio0: zilog ir process reset pin

 * gpio1: zilog programming pin (you should never use this)

 * gpio12: cx24227 reset pin

 * gpio13: cs5345 reset pin

/*

 * File scope utility functions

	/*

	 * Assuming that active_hi and active_lo are a subsets of the bits in

	 * gpio_dir.  Also assumes that active_lo and active_hi don't overlap

	 * in any bit position

 Assert */

 Deassert */

/*

 * GPIO Multiplexer - logical device

	/*

	 * FIXME - work out the cx->active/audio_input mess - this is

	 * intended to handle the switch to radio mode and set the

	 * audio routing, but we need to update the state in cx

		/*

		 * FIXME - work out the cx->active/audio_input mess - this is

		 * intended to handle the switch from radio mode and set the

		 * audio routing, but we need to update the state in cx

/*

 * GPIO Reset Controller - logical device

		/*

		 * Assert timing for the Z8F0811 on HVR-1600 boards:

		 * 1. Assert RESET for min of 4 clock cycles at 18.432 MHz to

		 *    initiate

		 * 2. Reset then takes 66 WDT cycles at 10 kHz + 16 xtal clock

		 *    cycles (6,601,085 nanoseconds ~= 7 milliseconds)

		 * 3. DBG pin must be high before chip exits reset for normal

		 *    operation.  DBG is open drain and hopefully pulled high

		 *    since we don't normally drive it (GPIO 1?) for the

		 *    HVR-1600

		 * 4. Z8F0811 won't exit reset until RESET is deasserted

		 * 5. Zilog comes out of reset, loads reset vector address and

		 *    executes from there. Required recovery delay unknown.

/*

 * External entry points

 This symbol is exported for use by lirc_pvr150 for the IR-blaster */

 Xceive tuner reset function */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 functions to query card hardware

 *

 *  Derived from ivtv-cards.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

********************* card configuration *******************************/

 usual i2c tuner addresses to probe */

/*

 * usual i2c tuner addresses to probe with additional demod address for

 * an NXP TDA8295 at 0x42 (N.B. it can possibly be at 0x4b or 0x4c too).

/* Please add new PCI IDs to: https://pci-ids.ucw.cz/

   This keeps the PCI ID database up to date. Note that the entries

   must be added under vendor 0x4444 (Conexant) as subsystem IDs.

 Hauppauge HVR-1600 cards */

/* Note: for Hauppauge cards the tveeprom information is used instead

 ESMT M13S128324A-5B memory */

 ESMT M13S128324A-5B memory */

 Samsung K4D263238G-VC33 memory */

 ------------------------------------------------------------------------- */

 Compro VideoMate H900: note that this card is analog only! */

 EtronTech EM6A9160TS-5G memory */

 ------------------------------------------------------------------------- */

 Yuan MPC718: not working at the moment! */

 XC3028 tuner */

 FIXME - the FM radio is just a guess and driver doesn't use SIF */

 Hynix HY5DU283222B DDR RAM */

 FIXME - these GPIO's are just guesses */

 ------------------------------------------------------------------------- */

 GoTView PCI */

 XC3028 tuner */

 FIXME - the FM radio is just a guess and driver doesn't use SIF */

 Hynix HY5DU283222B DDR RAM */

 ------------------------------------------------------------------------- */

 Conexant Raptor PAL/SECAM: note that this card is analog only! */

 MT 46V16M16 memory */

 LED D1  Tuner AF  */

 LED D2  Line In 1 */

 LED D3  Tuner AF  */

 ------------------------------------------------------------------------- */

 Toshiba Qosmio laptop internal DVB-T/Analog Hybrid Tuner */

 ------------------------------------------------------------------------- */

 Leadtek WinFast PVR2100 */

 PVR2100   */

 XC2028 tuner */

 Pointer to proper DDR config values provided by Terry Wu */

 ------------------------------------------------------------------------- */

 Leadtek WinFast DVR3100 H */

 DVR3100 H */

 XC3028 tuner */

 Pointer to proper DDR config values provided by Terry Wu */

 ------------------------------------------------------------------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 I2C functions

 *

 *  Derived from ivtv-i2c.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 This array should match the CX18_HW_ defines */

 CX18_HW_TUNER */

 CX18_HW_TVEEPROM */

 CX18_HW_CS5345 */

 CX18_HW_DVB */

 CX18_HW_418_AV */

 CX18_HW_GPIO_MUX */

 CX18_HW_GPIO_RESET_CTRL */

 CX18_HW_Z8F0811_IR_HAUP */

 This array should match the CX18_HW_ defines */

 This might well become a card-specific array */

 CX18_HW_TUNER */

 CX18_HW_TVEEPROM */

 CX18_HW_CS5345 */

 CX18_HW_DVB */

 CX18_HW_418_AV */

 CX18_HW_GPIO_MUX */

 CX18_HW_GPIO_RESET_CTRL */

 CX18_HW_Z8F0811_IR_HAUP */

 This array should match the CX18_HW_ defines */

 Our default information for ir-kbd-i2c.c to use */

 special tuner group handling */

 Is it not an I2C device or one we do not wish to register? */

 It's an I2C device other than an analog tuner or IR chip */

 Find the first member of the subdev group id in hw */

 template for i2c-bit-algo */

 set by i2c-algo-bit */

 filled from template */

 usecs. 10 usec is period for a 100 KHz clock */

 seconds */

 1/2 clock period in usec*/

 jiffies */

 init + register i2c adapter */

 Setup algorithm for adapter */

 Setup adapter */

 Reset/Unreset I2C hardware block */

 Clock select 220MHz */

 Clock Enable */

 courtesy of Steven Toth <stoth@hauppauge.com> */

 Set to edge-triggered intrs. */

 Clear any stale intrs */

 Hw I2C1 Clock Freq ~100kHz */

 Hw I2C2 Clock Freq ~100kHz */

/*

   Hauppauge HVR1600 should have:

   32 cx24227

   98 unknown

   a0 eeprom

   c2 tuner

   e? zilog ir

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 audio-related functions

 *

 *  Derived from ivtv-audio.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

/* Selects the audio input and output according to the current

 Determine which input to use */

 handle muxer chips */

 FIXME - this internal mux should be abstracted to a subdev */

 force a toggle of some AI1 MUX control bits */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ADEC firmware functions

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 Ensure we put the 8051 in reset and enable firmware upload mode */

 Read and auto increment until at address 0x0000 */

 ignore top 2 bits of address */

	/* The firmware load often has byte errors, so allow for several

 cx25843 */

 Reset the Mako core, Register is alias of CXADEC_CHIP_CTRL */

 cx25843 */

 Put the 8051 in reset and enable firmware upload */

				/* Check if we can correct the byte by changing

				   the address.  We can only write the lower

 Output to the 416 */

 Audio input control 1 set to Sony mode */

 Audio output input 2 is 0 for slave operation input */

 0xC4000914[5]: 0 = left sample on WS=0, 1 = left sample on WS=1 */

	/* 0xC4000914[7]: 0 = Philips mode, 1 = Sony mode (1st SCK rising edge

 Audio output control 1 is set to Sony mode */

 Audio output control 2 is set to 1 for master mode */

 0xC4000918[5]: 0 = left sample on WS=0, 1 = left sample on WS=1 */

	/* 0xC4000918[7]: 0 = Philips mode, 1 = Sony mode (1st SCK rising edge

	/* 0xC4000918[8]: 0 = slave operation, 1 = master (SCK_OUT and WS_OUT

	/* set alt I2s master clock to /0x16 and enable alt divider i2s

 CxDevWrReg(CXADEC_STD_DET_CTL, 0x000000FF); */

 Set bit 0 in register 0x9CC to signify that this is MiniMe. */

	/* Register 0x09CC is defined by the Merlin firmware, and doesn't

 If bit 11 is 1, clear bit 10 */

 Toggle the AI1 MUX */

 Switch to I2S1 */

 Switch back to the A/V decoder core I2S output */

 Switch to the A/V decoder core I2S output */

 Switch back to I2S1 or I2S2 */

 Enable WW auto audio standard detection */

 Auto by default */

 Stereo by default */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 buffer queues

 *

 *  Derived from ivtv-queue.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 clear the mdl if it is not to be enqueued to the full queue */

 q_busy is restricted to a max buffer count imposed by firmware */

 LIFO */

 FIFO */

	/*

	 * We don't have to acquire multiple q locks here, because we are

	 * serialized by the single threaded work handler.

	 * MDLs from the firmware will thus remain in order as

	 * they are moved from q_busy to q_full or to the dvb ring buffer.

		/*

		 * We should find what the firmware told us is done,

		 * right at the front of the queue.  If we don't, we likely have

		 * missed an mdl done message from the firmware.

		 * Once we skip an mdl repeatedly, relative to the size of

		 * q_busy, we have high confidence we've missed it.

 mdl must have fallen out of rotation */

 Sweep it up to put it back into rotation */

		/*

		 * We pull the desired mdl off of the queue here.  Something

		 * will have to put it back on a queue later.

	/*

	 * We found the mdl for which we were looking.  Get it ready for

	 * the caller to put on q_full or in the dvb ring buffer.

 0'ed readpos, m_flags & curr_buf when mdl went on q_busy */

 Put any mdls the firmware is ignoring back into normal rotation */

 Move all mdls of a queue, while flushing the mdl */

 It only makes sense to flush to q_free or q_idle */

/*

 * Note, s->buf_pool is not protected by a lock,

 * the stream better not have *anything* going on when calling this

 Move all MDLS to q_idle */

 Reset MDL id's and move all buffers back to the stream's buf_pool */

 reset id to a "safe" value */

 all other mdl fields were cleared by cx18_queue_flush() */

/*

 * Note, s->buf_pool is not protected by a lock,

 * the stream better not have *anything* going on when calling this

	/*

	 * Attach buffers to MDLs, give the MDLs ids, and add MDLs to q_free

	 * Excess MDLs are left on q_idle

	 * Excess buffers are left in buf_pool and/or on an MDL in q_idle

 update the firmware's MDL array with this buffer */

			/*

			 * The encoder doesn't honor s->mdl_size.  So in the

			 * case of a non-integral number of buffers to meet

			 * mdl_size, we lie about the size of the last buffer

			 * in the MDL to get the encoder to really only send

			 * us mdl_size bytes per MDL transfer.

 Not enough buffers for this MDL; we won't use it */

 allocate stream buffers and MDLs */

 1 MDL per buffer to handle the worst & also default case */

 a somewhat safe value */

 move all buffers to buf_pool and all MDLs to q_idle */

 empty q_idle */

 empty buf_pool */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 driver initialization and card probing

 *

 *  Derived from ivtv-driver.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

/* If you have already X v4l cards, then set this to X. This way

   the device numbers stay matched. Example: you have a WinTV card

   without radio and a Compro H900 with. Normally this would give a

   video1 device together with a radio0 device for the Compro. By

 Callback for registering extensions */

 add your revision and whatnot here */

 Parameter declarations */

 Buffers */

 Make sure cx18-alsa module is loaded */

 Initialize cx18-alsa for this instance of the cx18 device */

 CONFIG_MODULES */

 Generic utility functions */

 Release ioremapped memory */

 Release io memory */

 Hauppauge card? get values from tveeprom */

	/* Many thanks to Steven Toth from Hauppauge for providing the

	/* Note: the Samsung memory models cannot be reliably determined

	   from the model number. Use the cardtype module option if you

 Retail models */

 OEM models */

 Digital side is s5h1411/tda18271 */

 Retail models */

 OEM models */

 Digital side is s5h1409/mxl5005s */

 user specified tuner standard */

 autodetect tuner standard */

 no match found */

 control only */

 control, no data */

 control no data */

 Ensure stream_buffers & stream_buf_size are valid */

 User said 0 buffers */

 User said 0 MB total */

 User said buf size 0 */

		/*

		 * YUV is a special case where the stream_buf_size needs to be

		 * an integral multiple of 33.75 kB (storage for 32 screens

		 * lines to maintain alignment in case of lost buffers).

		 *

		 * IDX is a special case where the stream_buf_size should be

		 * an integral multiple of 1.5 kB (storage for 64 index entries

		 * to maintain alignment in case of lost buffers).

		 *

		/*

		 * YUV and IDX are special cases where the stream_buf_size is

		 * now in bytes.

		 * VBI is a special case where the stream_buf_size is fixed

		 * and already in bytes

 N.B. This might round down to 0 */

 All other streams have stream_buf_size in kB here */

 N.B. This might round down to 0 */

 convert from kB to bytes */

/* Precondition: the cx18 structure has been memset to 0. Only

   the dev and instance fields have been filled in.

   No assumptions on the card type may be made here (see cx18_init_struct2

   for that).

 start counting open_id at 1 */

 Initial settings */

 VBI */

 IVTV style VBI insertion into MPEG streams */

/* Second initialization part. Here the card type has been

 Find tuner input */

 Enable bus mastering and memory mapped IO for the CX23418 */

 These subordinate devices do not use probing */

 The A/V decoder gets probed earlier to set PLLs */

 Just note that the card uses it (i.e. has analog) */

			/*

			 * The Reset Controller gets probed and added to

			 * hw_flags earlier for i2c adapter/bus initialization

 FIXME - module parameter arrays constrain max instances */

 PCI Device Setup */

 map io memory */

 Initialize integrated A/V decoder early to set PLLs, just in case */

 Initialize GPIO Reset Controller to do chip resets during i2c init */

 active i2c  */

		/* Based on the model number the cardtype may be changed.

 Changed the cardtype; re-reset the I2C chips */

 Register IRQ */

 if no tuner was found, then pick the first tuner in the card list */

	/* The card is now fully identified, continue with card-specific

 matches TV tuners */

	/* The tuner is fixed to the standard. The other inputs (e.g. S-Video)

 Load cx18 submodules (cx18-alsa) */

 load firmware */

	/*

	 * Init the firmware twice to work around a silicon bug

	 * with the digital TS.

	 *

	 * The second firmware load requires us to normalize the APU state,

	 * or the audio for the first analog capture will be badly incorrect.

	 *

	 * I can't seem to call APU_RESETAI and have it succeed without the

	 * APU capturing audio, so we start and stop it here to do the reset

 MPEG Encoding, 224 kbps, MPEG Layer II, 48 ksps */

 load firmware */

	/*

	 * The second firmware load requires us to normalize the APU state,

	 * or the audio for the first analog capture will be badly incorrect.

	 *

	 * I can't seem to call APU_RESETAI and have it succeed without the

	 * APU capturing audio, so we start and stop it here to do the reset

 MPEG Encoding, 224 kbps, MPEG Layer II, 48 ksps */

 Init the A/V decoder, if it hasn't been already */

 the tuner 'baseline' frequency */

	/* Set initial frequency. For PAL/SECAM broadcasts no

 ch. 1 91250*16/1000 */

 ch. 4 67250*16/1000 */

 Force update of input */

	/* Let the VIDIOC_S_STD ioctl do all the work, keeps the code

 Force full standard initialization */

 Stop all captures */

 Stop interrupts that cause incoming work to be queued */

 Incoming work can cause outgoing work, so clean up incoming first */

 Stop ack interrupts that may have been needed for work to finish */

 define a pci_driver for card detection */

 Validate parameters */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ADEC VBI functions

 *

 *  Derived from cx25840-vbi.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

/*

 * For sliced VBI output, we set up to use VIP-1.1, 8-bit mode,

 * NN counts 1 byte Dwords, an IDID with the VBI line # in it.

 * Thus, according to the VIP-2 Spec, our VBI ancillary data lines

 * (should!) look like:

 *	4 byte EAV code:          0xff 0x00 0x00 0xRP

 *	unknown number of possible idle bytes

 *	3 byte Anc data preamble: 0x00 0xff 0xff

 *	1 byte data identifier:   ne010iii (parity bits, 010, DID bits)

 *	1 byte secondary data id: nessssss (parity bits, SDID bits)

 *	1 byte data word count:   necccccc (parity bits, NN Dword count)

 *	2 byte Internal DID:	  VBI-line-# 0x80

 *	NN data bytes

 *	1 byte checksum

 *	Fill bytes needed to fil out to 4*NN bytes of payload

 *

 * The RP codes for EAVs when in VIP-1.1 mode, not in raw mode, &

 * in the vertical blanking interval are:

 *	0xb0 (Task         0 VerticalBlank HorizontalBlank 0 0 0 0)

 *	0xf0 (Task EvenField VerticalBlank HorizontalBlank 0 0 0 0)

 *

 * Since the V bit is only allowed to toggle in the EAV RP code, just

 * before the first active region line and for active lines, they are:

 *	0x90 (Task         0 0 HorizontalBlank 0 0 0 0)

 *	0xd0 (Task EvenField 0 HorizontalBlank 0 0 0 0)

 *

 * The user application DID bytes we care about are:

 *	0x91 (1 0 010        0 !ActiveLine AncDataPresent)

 *	0x55 (0 1 010 2ndField !ActiveLine AncDataPresent)

 *

 u8 eav[4]; */

 u8 idle[]; Variable number of idle bytes */

 data_count of payload */

 u8 checksum; */

 u8 fill[]; Variable number of fill bytes */

 1 */

 4 */

 6 */

 9 */

 we're done if raw VBI is active */

 Setup standard */

 VBI Offset */

 Setup standard */

 Sliced VBI */

 Ancillary data */

 Force impossible lines to 0 */

 Build register values for requested service lines */

 Should match vblank set in cx18_av_std_setup() */

	/*

	 * Check for the ancillary data header for sliced VBI

 Decode the SDID set by the slicer */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 Vertical Blank Interval support functions

 *

 *  Derived from ivtv-vbi.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

/*

 * Raster Reference/Protection (RP) bytes, used in Start/End Active

 * Video codes emitted from the digitzer in VIP 1.x mode, that flag the start

 * of VBI sample or VBI ancillary data regions in the digital ratser line.

 *

 * Task FieldEven VerticalBlank HorizontalBlank 0 0 0 0

 __V_, _FV_ */

 T_VH, TFVH */

 MPEG-2 Program Pack */

 Prog Pack start code */

 SCR, SCR Ext, markers */

 Mux Rate, markers */

 Res, Suff cnt, Stuff */

 MPEG-2 Private Stream 1 PES Packet */

 Priv Stream 1 start */

 length */

 flags, hdr data len */

 PTS, markers */

 stuffing */

 start of vbi data */

		/* All lines are used, so there is no space for the linemask

		   (the max size of the VBI data is 36 * 43 + 4 bytes).

/* Compress raw VBI format, removes leading SAV codes and surplus space

 FIXME - this function ignores the input size. */

 Skip the header */

 Look for SAV code */

 last line is hdr_size bytes short - extrapolate it */

 find the first valid line */

	/*

	 * The last line is short by hdr_size bytes, but for the remaining

	 * checks against size, we pretend that it is not, by counting the

	 * header bytes we knowingly skipped

 Look for EAV code  */

	/*

	 * The CX23418 provides a 12 byte header in its raw VBI buffers to us:

	 * 0x3fffffff [4 bytes of something] [4 byte presentation time stamp]

	/*

	 * The CX23418 sends us data that is 32 bit little-endian swapped,

	 * but we want the raw VBI bytes in the order they were in the raster

	 * line.  This has a side effect of making the header big endian

 Raw VBI data */

		/*

		 * Hack needed for compatibility with old VBI software.

		 * Write the frame # at the last 4 bytes of the frame

 Sliced VBI data with data insertion */

 always return at least one empty line */

	/*

	 * Big assumption here:

	 * Every buffer hooked to the MDL's buf_list is a complete VBI frame

	 * that ends at the end of the buffer.

	 *

	 * To assume anything else would make the code in this file

	 * more complex, or require extra memcpy()'s to make the

	 * buffers satisfy the above assumption.  It's just simpler to set

	 * up the encoder buffer transfers to make the assumption true.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 firmware functions

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 "mgeS" */

 "rdeH" */

 no need for endianness conversion on the ppc */

 no need for endianness conversion on the ppc */

 power-down Spare and AOM PLLs */

 power-up fast, slow and mpeg PLLs */

 ADEC out of sleep */

	/*

	 * The PLL parameters are based on the external crystal frequency that

	 * would ideally be:

	 *

	 * NTSC Color subcarrier freq * 8 =

	 *	4.5 MHz/286 * 455/2 * 8 = 28.63636363... MHz

	 *

	 * The accidents of history and rationale that explain from where this

	 * combination of magic numbers originate can be found in:

	 *

	 * [1] Abrahams, I. C., "Choice of Chrominance Subcarrier Frequency in

	 * the NTSC Standards", Proceedings of the I-R-E, January 1954, pp 79-80

	 *

	 * [2] Abrahams, I. C., "The 'Frequency Interleaving' Principle in the

	 * NTSC Standards", Proceedings of the I-R-E, January 1954, pp 81-83

	 *

	 * As Mike Bradley has rightly pointed out, it's not the exact crystal

	 * frequency that matters, only that all parts of the driver and

	 * firmware are using the same value (close to the ideal value).

	 *

	 * Since I have a strong suspicion that, if the firmware ever assumes a

	 * crystal value at all, it will assume 28.636360 MHz, the crystal

	 * freq used in calculations in this driver will be:

	 *

	 *	xtal_freq = 28.636360 MHz

	 *

	 * an error of less than 0.13 ppm which is way, way better than any off

	 * the shelf crystal will have for accuracy anyway.

	 *

	 * Below I aim to run the PLLs' VCOs near 400 MHz to minimize errors.

	 *

	 * Many thanks to Jeff Campbell and Mike Bradley for their extensive

	 * investigation, experimentation, testing, and suggested solutions of

	 * of audio/video sync problems with SVideo and CVBS captures.

 the fast clock is at 200/245 MHz */

 1 * xtal_freq * 0x0d.f7df9b8 / 2 = 200 MHz: 400 MHz pre post-divide*/

 1 * xtal_freq * 0x11.1c71eb8 / 2 = 245 MHz: 490 MHz pre post-divide*/

 set slow clock to 125/120 MHz */

 xtal_freq * 0x0d.1861a20 / 3 = 125 MHz: 375 MHz before post-divide */

 xtal_freq * 0x0c.92493f8 / 3 = 120 MHz: 360 MHz before post-divide */

 mpeg clock pll 54MHz */

 xtal_freq * 0xf.15f17f0 / 8 = 54 MHz: 432 MHz before post-divide */

 Defaults */

 APU = SC or SC/2 = 125/62.5 */

 EPU = SC = 125 */

 DDR = FC = 180 */

 ENC = SC = 125 */

 AI1 = SC = 125 */

 VIM2 = disabled */

 PCI = FC/2 = 90 */

 AI2 = disabled */

 DEMUX = disabled */

 AO = SC/2 = 62.5 */

 SER = 54MHz */

 VFC = disabled */

 USB = disabled */

 This doesn't explicitly set every clock select */

 Initialize DQS pad time */

 use power-down mode when idle */

 AO */

 AI2 */

 VIM1 */

 AI1 */

 3D comb */

 ME */

 ENC */

 PK */

 RC */

 AVO */

 Allow chip to control CLKRUN */

 Stop the firmware */

 If the CPU is still running */

 The SCB & IPC area *must* be correct before starting the firmwares */

 Start the CPU. The CPU will take care of the APU for us. */

 Wait up to 500 ms for the APU to come out of reset */

	/*

	 * The CPU had once before set up to receive an interrupt for it's

	 * outgoing IRQ_CPU_TO_EPU_ACK to us.  If it ever does this, we get an

	 * interrupt when it sends us an ack, but by the time we process it,

	 * that flag in the SW2 status register has been cleared by the CPU

	 * firmware.  We'll prevent that not so useful condition from happening

	 * by clearing the CPU's interrupt enables for Ack IRQ's we want to

	 * process.

 Try a benign command to see if the CPU is alive and well */

 initialize GPIO */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 video interface functions

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 mailbox functions

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

 FIXME make configurable */

 Short timeout */

 Additional 300ms timeout */

 Flags, see above */

 Processing unit */

 The name of the command */

 MPEG encoder API */

 Call with buf of n*11+1 bytes */

 kernel snprintf() appends '\0' always */

/*

 * Functions that run in a work_queue work handling context

 We ignore mdl and buf readpos accounting here - it doesn't matter */

 The likely case */

 Acquire a videobuf buffer, clone to and and release it */

 If we've filled the buffer as per the callers res then dispatch it */

 We ignore mdl and buf readpos accounting here - it doesn't matter */

 The likely case */

		/*

		 * Simple integrity check for processing a stale (and possibly

		 * inconsistent mailbox): make sure the MDL id is in the

		 * valid range for the stream.

		 *

		 * We go through the trouble of dealing with stale mailboxes

		 * because most of the time, the mailbox data is still valid and

		 * unchanged (and in practice the firmware ping-pongs the

		 * two mdl_ack buffers so mdl_acks are not stale).

		 *

		 * There are occasions when we get a half changed mailbox,

		 * which this check catches for a handle & id mismatch.  If the

		 * handle and id do correspond, the worst case is that we

		 * completely lost the old MDL, but pick up the new MDL

		 * early (but the new mdl_ack is guaranteed to be good in this

		 * case as the firmware wouldn't point us to a new mdl_ack until

		 * it's filled in).

		 *

		 * cx18_queue_get_mdl() will detect the lost MDLs

		 * and send them back to q_free for fw rotation eventually.

 Pass the data to cx18-alsa */

 Put as many MDLs as possible back into fw use */

/*

 * Functions that run in an interrupt handling context

 Don't ack if the RPU has gotten impatient and timed us out */

		/*

		 * We only need "pending" atomic to inspect its contents,

		 * and need not do a check and set because:

		 * 1. Any work handler thread only clears "pending" and only

		 * on one, particular work order at a time, per handler thread.

		 * 2. "pending" is only set here, and we're serialized because

		 * we're called in an IRQ handler context.

 mb->cmd and mb->args[0] through mb->args[2] */

 mb->request and mb->ack.  N.B. we want to read mb->ack last */

	/*

	 * Individual EPU command processing is responsible for ack-ing

	 * a non-stale mailbox as soon as possible

/*

 * Functions called from a non-interrupt, non work_queue context

 only call u32arr2hex if needed */

	/*

	 * Wait for an in-use mailbox to complete

	 *

	 * If the XPU is responding with Ack's, the mailbox shouldn't be in

	 * a busy state, since we serialize access to it on our end.

	 *

	 * If the wait for ack after sending a previous command was interrupted

	 * by a signal, we may get here and find a busy mailbox.  After waiting,

	 * mark it "not busy" from our end, if the XPU hasn't ack'ed it still.

 waited long enough, make the mbox "not busy" from our end */

 Build the outgoing mailbox */

 ensure ack & req are distinct */

	/*

	 * Notify the XPU and wait for it to send an Ack back

 So we don't miss the wakeup, prepare to wait before notifying fw */

 Timed out */

 Collect data returned by the XPU */

	/*

	 * Wait for XPU to perform extra actions for the caller in some cases.

	 * e.g. CX18_CPU_DE_RELEASE_MDL will cause the CPU to send all MDLs

	 * back in a burst shortly thereafter

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 ioctl control functions

 *

 *  Derived from ivtv-controls.c

 *

 *  Copyright (C) 2007  Hans Verkuil <hverkuil@xs4all.nl>

 Only IVTV fmt VBI insertion & only MPEG-2 PS type streams */

 Allocate sliced VBI buffers if needed. */

	/*

	 * If our current settings have no lines set for capture, store a valid,

	 * default set of service lines to capture, in our current settings.

 fix videodecoder resolution */

	/* The audio clock of the digitizer must match the codec sample

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  cx18 functions for DVB support

 *

 *  Copyright (c) 2008 Steven Toth <stoth@linuxtv.org>

 *  Copyright (C) 2008  Andy Walls <awalls@md.metrocast.net>

/*

 * CX18_CARD_HVR_1600_ESMT

 * CX18_CARD_HVR_1600_SAMSUNG

/*

 * CX18_CARD_HVR_1600_S5H1411

/*

 * CX18_CARD_LEADTEK_DVR3100H

 Information/confirmation of proper config values provided by Terry Wu */

 Datasheet suggested straps */

 4.560 MHz IF from the XC3028 */

 Not a serial TS */

 XC3028 is not behind the gate */

 Disable the I2C gate */

/*

 * CX18_CARD_YUAN_MPC718

/*

 * Due to

 *

 * 1. an absence of information on how to program the MT352

 * 2. the Linux mt352 module pushing MT352 initialization off onto us here

 *

 * We have to use an init sequence that *you* must extract from the Windows

 * driver (yuanrap.sys) and which we load as a firmware.

 *

 * If someone can provide me with a Zarlink MT352 (Intel CE6352?) Design Manual

 * with chip programming details, then I can remove this annoyance.

 Loop through all the register-value pairs in the firmware file */

 Intercept a few registers we want to set ourselves */

 Set our custom OFDM bandwidth in the case below */

 6 MHz: 64/7 * 6/8 / 20.48 * 2^16 = 0x55b6.db6 */

 7 MHz: 64/7 * 7/8 / 20.48 * 2^16 = 0x6400 */

 8 MHz: 64/7 * 8/8 / 20.48 * 2^16 = 0x7249.249 */

 Set our custom IF in the case below */

 4.56 MHz IF: (20.48 - 4.56)/20.48 * 2^14 = 0x31c0 */

 Pass through the register-value pair from the fw */

 Go */

 20.480 MHz */

  4.560 MHz */

 XC3028 is not behind the gate */

 Datasheet suggested straps */

 4.560 MHz IF from the XC3028 */

 Not a serial TS */

 XC3028 is not behind the gate */

 Disable the I2C gate */

 Datasheet suggested straps */

 4.560 MHz IF from the XC3028 */

 Not a serial TS */

 XC3028 is not behind the gate */

 Disable the I2C gate */

/* Kernel DVB framework calls this when the feed needs to start.

 * The CX18 framework should enable the transport DMA handling

 * and queue processing.

 Serial Mode */

 Data Length - Byte */

 Error - Polarity */

 Error - Passthru */

 Error - Ignore */

		/* Assumption - Parallel transport - Signalling

		 * undefined or default.

 Kernel DVB framework calls this when the feed needs to stop. */

/* All the DVB attach calls go here, this function gets modified

 * for each new card. cx18_dvb_start_feed() will also need changes.

		/*

		 * TODO

		 * Apparently, these cards also could instead have a

		 * DiBcom demod supported by one of the db7000 drivers

 No Digital Tv Support */

	/*

	 * The firmware seems to enable the TS DMUX clock

	 * under various circumstances.  However, since we know we

	 * might use it, let's just turn it on ourselves here.

 SPDX-License-Identifier: GPL-2.0

 Author: Dan Scally <djrscally@gmail.com> */

/*

 * Extend this array with ACPI Hardware IDs of devices known to be working

 * plus the number of link-frequencies expected by their drivers, along with

 * the frequency values in hertz. This is somewhat opportunistic way of adding

 * support for this for now in the hopes of a better source for the information

 * (possibly some encoded value in the SSDB buffer that we're unaware of)

 * becoming apparent in the future.

 *

 * Do not add an entry for a sensor that is not actually supported.

 Omnivision OV5693 */

 Omnivision OV2680 */

 Always port 0 */

 And endpoint 0 */

	/*

	 * Map the lane arrangement, which is fixed for the IPU3 (meaning we

	 * only need one, rather than one per sensor). We include it as a

	 * member of the struct cio2_bridge rather than a global variable so

	 * that it survives if the module is unloaded along with the rest of

	 * the struct.

 SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2017,2020 Intel Corporation

 *

 * Based partially on Intel IPU4 driver written by

 *  Sakari Ailus <sakari.ailus@linux.intel.com>

 *  Samu Onkalo <samu.onkalo@intel.com>

 *  Jouni Hgander <jouni.hogander@intel.com>

 *  Jouni Ukkonen <jouni.ukkonen@intel.com>

 *  Antti Laakso <antti.laakso@intel.com>

 * et al.

/*

 * These are raw formats used in Intel's third generation of

 * Image Processing Unit known as IPU3.

 * 10bit raw bayer packed, 32 bytes for every 25 pixels,

 * last LSB 6 bits unused.

 put default entry at beginning */

/*

 * cio2_find_format - lookup color format by fourcc or/and media bus code

 * @pixelformat: fourcc to match, ignored if null

 * @mbus_code: media bus code to match, ignored if null

	/*

	 * 64 bytes for every 50 pixels, the line length

	 * in bytes is multiple of 64 (line end alignment).

*************** FBPT operations ****************/

	/*

	 * List of Pointers(LOP) contains 1024x32b pointers to 4KB page each

	 * Initialize each entry to dummy_page bus base address.

	/*

	 * The CPU first initializes some fields in fbpt, then sets

	 * the VALID bit, this barrier is to ensure that the DMA(device)

	 * does not see the VALID bit enabled before other fields are

	 * initialized; otherwise it could lead to havoc.

	/*

	 * Request interrupts for start and completion

	 * Valid bit is applicable only to 1st entry

 Initialize fpbt entries to point to dummy frame */

 Initialize fpbt entries to point to a given buffer */

	/*

	 * last_page_available_bytes has the offset of the last byte in the

	 * last page which is still accessible by DMA. DMA cannot access

	 * beyond this point. Valid range for this is from 0 to 4095.

	 * 0 indicates 1st byte in the page is DMA accessible.

	 * 4095 (PAGE_SIZE - 1) means every single byte in the last page

	 * is available for DMA transfer.

 Fill FBPT */

	/*

	 * The first not meaningful FBPT entry should point to a valid LOP

*************** CSI2 hardware setup ****************/

/*

 * The CSI2 receiver has several parameters affecting

 * the receiver timings. These depend on the MIPI bus frequency

 * F in Hz (sensor transmitter rate) as follows:

 *     register value = (A/1e9 + B * UI) / COUNT_ACC

 * where

 *      UI = 1 / (2 * F) in seconds

 *      COUNT_ACC = counter accuracy in seconds

 *      For IPU3 COUNT_ACC = 0.0625

 *

 * A and B are coefficients from the table below,

 * depending whether the register minimum or maximum value is

 * calculated.

 *                                     Minimum     Maximum

 * Clock lane                          A     B     A     B

 * reg_rx_csi_dly_cnt_termen_clane     0     0    38     0

 * reg_rx_csi_dly_cnt_settle_clane    95    -8   300   -16

 * Data lanes

 * reg_rx_csi_dly_cnt_termen_dlane0    0     0    35     4

 * reg_rx_csi_dly_cnt_settle_dlane0   85    -2   145    -6

 * reg_rx_csi_dly_cnt_termen_dlane1    0     0    35     4

 * reg_rx_csi_dly_cnt_settle_dlane1   85    -2   145    -6

 * reg_rx_csi_dly_cnt_termen_dlane2    0     0    35     4

 * reg_rx_csi_dly_cnt_settle_dlane2   85    -2   145    -6

 * reg_rx_csi_dly_cnt_termen_dlane3    0     0    35     4

 * reg_rx_csi_dly_cnt_settle_dlane3   85    -2   145    -6

 *

 * We use the minimum values of both A and B.

/*

 * shift for keeping value range suitable for 32-bit integer arithmetic

 invert of counter resolution */

 1e9 / 2 */

	/*

	 * b could be 0, -2 or -8, so |accinv * b| is always

	 * less than (1 << ds) and thus |r| < 500000000.

 max value of a is 95 */

 Calculate the delay value for termination enable of clock lane HS Rx */

 Stream id */

 Configure MIPI backend */

 There are 16 short packet LUT entry */

 Enable DMA */

 Clear interrupts */

 Enable devices, starting from the last device in the pipe */

 Disable CSI receiver and MIPI backend devices */

 Halt DMA */

 Find out which buffer(s) are ready */

	/*

	 * For the user space camera control algorithms it is essential

	 * to know when the reception of a frame has begun. That's often

	 * the best timing information to get from the hardware.

		/*

		 * Interrupt on Output Error:

		 * 1) SRAM is full and FS received, or

		 * 2) An invalid bit detected by DMA.

 DMA IO done -- frame ready */

 DMA IO starts or reached specified line */

 CSI2 receiver (error) interrupt */

*************** Videobuf2 interface ****************/

 Initialize buffer queue */

 Called after each buffer is allocated */

 Should never happen */

 Allocate LOP table */

 Fill LOP */

 Transfer buffer ownership to cio2 */

	/*

	 * This code queues the buffer to the CIO2 DMA engine, which starts

	 * running once streaming has started. It is possible that this code

	 * gets pre-empted due to increased CPU load. Upon this, the driver

	 * does not get an opportunity to queue new buffers to the CIO2 DMA

	 * engine. When the DMA engine encounters an FBPT entry without the

	 * VALID bit set, the DMA engine halts, which requires a restart of

	 * the DMA engine and sensor, to continue streaming.

	 * This is not desired and is highly unlikely given that there are

	 * 32 FBPT entries that the DMA engine needs to process, to run into

	 * an FBPT entry, without the VALID bit set. We try to mitigate this

	 * by disabling interrupts for the duration of this queueing.

	/*

	 * fbpt_rp is the fbpt entry that the dma is currently working

	 * on, but since it could jump to next entry at any time,

	 * assume that we might already be there.

 Buffers were drained */

		/*

		 * We have allocated CIO2_MAX_BUFFERS circularly for the

		 * hw, the user has requested N buffer queue. The driver

		 * ensures N <= CIO2_MAX_BUFFERS and guarantees that whenever

		 * user queues a buffer, there necessarily is a free buffer.

 Called when each buffer is freed */

 Free LOP table */

 Start streaming on sensor */

*************** V4L2 interface ****************/

 The format is validated in cio2_video_link_validate() */

 Only supports up to 4224x3136 */

 use default */

 Line number. For now only zero accepted. */

 Initialize try_fmt */

 same as sink */

/*

 * cio2_subdev_get_fmt - Handle get format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad config

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

/*

 * cio2_subdev_set_fmt - Handle set format by pads subdev method

 * @sd : pointer to v4l2 subdev structure

 * @cfg: V4L2 subdev pad config

 * @fmt: pointer to v4l2 subdev format structure

 * return -EINVAL or zero on success

	/*

	 * Only allow setting sink pad format;

	 * source always propagates from sink

****** V4L2 sub-device asynchronous registration callbacks***********/

 The .bound() notifier callback when a match is found */

 The .unbind callback */

 .complete() is called after all subdevices have been located */

	/*

	 * Proceed even without sensors connected to allow the device to

	 * suspend.

*************** Queue initialization ****************/

 Initialize miscellaneous variables */

 Initialize formats to default values */

 Initialize fbpt */

 Initialize media entities */

 Initialize subdev */

 Initialize vbq */

 Initialize vdev */

 Create link from CIO2 subdev to output node */

*************** PCI interface ****************/

	/*

	 * On some platforms no connections to sensors are defined in firmware,

	 * if the device has no endpoints then we can try to build those as

	 * software_nodes parsed from SSDB.

 Register notifier for subdevices we care */

/*

 * Helper function to advance all the elements of a circular buffer by "start"

 * positions

 Loop as long as we have out-of-place entries */

		/*

		 * Find the number of entries that can be arranged on this

		 * iteration.

 Swap the entries in two parts of the array. */

 The end of the first array remains unarranged. */

			/*

			 * The first array is fully arranged so we proceed

			 * handling the next one.

	/*

	 * DMA clears the valid bit when accessing the buffer.

	 * When stopping stream in suspend callback, some of the buffers

	 * may be in invalid state. After resume, when DMA meets the invalid

	 * buffer, it will halt and stop receiving new data.

	 * To avoid DMA halting, set the valid bit for all buffers in FBPT.

 Stop stream */

	/*

	 * Upon resume, hw starts to process the fbpt entries from beginning,

	 * so relocate the queued buffs to the fbpt head before suspend.

 Start stream */

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-core.c: Digital Devices bridge core functions

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

	/* dev_info(port->dev->dev,

	 * "unredirect %d.%d\n", port->dev->nr, port->nr);

***************************************************************************/

***************************************************************************/

***************************************************************************/

 NCO */

 Divider and gap */

 96 MBit/s and gap */

 enable gap */

 Disable gap */

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

*****************************************************************************/

*****************************************************************************/

*****************************************************************************/

 attach frontend */

 the cxd2841er driver expects 8bit/shifted I2C addresses */

 attach frontend */

	/* due to a hardware quirk with the I2C gate on the stv0367+tda18212

	 * combo, the tda18212 must be probed by reading it's id _twice_ when

	 * cold started, or it very likely will fail.

 perform tuner probe/init/attach */

***************************************************************************/

***************************************************************************/

***************************************************************************/

	/* attach lnbh25 - leftshift by one as the lnbh25 driver expects 8bit

	 * i2c addresses

	/*

	 * Determine if bridges with stv0910 demods can run with fast TS and

	 * thus support high bandwidth transponders.

	 * STV0910_PR and STV0910_P tuner types covers all relevant bridges,

	 * namely the CineS2 V7(A) and the Octopus CI S2 Pro/Advanced. All

	 * DuoFlex S2 V4(A) have type=DDB_TUNER_DVBS_STV0910 without any suffix

	 * and are limited by the serial link to the bridge, thus won't work

	 * in fast TS mode.

 fast TS on port 0 requires FPGA version >= 1.7 */

 return error from ret if set */

 Enable tuner power, disable pll, reset demods */

 Release demod resets */

 speed: 0=55,1=75,2=90,3=104 MBit/s */

 Start XO2 PLL */

 Enable both CI */

 speed: 0=55,1=75,2=90,3=104 MBit/s */

 Handle missing ports and ports without I2C */

 Probe ports with I2C */

dev_info(dev->dev, "XO2 ID %02x\n", id);*/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 Copy input DMA pointers to output DMA and ACK. */

	/*

	 * if there also is an output connected, do not ACK.

	 * input_write_output will ACK.

 dev_err(dev->dev, "Overflow dma %d\n", dma->nr); */

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 FIXME: check for big-endian */

/*

 * TODO/FIXME: add/implement IOCTLs from upstream driver

 serial number at 0x100-0x11f */

 in case it is not terminated on EEPROM */

 in case it is not terminated on EEPROM */

 in case it is not terminated on EEPROM */

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge.c: Digital Devices PCIe bridge driver

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

***************************************************************************/

 module parameters */

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-mci.c: Digital Devices microcode interface

 *

 * Copyright (C) 2017-2018 Digital Devices GmbH

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

 * GNU General Public License for more details.

 1= no internal init */

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-sx8.c: Digital Devices MAX SX8 driver

 *

 * Copyright (C) 2018 Digital Devices GmbH

 *                    Marcus Metzler <mocm@metzlerbros.de>

 *                    Ralph Metzler <rjkm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

 * GNU General Public License for more details.

		/* uncomment whenever these modulations hit the DVB API

		 *	case APSK_256:

		 *		mask = 0x7f;

		 *		break;

		 *	case APSK_128:

		 *		mask = 0x3f;

		 *		break;

		 *	case APSK_64:

		 *		mask = 0x1f;

		 *		break;

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-hw.c: Digital Devices bridge hardware maps

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

*****************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 PCIe devices */

***************************************************************************/

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-i2c.c: Digital Devices bridge i2c driver

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

*****************************************************************************/

 + i2c->bsize / 2 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for Dummy Frontend

 *

 *  Written by Emard <emard@softhome.net>

/*

 * Should only be implemented if it actually reads something from the hardware.

 * Also, it should check for the locks, in order to avoid report wrong data

 * to userspace.

 allocate memory for the internal state */

 create dvb_frontend */

 symbol_rate_min: SACLK/64 == (XIN/2)/64 */

 SACLK/4 */

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-max.c: Digital Devices bridge MAX card support

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

*****************************************************************************/

 MaxS4/8 related modparams */

*****************************************************************************/

*****************************************************************************/

 MAX MCI related functions */

 SPDX-License-Identifier: GPL-2.0

/*

 * ddbridge-ci.c: Digital Devices bridge CI (DuoFlex, CI Bridge) support

 *

 * Copyright (C) 2010-2017 Digital Devices GmbH

 *                         Marcus Metzler <mocm@metzlerbros.de>

 *                         Ralph Metzler <rjkm@metzlerbros.de>

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * version 2 only, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 Octopus CI internal CI interface */

 DuoFlex Dual CI support */

 free alloc'ed memory if needed */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

 addr is in the card struct, get it from there */

 Disabled */

 Disabled */

 24 or 25 */

 Disabled */

 Disabled */

 24 or 25 */

/* Firmware is very windows centric, meaning you have to transition

 * the part through AVStream / KS Windows stages, forwards or backwards.

 * States are: stopped, acquired (h/w), paused, started.

 Mark the hardware buffers as free */

 Acquire the hardware */

 Stop the hardware, regardless */

 Pause the hardware */

 Stop the hardware, regardless */

 Start the hardware */

 Stop the hardware, regardless */

 Start transport */

 Stop transport */

 Sanity check that the PCI configuration space is active */

 Init and establish defaults */

 Allocate the PCI resources */

 register adapter */

 register frontend */

 register demux stuff */

 register network adapter */

 Remove any allocated buffers */

 remove I2C client for tuner */

 remove I2C client for demodulator */

/* All the DVB attach calls go here, this function gets modified

 * for each new card.

 init frontend */

 TODO: addr is in the card struct */

 TODO: addr is in the card struct */

 Master TDA18271 */

 TODO: addr is in the card struct */

 Slave TDA18271 */

 attach frontend */

 attach tuner */

 attach frontend */

 attach tuner */

 register everything */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/*

 * This is a dummy non-zero value for the sizeimage field of v4l2_pix_format.

 * It is not actually used for anything since this driver does not support

 * stream I/O, only read(), and because this driver produces an MPEG stream

 * and not discrete frames. But the V4L2 spec doesn't allow for this value

 * to be 0, so set it to 0x10000 instead.

 *

 * If we ever change this driver to support stream I/O, then this field

 * will be the size of the streaming buffers.

/* Take the encoder configuration form the port struct and

 * flush it to the hardware.

 Set up the DIF (enable it) for analog mode by default */

 Configure the correct video standard */

 Ensure the audio decoder is correct configured */

 Remove any allocated buffers */

 Dynamic buffer switch at encoder start time */

 Init and establish defaults */

 Allocate the PCI resources, buffers (hard) */

	/* Allocate some kernel buffers for copying

	 * to userpsace.

 -- V4L2 --------------------------------------------------------- */

	/* Update the audio decoder while is not running in

	 * auto detect mode.

 Update the A/V core */

 TODO: Pull this for the std */

 Stop the encoder */

 Update the hardware */

/* Firmware is very windows centric, meaning you have to transition

 * the part through AVStream / KS Windows stages, forwards or backwards.

 * States are: stopped, acquired (h/w), paused, started.

 * We have to leave here will all of the soft buffers on the free list,

 * else the cfg_post() func won't have soft buffers to correctly configure.

 Reset the state of any allocated buffer resources */

 Reset the hard and soft buffer state */

 Free any allocated resources */

	/* allocate all of the PCIe DMA buffer resources on the fly,

	 * allowing switching between TS and PS payloads without

	 * requiring a complete driver reload.

 Configure the encoder with any cache values */

 Place the empty buffers on the hardware */

 Acquire the hardware */

 Stop the hardware, regardless */

 Pause the hardware */

 Stop the hardware, regardless */

 Start the hardware */

 Stop the hardware, regardless */

 allocate + initialize per filehandle data */

 Shut device down on last close */

 stop mpeg capture then cancel buffers */

 blocking wait for buffer */

 Pull the first buffer from the used list */

 set remaining bytes to copy */

 finished with current buffer, take next buffer */

 Requeue the buffer on the free list */

 Dequeue next */

 Pull the first buffer from the used list */

 Sanity check that the PCI configuration space is active */

 Establish encoder defaults here */

 Set default TV standard */

 Composite */

 Allocate and register the video device node */

 Configure the hardware defaults */

 Disable audio standard detection, it's buggy */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/* The Bridge API needs to understand register widths (in bytes) for the

 * attached I2C devices, so we can simplify the virtual i2c mechansms

 * and keep the -i2c.c implementation clean.

		/* Bridge will not load any firmware, without knowing

 Bridge will load the v2 f/w and dump descriptors */

 Required during new board bringup */

 Bridge will load the v2 f/w and dump descriptors */

 Required during new board bringup */

 ------------------------------------------------------------------ */

 PCI subsystem IDs                                                  */

		/* Prototype card left here for documentation purposes.

		.card      = SAA7164_BOARD_HAUPPAUGE_HVR2255proto,

 TODO: clean this define up into the -cards.c structs */

		/*

		HVR2200 / HVR2250

		GPIO 2: s5h1411 / tda10048-1 demod reset

		GPIO 3: s5h1411 / tda10048-2 demod reset

		GPIO 7: IRBlaster Zilog reset

		/* HVR2255

		 * GPIO 2: lgdg3306-1 demod reset

		 * GPIO 3: lgdt3306-2 demod reset

		/* HVR2205

		 * GPIO 2: si2168-1 demod reset

		 * GPIO 3: si2168-2 demod reset

 Reset parts by going in and out of reset */

 Make sure we support the board model */

 Development board - Limit circulation */

		/* WinTV-HVR2250 (PCIe, Retail, full-height bracket)

		/* WinTV-HVR2250 (PCIe, Retail, full-height bracket)

		/* WinTV-HVR2250 (PCIe, Retail, full-height bracket)

		/* WinTV-HVR2250 (PCIe, Retail, full-height bracket)

		/* WinTV-HVR2200 (PCIe, Retail, full-height)

		/* WinTV-HVR2200 (PCIe, Retail, half-height)

 First production board rev B2I6 */

		/* WinTV-HVR2205 (PCIe, Retail, full-height bracket)

 First production board rev B2I6 */

		/* WinTV-HVR2205 (PCIe, Retail, half-height bracket)

 First production board rev B1I6 */

		/* WinTV-HVR2255 (PCIe, Retail, full-height bracket)

/* With most other drivers, the kernel expects to communicate with subdrivers

 * through i2c. This bridge does not allow that, it does not expose any direct

 * access to I2C. Instead we have to communicate through the device f/w for

 * register access to 'processing units'. Each unit has a unique

 * id, regardless of how the physical implementation occurs across

 * the three physical i2c buses. The being said if we want leverge of

 * the existing kernel drivers for tuners and demods we have to 'speak i2c',

 * to this bridge implements 3 virtual i2c buses. This is a helper function

 * for those.

 *

 * Description: Translate the kernels notion of an i2c address and bus into

 * the appropriate unitid.

	/* For a given bus and i2c device address, return the saa7164 unique

/* The 7164 API needs to know the i2c register length in advance.

 * this is a helper function. Based on a specific chip addr and bus return the

 * reg length.

	/* For a given bus and i2c device address, return the

	 * saa7164 registry address width. < 0 on error

/* TODO: implement a 'findeeprom' functio like the above and fix any other

 * eeprom related todo's in -api.c.

 Translate a unitid into a x readable device name, for display purposes.  */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

 Retrieve current state */

 set new state */

 Probe, see if it can support this format */

 See of the format change was successful */

 Compare requested vs received, should be same */

 Ask the device to select the negotiated format */

 Resolution */

 Establish video bitrates */

 Establish audio bitrates */

 Aspect Ratio */

 Aspect Ratio */

 Audio Mute */

 Video Mux */

 Audio Mux */

 Audio UnMute */

 0 = silence, 0xff = full */

 Obtain the min/max ranges */

 Left */

 Right */

 Establish default levels */

 Manually select the appropriate TV audio standard */

 Disable TV Audio autodetect if not already set (buggy) */

 Disable the IF block AGC controls */

 Video Standard */

 Video Standard */

 Video Standard */

 Video Standard */

 Video Standard */

 Video Standard */

 Video Standard */

 Video Standard */

 Unknown standard, assume DTV */

 Undefinded Video Standard */

 AGC Functions 1 */

 AGC Output Disable */

 CVBS EQ */

 Active */

 Active (again) */

/* Ensure the dif is in the correct state for the operating mode

 * (analog / dtv). We only configure the diff through the analog encoder

 * so when we're in digital mode we need to find the appropriate encoder

 * and use it to configure the DIF.

		/* Pick any analog standard to init the diff.

		 * we'll come back during encoder_init'

		 * and set the correct standard if required.

 Assumption: Hauppauge eeprom is at 0xa0 on on bus 0 */

 TODO: Pull the details from the boards struct */

 Cache the hardware configuration in the port */

 Cache the hardware configuration in the port */

 Cache the hardware configuration in the port */

 TODO: CHECK THIS in the port config */

 Get the total descriptor length */

 Allocate enough storage for all of the descs */

 Retrieve them */

 Prepare the send buffer */

	/* Bytes 00-03 source register length

	 *       04-07 source bytes to read

	 *       08... register address

 For a given 8 bit i2c address device, write the buffer */

 Prepare the send buffer */

	/* Bytes 00-03 dest register length

	 *       04-07 dest bytes to write

	 *       08... register address

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/* Take the encoder configuration from the port struct and

 * flush it to the hardware.

 Set up the DIF (enable it) for analog mode by default */

 Remove any allocated buffers */

 Dynamic buffer switch at vbi start time */

 TODO: NTSC SPECIFIC */

 Init and establish defaults */

 Allocate the PCI resources, buffers (hard) */

	/* Allocate some kernel buffers for copying

	 * to userpsace.

 -- V4L2 --------------------------------------------------------- */

/* Firmware is very windows centric, meaning you have to transition

 * the part through AVStream / KS Windows stages, forwards or backwards.

 * States are: stopped, acquired (h/w), paused, started.

 * We have to leave here will all of the soft buffers on the free list,

 * else the cfg_post() func won't have soft buffers to correctly configure.

 Reset the state of any allocated buffer resources */

 Reset the hard and soft buffer state */

 Free any allocated resources */

	/* allocate all of the PCIe DMA buffer resources on the fly,

	 * allowing switching between TS and PS payloads without

	 * requiring a complete driver reload.

 Configure the encoder with any cache values */

 Place the empty buffers on the hardware */

 Negotiate format */

 Acquire the hardware */

 Pause the hardware */

 Stop the hardware, regardless */

 Start the hardware */

 Stop the hardware, regardless */

 ntsc */

 allocate + initialize per filehandle data */

 Shut device down on last close */

 stop vbi capture then cancel buffers */

 blocking wait for buffer */

 Pull the first buffer from the used list */

 set remaining bytes to copy */

 finished with current buffer, take next buffer */

 Requeue the buffer on the free list */

 Dequeue next */

 blocking wait for buffer */

 Pull the first buffer from the used list */

 Sanity check that the PCI configuration space is active */

 Establish VBI defaults here */

 Allocate and register the video device node */

		/* TODO: We're going to leak here if we don't dealloc

		 The buffers above. The unreg function can't deal wit it.

 Configure the hardware defaults */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/* The PCI address space for buffer handling looks like this:

 *

 * +-u32 wide-------------+

 * |                      +

 * +-u64 wide------------------------------------+

 * +                                             +

 * +----------------------+

 * | CurrentBufferPtr     + Pointer to current PCI buffer >-+

 * +----------------------+                                 |

 * | Unused               +                                 |

 * +----------------------+                                 |

 * | Pitch                + = 188 (bytes)                   |

 * +----------------------+                                 |

 * | PCI buffer size      + = pitch * number of lines (312) |

 * +----------------------+                                 |

 * |0| Buf0 Write Offset  +                                 |

 * +----------------------+                                 v

 * |1| Buf1 Write Offset  +                                 |

 * +----------------------+                                 |

 * |2| Buf2 Write Offset  +                                 |

 * +----------------------+                                 |

 * |3| Buf3 Write Offset  +                                 |

 * +----------------------+                                 |

 * ... More write offsets                                   |

 * +---------------------------------------------+          |

 * +0| set of ptrs to PCI pagetables             +          |

 * +---------------------------------------------+          |

 * +1| set of ptrs to PCI pagetables             + <--------+

 * +---------------------------------------------+

 * +2| set of ptrs to PCI pagetables             +

 * +---------------------------------------------+

 * +3| set of ptrs to PCI pagetables             + >--+

 * +---------------------------------------------+    |

 * ... More buffer pointers                           |  +----------------+

 *						    +->| pt[0] TS data  |

 *						    |  +----------------+

 *						    |

 *						    |  +----------------+

 *						    +->| pt[1] TS data  |

 *						    |  +----------------+

 *						    | etc

 Format the Page Table Entries to point into the data buffer */

/* Allocate a new buffer structure and associated PCI space in bytes.

 * len must be a multiple of sizeof(u64)

 TODO: arg len is being ignored */

 Allocate contiguous memory */

 init the buffers to a known pattern, easier during debugging */

 Format the Page Table Entries to point into the data buffer */

 TODO */

 Write a buffer into the hardware */

 Note of which buffer list index position we occupy */

 TODO: Review this in light of 32v64 assignments */

 Poke the buffers and offsets into PCI space */

 Place the buffer in the h/w queue */

 Don't exceed the device maximum # bufs */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/* Commands to the f/w get marshelled to/from this code then onto the PCI

 While any outstand message on the bus exists... */

 Peek the msg bus */

 Clean the bus */

 Someone else already fetched the response */

		/* It's unlikely to have more than 4 or 5 pending messages,

		 * ensure we exit at some point regardless.

/* Commands to the f/w get marshelled to/from this code then onto the PCI

 Clean the bus */

 Someone else already fetched the response */

 Split the request into smaller chunks */

 If not the last command... */

/* Wait for a signal event, without holding a mutex. Either return TIMEOUT if

 * the event never occurred, or SAA_OK if it was signaled during the wait.

 If we haven't been signalled we need to wait */

 Wait for signalled to be flagged or timeout */

			/* In a highly stressed system this can easily extend

			 * into multiple seconds before the deferred worker

			 * is scheduled, and we're woken up via signal.

			 * We typically are signalled in < 50ms but it can

			 * take MUCH longer.

 Prepare some basic command/response structures */

 Allocate a unique sequence number */

 Send Command */

			/* Flag a timeout, because at least one

 With split responses we have to collect the msgs piece by piece */

 if power is down and this is not a power command ... */

 Peek response */

 Check if the response was for our command */

 Map error codes */

 See of other commands are on the bus */

 If response is invalid */

 Invalid */

 See of other commands are on the bus */

 OK, now we're actually getting out correct response */

 See of other commands are on the bus */

 (loop) */

 Release the sequence number allocation */

 if powerdown signal all pending commands */

 See of other commands are on the bus */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/*

 *  1 Basic

 *  2

 *  4 i2c

 *  8 api

 * 16 cmd

 * 32 bus

 TODO: Query pid lower 8 bits, ignoring upper bits intensionally */

	/* Only report errors if we've been through this function at least

	 * once already and the cached cc values are primed. First time through

	 * always generates errors.

 First 30ms x 1ms */

 30 - 200ms x 10ms  */

 200 - 2000ms x 100ms  */

 Catch all massive value (2secs) */

 Catch all massive value (4secs) */

 Catch all massive value (8secs) */

 Catch all massive value (15secs) */

 Catch all massive value (30secs) */

 Catch all massive value (60secs) */

 Catch all massive value (5mins) */

 Catch all massive value (15mins) */

 Catch all massive values (1hr) */

 Found the buffer, deal with it */

 Throw a new checksum on the dma buffer */

 Validate the incoming buffer content */

 find a free user buffer and clone to it */

 Pull the first buffer from the used list */

 Throw a new checksum on the read buffer */

 Requeue the buffer on the free list */

 Flag any userland waiters */

			/* Ensure offset into buffer remains 0, fill buffer

			 * with known bad data. We check for this data at a later point

 Throw yet aanother new checksum on the dma buffer */

 Current write position */

 Most current complete buffer */

 TODO: Convert this into a /proc/saa7164 style readable file */

 TODO: fix this to preserve any previous state */

 Current write position */

 Most current complete buffer */

 TODO: Convert this into a /proc/saa7164 style readable file */

 TODO: fix this to preserve any previous state */

 Wake up any complete commands */

 Feed the transport payload into the kernel demux */

 Store old time */

 Collect new stats */

 Calculate stats */

 Tis calls the vbi irq handler */

 Store old time */

 Collect new stats */

 Calculate stats */

 Find the current write point from the hardware */

 Find the previous buffer to the current write point */

 Lookup the WP in the buffer list */

 TODO: turn this into a worker thread */

 Found the buffer, deal with it */

 Primary IRQ handler and dispatch mechanism */

	/* Check that the hardware is accessible. If the status bytes are

	 * 0xFF then the device is not accessible, the the IRQ belongs

	 * to another driver.

	 * 4 x u32 interrupt registers.

 TODO: Convert into saa7164_readl() */

 Read the 4 hardware interrupt registers */

 For each of the HW interrupt registers */

			/* Each function of the board has it's own interruptid.

			 * Find the function that triggered then call

			 * it's handler.

 Calculate the interrupt id (0x00 to 0x7f) */

 A response to an cmd/api call */

 Transport path 1 */

 Transport path 2 */

 Encoder path 1 */

 Encoder path 2 */

 VBI path 1 */

 VBI path 2 */

 Find the function */

 Ack it */

 TODO: Debugging func, remove */

/* Much of the hardware configuration and PCI registers are configured

 * dynamically depending on firmware. We have to cache some initial

 * structures then use these to locate other important structures

 * from PCI space.

 We need a deferred interrupt handler for cmd handling */

 We need a deferred interrupt handler for cmd handling */

 Init all the critical resources */

 board config */

 I2C Defaults / setup */

 Transport + Encoder ports 1, 2, 3, 4 - Defaults / setup */

 PCI/e allocations */

 Interrupt and ack register locations offset of bmmio */

 Lock the bus from any other access */

 Dump the firmware debug message to console */

 Polling this costs us 1-2% of the arm CPU */

 convert this into a respnde to interrupt 0x7a */

 Monitor CPU load every 1 second */

 ms */) < jiffies_to_msecs(jiffies)) {

 no error - so request an msi interrupt */

 fall back to legacy interrupt */

 pci init */

 print pci info */

 TODO */

 irq bit */

		/* if we have an error (i.e. we don't have an interrupt)

 Init the internal command list */

 We need a deferred interrupt handler for cmd handling */

 Only load the firmware if we know the board */

		/* Ping the running firmware via the command bus and get the

		 * firmware version, this checks the bus is running OK.

 Bring up the I2C buses */

		/* Parse the dynamic device configuration, find various

		 * media endpoints (MPEG, WMV, PS, TS) and cache their

		 * configuration details into the driver, so we can

		 * reference them later during simething_register() func,

		 * interrupt handlers, deferred work handlers etc.

 Begin to create the video sub-systems and register funcs */

 != BOARD_UNKNOWN */

 unregister stuff */

 SAA7164 */

 --- end of list --- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

 reglen */,

 reg */, msgs[i].len, msgs[i].buf);

 write then read from same address */

 write */

 ----------------------------------------------------------------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

 TODO: move dlflags into dev-> and change to write/readl/b */

 TODO: Excessive levels of debug */

 Indicate download start */

 Ack download start, then wait for wait */

 Deal with the raw firmware, in the appropriate chunk size */

 Flag the data as ready */

 Wait for indication data was received */

 Write last block to the device */

 Flag the data as ready */

 Checkpatch throws a < 20ms warning */

 TODO: Excessive debug */

/* Load the firmware. Optionally it can be in ROM or newer versions

 u32 second_timeout = 60 * SAA_DEVICE_TIMEOUT; */

 Checkpatch throws a < 20ms warning */

 While != Booting */

 Checkpatch throws a < 20ms warning */

 err_flags != SAA_DEVICE_IMAGE_BOOTING */

 err_flags == SAA_DEVICE_IMAGE_BOOTING */

		/* It's possible for both firmwares to have booted,

		 * but that doesn't mean they've finished booting yet.

 Checkpatch throws a < 20ms warning */

 version == 0 */

 Has the firmware really booted? */

 Tell the second stage loader we have a deadlock */

 Load the firmware from the disk if required */

 Retrieve bootloader if reqd */

 Second bootloader in the firmware file */

 Get bootloader (if reqd) and firmware header */

 Second boot loader is required */

 Get the loader header */

 Calculate offset to firmware header */

 No second boot loader */

 No download, firmware already on board */

 Get ready to upload the bootloader */

 TODO: fix this bounds overrun here with old f/ws */

 No bootloader update reqd, download firmware only */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Driver for the NXP SAA7164 PCIe bridge

 *

 *  Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>

/* The message bus to/from the firmware is a ring buffer in PCI address

 * space. Establish the defaults.

 Intensionally throw a BUG() if the state of the message bus looks corrupt */

 Ensure we get the bus dump */

 Ensure we get the bus dump */

/*

 * Places a command or a response on the bus. The implementation does not

 * know if it is a command or a response it just places the data on the

 * bus depending on the bus information given in the struct tmComResBusInfo

 * structure. If the command or response does not fit into the bus ring

 * buffer it will be refused.

 *

 * Return Value:

 *  SAA_OK     The function executed successfully.

 *  < 0        One or more members are not initialized.

 Lock the bus from any other access */

 Deal with ring wrapping issues */

 Deal with the wrapped ring */

 The ring has not wrapped yet */

 Process the msg and write the content onto the bus */

 TODO: Review this delay, efficient? */

 Wait, allowing the hardware fetch time */

 Check the space usage again */

 Deal with ring wrapping issues */

 Deal with the wrapped ring */

 Read didn't wrap around the buffer */

 Calculate the new write position */

	/*

	 * Make a copy of msg->size before it is converted to le16 since it is

	 * used in the code below.

 Convert to le16/le32 */

 Mental Note: line 462 tmmhComResBusPCIe.cpp */

 Check if we're going to wrap again */

 Ring wraps */

 Split the msg into pieces as the ring wraps */

 Additional data at the beginning of the ring */

 Additional data wraps around the ring */

 (new_swp > bus->m_dwSizeSetRing) */

 The ring buffer doesn't wrap, two simple copies */

 Update the bus write position */

 Convert back to cpu after writing the msg to the ringbuffer. */

/*

 * Receive a command or a response from the bus. The implementation does not

 * know if it is a command or a response it simply dequeues the data,

 * depending on the bus information given in the struct tmComResBusInfo

 * structure.

 *

 * Return Value:

 *  0          The function executed successfully.

 *  < 0        One or more members are not initialized.

	/* Peek the bus to see if a msg exists, if it's not what we're expecting

	 * then return cleanly else read the message from the bus.

 Calculate write distance to current read position */

 Write doesn't wrap around the ring */

 Write wraps around the ring */

 Calculate the new read position */

 Ring wraps */

 No wrapping */

 Convert from little endian to CPU */

 No need to update the read positions, because this was a peek */

 If the caller specifically want to peek, return */

 Check if the command/response matches what is expected */

 Get the actual command and response from the bus */

 Calculate write distance to current read position */

 Write doesn't wrap around the ring */

 Write wraps around the ring */

 Calculate the new read position */

 Ring wraps */

 Additional data wraps around the ring */

 No wrapping */

 Update the read positions, adjusting the ring */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv-gpio.c  --  gpio sub drivers



    sysfs-based sub driver interface for bttv

    mainly intended for gpio access





    Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@thp.uni-koeln.de)

			   & Marcus Metzler (mocm@thp.uni-koeln.de)

    (c) 1999-2003 Gerd Knorr <kraxel@bytesex.org>





 ----------------------------------------------------------------------- */

 internal: the bttv "bus"                                                */

 ----------------------------------------------------------------------- */

 external: sub-driver register/unregister                                */

 ----------------------------------------------------------------------- */

 external: gpio access functions                                         */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv-risc.c  --  interfaces to other kernel modules



    bttv risc code handling

	- memory management

	- generation



    (c) 2000-2003 Gerd Knorr <kraxel@bytesex.org>





 ---------------------------------------------------------- */

 risc code generators                                       */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line + sync + jump (all 2 dwords).  padding

	   can cause next bpl to start close to a page border.  First DMA

 sync instruction */

 scan lines */

 fits into current chunk */

 scanline needs to be split */

 save pointer to jmp instruction address */

	/* estimate risc mem: worst case is one write per page border +

	   one write per scan line (5 dwords)

 sync instruction */

 scan lines */

 go to next sg entry if needed */

 calculate max number of bytes we can write */

 write risc instruction */

 save pointer to jmp instruction address */

 skip list for window clipping */

	/* estimate risc mem: worst case is (1.5*clip+1) * lines instructions

 sync instruction */

 scan lines */

 calculate clipping */

 write out risc code */

 save pointer to jmp instruction address */

 ---------------------------------------------------------- */

 see PAL-Nc et al */)

	/* For bug compatibility the image size checks permit scale

 Even to store Cb first, odd for Cr. */

 ---------------------------------------------------------- */

 risc group / risc main loop / dma management               */

 capture  */

 vbi data */

 top field */

 bottom field */

 jump back to top field */

 VDELAY is start of video, end of VBI capturing. */

 video capture */

 ---------------------------------------------------------- */

 calculate geometry, build risc code */

 packed pixel modes */

 offset */ 0,bpl,

 padding */ 0,
 planar modes */

 calculate chroma offsets */

 Y-Cr-Cb plane order */

 Y-Cb-Cr plane order */

 both_fields */ 0,

 raw data */

 build risc code */

 offset */ 0, RAW_BPL, 
 skip_lines */ 0, RAW_LINES);

 copy format info */

 ---------------------------------------------------------- */

 calculate geometry, build risc code */

 check interleave, bottom+top fields */

 calculate geometry */

 build risc code */

 copy format info */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv - Bt848 frame grabber driver

    vbi interface



    (c) 2002 Gerd Knorr <kraxel@bytesex.org>



    Copyright (C) 2005, 2006 Michael H. Schimek <mschimek@gmx.at>

    Sponsored by OPQ Systems AB



/* Offset from line sync pulse leading edge (0H) to start of VBI capture,

   in fCLKx2 pixels.  According to the datasheet, VBI capture starts

   VBI_HDELAY fCLKx1 pixels from the tailing edgeof /HRESET, and /HRESET

   is 64 fCLKx1 pixels wide.  VBI_HDELAY is set to 0, so this should be

   (64 + 0) * 2 = 128 fCLKx2 pixels.  But it's not!  The datasheet is

   Just Plain Wrong.  The real value appears to be different for

   different revisions of the bt8x8 chips, and to be affected by the

   horizontal scaling factor.  Experimentally, the value is measured

/* 2048 for compatibility with earlier driver versions. The driver

   really stores 1024 + tvnorm->vbipack * 4 samples per line in the

   buffer. Note tvnorm->vbipack is <= 0xFF (limit of VBIPACK_LO + HI

   is 0x1FF DWORDs) and VBI read()s store a frame counter in the last

 Compatibility. */

 ----------------------------------------------------------------------- */

 vbi risc code + mm                                                      */

	/* There's no VBI_VDELAY register, RISC must skip the lines

	   we don't want. With default parameters we skip zero lines

	   as earlier driver versions did. The driver permits video

	   standard changes while capturing, so we use vbi_fmt.tvnorm

	   instead of btv->tvnorm to skip zero lines after video

 max. vbipack */

 offset */ 0, bpl,

	/* VBI capturing ends at VDELAY, start of video capturing,

	   no matter where the RISC program ends. VDELAY minimum is 2,

	   bounds.top is the corresponding first field line number

 For bttv_buffer_activate_vbi(). */

 ----------------------------------------------------------------------- */

	/* For compatibility with earlier driver versions we must pretend

	   the VBI and video capture window may overlap. In reality RISC

	   magic aborts VBI capturing at the first line of video capturing,

	   leaving the rest of the buffer unchanged, usually all zero.

	   VBI capturing must always start before video capturing. >> 1

			/* No data from this field. We leave f->start[i]

			   alone because VIDIOCSVBIFMT is w/o and EINVALs

			   when a driver does not support exactly the

 s64 to prevent overflow. */

 As in earlier driver versions. */

	/* First possible line of video capturing. Should be

	   max(f->start[0] + f->count[0], start1 + f->count[1]) * 2

	   when capturing both fields. But for compatibility we must

	   pretend the VBI and video capture window may overlap,

	   so end = start + 1, the lowest possible value, times two

		/* As in vbi_buffer_prepare() this imitates the

		   behaviour of earlier driver versions after video

	/* For compatibility the buffer size must be 2 * VBI_DEFLINES *

 See bttv_vbi_fmt_set(). */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    btcx-risc.c



    bt848/bt878/cx2388x risc code generator.



    (c) 2000-03 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]





 ---------------------------------------------------------- */

 allocate/free risc memory                                  */

 ---------------------------------------------------------- */

 screen overlay helpers                                     */

 left */

 right */

 top */

 bottom */

 fixup window */

 fixup clips */

 sanity checks */

 vertical range */

 horizontal range */

 new one */

 overlaps -- expand last one */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv-cards.c



    this file has configuration information - card-specific stuff

    like the big tvcards array for the most part



    Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@thp.uni-koeln.de)

			   & Marcus Metzler (mocm@thp.uni-koeln.de)

    (c) 1999-2001 Gerd Knorr <kraxel@goldbach.in-berlin.de>





 fwd decl */

 config variables */

 insmod options */

 I2C addresses list */

 ----------------------------------------------------------------------- */

 list of card IDs for bt878+ cards                                       */

 some cards ship with byteswapped IDs ... */

 this seems to happen as well ... */

	/* clashes with FlyVideo

 LR102 */

 ?? */

 ?? */

	/* likely broken, vendor id doesn't match the other magic views ...

	/* Duplicate PCI ID, reconfigure for this board during the eeprom read.

 DVB cards (using pci function .1 for mpeg data xfer) */

 ----------------------------------------------------------------------- */

 array with description for bt848 / bt878 tv/grabber cards               */

 ---- card 0x00 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 ---- card 0x04 ---------------------------------- */

 .audio_inputs= 0, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

                0x04 for some cards ?? */

 .audio_inputs= 1, */

 ---- card 0x08 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 old: 7 */

 .audio_inputs= 1, */

 ---- card 0x0c ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 4, */

 .audio_inputs= 1, */

 old: {0, 1, 2, 3, 4} */

 .audio_inputs= 1, */

 ---- card 0x10 ---------------------------------- */

 .audio_inputs= 1, */

 2003-10-20 by "Anton A. Arapov" <arapov@mail.ru> */

 .audio_inputs= 1, */

 .audio_inputs= 2, */

 .audio_inputs= 1, */

 ---- card 0x14 ---------------------------------- */

 .audio_inputs= 3, */

 .audio_inputs= 2,  tuner, line in */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 input 2 is digital */

 .digital_mode= DIGITAL_MODE_CAMERA, */

 ---- card 0x18 ---------------------------------- */

 .audio_inputs= 1, */

 not every card has radio */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 2, */

 ---- card 0x1c ---------------------------------- */

 .audio_inputs= 1, */

		/* GPIO wiring:

		External 20 pin connector (for Active Radio Upgrade board)

		gpio00: i2c-sda

		gpio01: i2c-scl

		gpio02: om5610-data

		gpio03: om5610-clk

		gpio04: om5610-wre

		gpio05: om5610-stereo

		gpio06: rds6588-davn

		gpio07: Pin 7 n.c.

		gpio08: nIOW

		gpio09+10: nIOR, nSEL ?? (bt878)

			gpio09: nIOR (bt848)

			gpio10: nSEL (bt848)

		Sound Routing:

		gpio16: u2-A0 (1st 4052bt)

		gpio17: u2-A1

		gpio18: u2-nEN

		gpio19: u4-A0 (2nd 4052)

		gpio20: u4-A1

			u4-nEN - GND

		Btspy:

			00000 : Cdrom (internal audio input)

			10000 : ext. Video audio input

			20000 : TV Mono

			a0000 : TV Mono/2

		1a0000 : TV Stereo

			30000 : Radio

			40000 : Mute

 Jannik Fritsch <jannik@techfak.uni-bielefeld.de> */

 .audio_inputs= 1, */

 was: 4 */

 .audio_inputs= 1, */

 0x8dfe00 */

 .audio_inputs= 1, */

 ---- card 0x20 ---------------------------------- */

 .audio_inputs= 0, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 TV, CVid, SVid, CVid over SVid connector */

 Alexander Varakin <avarakin@hotmail.com> [stereo version] */

		/* Audio Routing for "WinFast 2000 XP" (no tv stereo !)

			gpio23 -- hef4052:nEnable (0x800000)

			gpio12 -- hef4052:A1

			gpio13 -- hef4052:A0

		0x0000: external audio

		0x1000: FM

		0x2000: TV

		0x3000: n.c.

		Note: There exists another variant "Winfast 2000" with tv stereo !?

		Note: eeprom only contains FF and pci subsystem id 107d:6606

 default for now, gpio reads BFFF06 for Pal bg+dk */

 .audio_inputs= 3, */

 ---- card 0x24 ---------------------------------- */

 .audio_inputs= 3, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 ---- card 0x28 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 4, */

 pic16c54 */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 ---- card 0x2c ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 ---- card 0x30 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 in 4 is digital */

 .digital_mode= DIGITAL_MODE_CAMERA, */

		/* GPIO wiring: (different from Rev.4C !)

			GPIO17: U4.A0 (first hef4052bt)

			GPIO19: U4.A1

			GPIO20: U5.A1 (second hef4052bt)

			GPIO21: U4.nEN

			GPIO22: BT832 Reset Line

			GPIO23: A5,A0, U5,nEN

		Note: At i2c=0x8a is a Bt832 chip, which changes to 0x88 after being reset via GPIO22

 .audio_inputs= 1, */

 TUNER_ALPS_TMDH2_NTSC */,

 ---- card 0x34 ---------------------------------- */

 David Hrdeman <david@2gen.com> */

 .audio_inputs= 1, */

				/* sound path (5 sources):

				MUX1 (mask 0x03), Enable Pin 0x08 (0=enable, 1=disable)

					0= ext. Audio IN

					1= from MUX2

					2= Mono TV sound from Tuner

					3= not connected

				MUX2 (mask 0x30000):

					0,2,3= from MSP34xx

		/* Claas Langbehn <claas@bigfoot.com>,

 .audio_inputs= 3, */

		/* Tim Rstermundt <rosterm@uni-muenster.de>

		in de.comp.os.unix.linux.hardware:

			options bttv card=0 pll=1 radio=1 gpiomask=0x18e0

			gpiomux =0x44c71f,0x44d71f,0,0x44d71f,0x44dfff

 .audio_inputs= 1, */

			/* For cards with tda9820/tda9821:

				0x0000: Tuner normal stereo

				0x0080: Tuner A2 SAP (second audio program = Zweikanalton)

		/* Miguel Angel Alvarez <maacruz@navegalia.com>

 .audio_inputs= 1, */

 ---- card 0x38 ---------------------------------- */

 Gordon Heydon <gjheydon@bigfoot.com ('98) */

 .audio_inputs= 3, */

		/* This is the ultimate cheapo capture card

		* just a BT848A on a small PCB!

 .audio_inputs= 0, */

 Daniel Herrington <daniel.herrington@home.com> */

 .audio_inputs= 1, */

 Matti Mottus <mottus@physic.ut.ee> */

 .audio_inputs= 1, */

 ---- card 0x3c ---------------------------------- */

 Philip Blundell <philb@gnu.org> */

 .audio_inputs= 2, */

 Adrian Cox <adrian@humboldt.co.uk */

 .audio_inputs= 0, */

		/* Miguel Angel Alvarez <maacruz@navegalia.com>

		new Easy TV BT878 version (model CPH061)

 .audio_inputs= 2, */

 Lukas Gebauer <geby@volny.cz> */

 .audio_inputs= 1, */

 ---- card 0x40 ---------------------------------- */

 Lukas Gebauer <geby@volny.cz> */

 .audio_inputs= 1, */

 DeeJay <deejay@westel900.net (2000S) */

 .audio_inputs= 3, */

				/* Radio changed from 1e80 to 0x800 to make

 -dk-???: set mute=0x1800 for tda9874h daughterboard */

 .audio_inputs= 1, */

 TANAKA Kei <peg00625@nifty.com> */

 .audio_inputs= 1, */

 ---- card 0x44 ---------------------------------- */

		/* try "insmod msp3400 simple=0" if you have

 .audio_inputs= 1, */

		/* 0x100000: 1=MSP enabled (0=disable again)

		/* tvtuner, radio,   external,internal, mute,  stereo

		/* try "insmod msp3400 simple=0" if you have

 .audio_inputs= 1, */

		/* 0x100000: 1=MSP enabled (0=disable again)

		/* tvtuner, radio,   external,internal, mute,  stereo

 Philip Blundell <pb@nexus.co.uk> */

 .audio_inputs= 0, */

 Tomasz Pyra <hellfire@sedez.iq.pl> */

 .audio_inputs= 4, */

 TV and Radio with same GPIO ! */

		/* GPIO wiring:

			GPIO0: U4.A0 (hef4052bt)

			GPIO1: U4.A1

			GPIO2: U4.A1 (second hef4052bt)

			GPIO3: U4.nEN, U5.A0, A5.nEN

			GPIO8-15: vrd866b ?

 .audio_inputs= 0, */

 AV1, AV2, SVHS, CVid adapter on SVHS */

 ---- card 0x48 ---------------------------------- */

 Dariusz Kowalewski <darekk@automex.pl> */

 .audio_inputs= 1, */

 Note: not all cards have stereo */

 Note: not all cards have radio */

		/* GPIO wiring:

			GPIO0: A0 hef4052

			GPIO1: A1 hef4052

			GPIO3: nEN hef4052

			GPIO8-15: vrd866b

			GPIO20,22,23: R30,R29,R28

 Clay Kunz <ckunz@mail.arc.nasa.gov> */

 you must jumper JP5 for the 311 card (PC/104+) to work */

 .audio_inputs= 0, */

 Miguel Freitas <miguel@cetuc.puc-rio.br> */

 .audio_inputs= 0, */

 .audio_inputs= 2, */

 Bit0-2: Audio select, 8-12:remote control 14:remote valid 15:remote reset */

 ---- card 0x4c ---------------------------------- */

 Masaki Suzuki <masaki@btree.org> */

 .audio_inputs= 1, */

 .audio_inputs= 0, */

 .audio_inputs= 3, */

 Tuner, SVid, SVHS, SVid to SVHS connector */

		.gpiomux        = { 0, 0, 4, 4 },/* Yes, this tuner uses the same audio output for TV and FM radio!

						* This card lacks external Audio In, so we mute it on Ext. & Int.

						* The PCB can take a sbx1637/sbx1673, wiring unknown.

						* This card lacks PCI subsystem ID, sigh.

						* gpiomux =1: lower volume, 2+3: mute

						* btwincap uses 0x80000/0x80003

		/* Samsung TCPA9095PC27A (BG+DK), philips compatible, w/FM, stereo and

		/* GPIO Info:

			GPIO0,1:   HEF4052 A0,A1

			GPIO2:     HEF4052 nENABLE

			GPIO3-7:   n.c.

			GPIO8-13:  IRDC357 data0-5 (data6 n.c. ?) [chip not present on my card]

			GPIO14,15: ??

			GPIO16-21: n.c.

			GPIO22,23: ??

 Arthur Tetzlaff-Deas, DSP Design Ltd <software@dspdesign.com> */

 ---- card 0x50 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 1, */

 0x1(2|3)-45C6-C1 */

 id-inputs-clock */

 .audio_inputs= 0, */

 0x04-54C0-C1 & older boards */

 .audio_inputs= 0, */

 ---- card 0x54 ---------------------------------- */

 0x05-40C0-C1 */

 .audio_inputs= 0, */

 0x1(4|5)-0004-C4 */

 .audio_inputs= 0, */

 0x(16|17|20)-00C4-C1 */

 .audio_inputs= 0, */

 0x1(8|9|E|F)-0004-C4 */

 .audio_inputs= 1, */

 ---- card 0x58 ---------------------------------- */

 0x1(A|B)-00C4-C1 */

 .audio_inputs= 1, */

 0x1(A|B)-04C0-C1 */

 .audio_inputs= 1, */

 500 */

 .audio_inputs= 1, */

 540 */

 .audio_inputs= 1, */

 ---- card 0x5C ---------------------------------- */

 2000 */

 .audio_inputs= 1, */

 must avoid, conflicts with the bt860 */

 M G Berberich <berberic@forwiss.uni-passau.de> */

 .audio_inputs= 0, */

 .audio_inputs= 0, */

 .audio_inputs= 1, */

 TV, Comp1, Composite over SVID con, SVID */

	/* sound routing:

		GPIO=0x00,0x01,0x03: mute (?)

		0x02: both TV and radio (tuner: FM1216/I)

		The card has onboard audio connectors labeled "cdrom" and "board",

		not soldered here, though unknown wiring.

		Card lacks: external audio in, pci subsystem id.

 ---- card 0x60 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 0, */

 Luc Van Hoeylandt <luc@e-magic.be> */

 0x4f */

 .audio_inputs= 0, */

 Hiroshi Takekawa <sian@big.or.jp> */

 This card lacks subsystem ID */

 0x63 */

 .audio_inputs= 1, */

                  Tuner, Radio, external, internal, off,  on */

 ---- card 0x64 ---------------------------------- */

 .audio_inputs= 1, */

		/* Notes:

		- card lacks subsystem ID

		- stereo variant w/ daughter board with tda9874a @0xb0

		- Audio Routing:

			always from tda9874 independent of GPIO (?)

			external line in: unknown

		- Other chips: em78p156elp @ 0x96 (probably IR remote control)

			hef4053 (instead 4052) for unknown function

 .audio_inputs= 1, */

 Tuner, CVid, SVid, CVid over SVid connector */

		/* Bt878, Bt832, FI1246 tuner; no pci subsystem id

		only internal line out: (4pin header) RGGL

		/*

		.digital_mode   = DIGITAL_MODE_CAMERA,  todo!

 Chris Willing <chris@vislab.usyd.edu.au> */

 .audio_inputs= 0, */

 .audio_inputs= 0, */

 .audio_inputs= 0, */

 ---- card 0x68 ---------------------------------- */

 Jorge Boncompte - DTI2 <jorge@dti2.net> */

 .audio_inputs= 0, */

 M.Klahr@phytec.de */

 .audio_inputs= 0, */

 card has no audio */

 .audio_inputs= 0, */

 card has no audio */

 ---- card 0x6c ---------------------------------- */

 .audio_inputs= 0, */

 used for external video mux */

 card has no audio */

 .audio_inputs= 0, */

 used for external video mux */

 card has no audio */

 .audio_inputs= 0, */

 IVC-120G - Alan Garfield <alan@fromorbit.com> */

 .audio_inputs= 0, */

 card has no svhs */

 ---- card 0x70 ---------------------------------- */

 .audio_inputs= 1, */

 .audio_inputs= 0, */

 Vid In, SVid In, Vid over SVid in connector */

 .audio_inputs= 1, */

 ---- card 0x74 ---------------------------------- */

 .audio_inputs= 0, */

 Carlos Silva r3pek@r3pek.homelinux.org || card 0x75 */

linuxmedialabs.com */

 IN1,IN2,IN3,IN4 */

 .audio_inputs= 0, */

 Helmroos Harri <harri.helmroos@pp.inet.fi> */

 .audio_inputs= 1, */

 ---- card 0x78 ---------------------------------- */

 Javier Cendan Ares <jcendan@lycos.es> */

 bt878 TV + FM without subsystem ID */

 .audio_inputs= 1, */

Eric DEBIEF <debief@telemsa.com>*/

EURESYS Picolo Tetra : 4 Conexant Fusion 878A, no audio, video input set with analog multiplexers GPIO controlled*/

adds picolo_tetra_muxsel(), picolo_tetra_init(), the following declaration*/

structure and #define BTTV_BOARD_PICOLO_TETRA_CHIP 0x79 in bttv.h*/

 .audio_inputs= 0, */

Set the GPIO[18]->GPIO[21] as output pin.==> drive the video inputs through analog multiplexers*/

878A input is always MUX0, see above.*/

 card has no audio */

Required as it doesn't follow the classic input selection policy*/

spiritmodems.com.au */

 Stafford Goodsell <surge@goliath.homeunix.org> */

 .audio_inputs= 1, */

 Wolfram Joost <wojo@frokaschwei.de> */

 ---- card 0x7c ---------------------------------- */

 Matt Jesson <dvb@jesson.eclipse.co.uk> */

 Based on the Nebula card data - added remote and new card number - BTTV_BOARD_AVDVBT_761, see also ir-kbd-gpio.c */

 Comp0, S-Video, ?, ? */

 andre.schwarz@matrix-vision.de */

 .audio_inputs= 0, */

 andre.schwarz@matrix-vision.de */

 .audio_inputs= 0, */

 BTTV_BOARD_APAC_VIEWCOMP */

 Attila Kondoros <attila.kondoros@chello.hu> */

 bt878 TV + FM 0x00000000 subsystem ID */

 .audio_inputs= 1, */

 miniremote works, see ir-kbd-gpio.c */

 not every card has radio */

 ---- card 0x80 ---------------------------------- */

 Chris Pascoe <c.pascoe@itee.uq.edu.au> */

 Steven <photon38@pchome.com.tw> */

 .audio_inputs= 1, */

 Rick C <cryptdragoon@gmail.com> */

 .audio_inputs= 1, */

 Chris Fanning <video4linux@haydon.net> */

 .audio_inputs= 0, */

 Bill Brack <wbrack@mmm.com.hk> */

		/*

		* Note that, because of the card's wiring, the "master"

		* BT878A chip (i.e. the one which controls the analog switch

		* and must use this card type) is the 2nd one detected.  The

		* other 3 chips should use card type 0x85, whose description

		* follows this one.  There is a EEPROM on the card (which is

		* connected to the I2C of one of those other chips), but is

		* not currently handled.  There is also a facility for a

		* "monitor", which is also not currently implemented.

 .audio_inputs= 0, */

		/* GPIO bits 0-9 used for analog switch:

		*   00 - 03:	camera selector

		*   04 - 06:	channel (controller) selector

		*   07:	data (1->on, 0->off)

		*   08:	strobe

		*   09:	reset

		* bit 16 is input from sync separator for the channel

 Bill Brack <wbrack@mmm.com.hk> */

		/* Note that, for reasons unknown, the "master" BT878A chip (i.e. the

		* one which controls the analog switch, and must use the card type)

		* is the 2nd one detected.  The other 3 chips should use this card

		* type

 .audio_inputs= 0, */

 ---- card 0x86---------------------------------- */

 Michael Henson <mhenson@clarityvi.com> */

 Adlink RTV24 with special unlock codes */

 .audio_inputs= 1, */

 ---- card 0x87---------------------------------- */

 Michael Krufky <mkrufky@linuxtv.org> */

 TDVS-H064F */

 .audio_inputs= 1, */

 ---- card 0x88---------------------------------- */

 Mauro Carvalho Chehab <mchehab@kernel.org> */

 .audio_inputs= 1, */

 ---- card 0x89 ---------------------------------- */

 .audio_inputs= 1, */

 ---- card 0x8a ---------------------------------- */

 .audio_inputs= 1, */

 in 4 is digital */

 .digital_mode= DIGITAL_MODE_CAMERA, */

 ---- card 0x8b ---------------------------------- */

 Srgio Fortier <sergiofortier@yahoo.com.br> */

 .audio_inputs= 1, */

 ---- card 0x8c ---------------------------------- */

	/* Has four Bt878 chips behind a PCI bridge, each chip has:

	     one external BNC composite input (mux 2)

	     three internal composite inputs (unknown muxes)

	     an 18-bit stereo A/D (CS5331A), which has:

	       one external stereo unbalanced (RCA) audio connection

	       one (or 3?) internal stereo balanced (XLR) audio connection

	       input is selected via gpio to a 14052B mux

		 (mask=0x300, unbal=0x000, bal=0x100, ??=0x200,0x300)

	       gain is controlled via an X9221A chip on the I2C bus @0x28

	       sample rate is controlled via gpio to an MK1413S

		 (mask=0x3, 32kHz=0x0, 44.1kHz=0x1, 48kHz=0x2, ??=0x3)

 .audio_inputs= 2, */

 3,0,1 are guesses */

 int + 32kHz */

 ---- card 0x8d ---------------------------------- */

 .audio_inputs= 1, */

 ---- card 0x8e ---------------------------------- */

 .audio_inputs= 1, */

 ---- card 0x8f ---------------------------------- */

 .audio_inputs= 0, */

 old: 7 */

 Composite 0-3 */

		/* Julian Calaby <julian.calaby@gmail.com>

		 * Slightly different from original MachTV definition (0x60)



		 * FIXME: RegSpy says gpiomask should be "0x001c800f", but it

		 * stuffs up remote chip. Bug is a pin on the jaecs is not set

 rebranded MachTV */

 .audio_inputs= 1, */

 .audio_inputs= 0, */

 .audio_inputs= 0, */

 ---- card 0x94---------------------------------- */

 .audio_inputs= 1, */

 ---- card 0x95---------------------------------- */

 .audio_inputs= 1, */

 emhn@usb.ve */

 .audio_inputs= 0, */

		/* Mauro Lacy <mauro@lacy.com.ar>

 .audio_inputs= 1, */

 CONTVFMi */

 CONTVFMi */

 TCL MK3 */

		/* Encore TV Tuner Pro ENL TV-FM-2

 .audio_inputs= 1, */

		/* bit 6          -> IR disabled

		   bit 18/17 = 00 -> mute

			       01 -> enable external audio input

			       10 -> internal audio input (mono?)

			       11 -> internal audio input

 D.Heer@Phytec.de */

 .audio_inputs= 0, */

 card has no audio */

 D.Heer@Phytec.de */

 .audio_inputs= 0, */

 card has no audio */

 D.Heer@Phytec.de */

 .audio_inputs= 0, */

 card has no audio */

		/* Bruno Christo <bchristo@inf.ufsm.br>

		 *

		 * GeoVision GV-800(S) has 4 Conexant Fusion 878A:

		 *	1 audio input  per BT878A = 4 audio inputs

		 *	4 video inputs per BT878A = 16 video inputs

		 * This is the first BT878A chip of the GV-800(S). It's the

		 * "master" chip and it controls the video inputs through an

		 * analog multiplexer (a CD22M3494) via some GPIO pins. The

		 * slaves should use card type 0x9e (following this one).

		 * There is a EEPROM on the card which is currently not handled.

		 * The audio input is not working yet.

 .audio_inputs= 1, */

		/* Bruno Christo <bchristo@inf.ufsm.br>

		 *

		 * GeoVision GV-800(S) has 4 Conexant Fusion 878A:

		 *	1 audio input  per BT878A = 4 audio inputs

		 *	4 video inputs per BT878A = 16 video inputs

		 * The 3 other BT878A chips are "slave" chips of the GV-800(S)

		 * and should use this card type.

		 * The audio input is not working yet.

 .audio_inputs= 1, */

 0x9f */

 .audio_inputs= 0, */

 ---- card 0xa0---------------------------------- */

 Adlink MPG24 */

 .audio_inputs= 1, */

 .audio_inputs= 0, */

 Pojar George <geoubuntu@gmail.com> */

 .audio_inputs= 1, */

 ---- card 0xa6---------------------------------- */

 PCI-8604PW with special unlock sequence */

 .audio_inputs= 0, */

		/* The second input is available on CN4, if populated.

		 * The other 5x2 header (CN2?) connects to the same inputs

 ----------------------------------------------------------------------- */

/*

 * identify card

 read PCI subsystem ID */

 look for the card */

 found it */

 404 */

 let the user override the autodetected type */

 print which card config we are using */

 overwrite gpio stuff ?? */

/*

 * (most) board specific initialisations goes here

 Some Modular Technology cards have an eeprom, but no subsystem ID */

 old bt848 */

 without this we would see the 0x1800 mask */

 FIXME: must restore OUR_EN ??? */

	/* all cards provide GPIO info, some have an additional eeprom

	 * LR50: GPIO coding can be found lower right CP1 .. CP9

	 *       CP9=GPIO23 .. CP1=GPIO15; when OPEN, the corresponding GPIO reads 1.

	 *       GPIO14-12: n.c.

	 * LR90: GP9=GPIO23 .. GP1=GPIO15 (right above the bt878)



	 * lowest 3 bytes are remote control codes (no handshake needed)

	 * xxxFFF: No remote control chip soldered

	 * xxxF00(LR26/LR50), xxxFE0(LR90): Remote control chip (LVA001 or CF45) soldered

	 * Note: Some bits are Audio_Mask !

 NTSC, e.g. TPI8NSR11P */

 LG NTSC (newer TAPC series) TAPC-H701P */

 Philips PAL TPI8PSB02P, TPI8PSB12P, TPI8PSB12D or FI1216, FM1216 */

 LG PAL (newer TAPC series) TAPC-G702P */

 Philips SECAM(+PAL) FQ1216ME or FI1216MF */

	/*   unknown                   0x200000;

 GPIO15 */

 else LR26/LR50 (LR38/LR51 f. capture only) */

	/*

 No tuner present */

 only set if known tuner autodetected, else let insmod option through */

	/* LR90 Audio Routing is done by 2 hef4052, so Audio_Mask has 4 bits: 0x001c80

	 * LR26/LR50 only has 1 hef4052, Audio_Mask 0x000c00

 todo: if(has_tda9874) btv->audio_mode_gpio = fv2000s_audio; */

 new cards with microtune tuner */

 GPIO21   L: Buffer aktiv, H: Buffer inaktiv */

 flash strobe inverter ?! */

 switch sync drive off */

 set BT848 muxel to 2 */

/* Muxsel helper for the IDS Eagle.

 * the eagles does not use the standard muxsel-bits but

 composite */

 set chroma ADC to sleep */

 set to composite video */

 switch sync drive off */

/* LMLBT4x initialization - to allow access to GPIO bits for sensors input and

   alarms output



   GPIObit    | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

   assignment | TI | O3|INx| O2| O1|IN4|IN3|IN2|IN1|   |   |



   IN - sensor inputs, INx - sensor inputs and TI XORed together

   O1,O2,O3 - alarm outputs (relays)



   OUT ENABLE   1    1   0  . 1  1   0   0 . 0   0   0    0   = 0x6C0



/*

 * The TD3116 has 2 74HC4051 muxes wired to the MUX0 input of a bt878.

 * The first 74HC4051 has the lower 8 inputs, the second one the higher 8.

 * The muxes are controlled via a 74HC373 latch which is connected to

 * GPIOs 0-7. GPIO 18 is connected to the LE signal of the latch.

 * Q0 of the latch is connected to the Enable (~E) input of the first

 * 74HC4051. Q1 - Q3 are connected to S0 - S2 of the same 74HC4051.

 * Q4 - Q7 are connected to the second 74HC4051 in the same way.

 Disable outputs and set value in the mux */

 Disable outputs */

 Enable the correct output */

 ----------------------------------------------------------------------- */

	/*

	 * BT878A has a audio-reset register.

	 * 1. This register is an audio reset function but it is in

	 *    function-0 (video capture) address space.

	 * 2. It is enough to do this once per power-up of the card.

	 * 3. There is a typo in the Conexant doc -- it is not at

	 *    0x5B, but at 0x058. (B is an odd-number, obviously a typo!).

	 * --//Shrikumar 030609

 initialization part one -- before registering i2c bus */

 initialization part two -- after registering i2c bus */

 miro/pinnacle */

 pick up some config infos from the eeprom */

			/* Fix up entry for 3DFX VoodooTV 100,

 pll configuration */

 defaults from card list */

 insmod options can override */

 none */

 28 MHz */

 35 MHz */

 14 MHz */

 tuner configuration (from card list / autodetect / insmod option) */

 no tuner or related drivers to load */

 Probe for RDS receiver chip */

 try to detect audio/fader chips */

	/* First check if the user specified the audio chip via a module

 do not load any audio module */

 autodetect */

 The user specified that we should probe for msp3400 */

 The user specified that we should probe for tda7432 */

 The user specified that we should probe for tvaudio */

	/* There were no overrides, so now we try to discover this through the

	/* probe for msp3400 first: this driver can detect whether or not

	   it really is a msp3400, so it will return NULL when the device

 If we found a msp34xx, then we're done. */

 Now see if we can find one of the tvaudio devices. */

		/* There may be two tvaudio chips on the card, so try to

 it might also be a tda7432. */

 initialize the tuner */

 Load tuner module before issuing tuner config call! */

 ----------------------------------------------------------------------- */

	/*

	 * Some of the 878 boards have duplicate PCI IDs. Switch the board

	 * type based on model #.

 The 61334 needs the msp3410 to do the radio demod to get sound */

 ----------------------------------------------------------------------- */

 IOW and CSEL active */

 all inactive */

 IOR and CSEL active */

 all inactive */

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

/*

 * minimal bootstrap for the WinTV/PVR -- upload altera firmware.

 *

 * The hcwamc.rbf firmware file is on the Hauppauge driver CD.  Have

 * a look at Pvr/pvr45xxx.EXE (self-extracting zip archive, can be

 * unpacked with unzip).

 begin Altera init loop (Not necessary,but doesn't hurt) */

 ----------------------------------------------------------------------- */

 some osprey specific stuff                                              */

 This code will never actually get called in this case.... */

 this might be an antique... check for MMAC label in eeprom */

 found a valid descriptor */

 848 based */

 878 based */

 bttv_osprey_540_init(btv); */

 enable output on select control lines */

 unknown...leave generic, but get serial # */

 card type isn't set correctly */

 ----------------------------------------------------------------------- */

 AVermedia specific stuff, from  bktr_card.c                             */

 PAL-BG*/,

 PAL-I*/,

 TUNER_TEMIC_SECAM */

 TAPC-G702P */

/*

 * For Voodoo TV/FM and Voodoo 200.  These cards' tuners use a TDA9880

 * analog demod, which is not I2C controlled like the newer and more common

 * TDA9887 series.  Instead it has two tri-state input pins, S0 and S1,

 * that control the IF for the video and audio.  Apparently, bttv GPIO

 * 0x10000 is connected to S0.  S0 low selects a 38.9 MHz VIF for B/G/D/K/I

 * (i.e., PAL) while high selects 45.75 MHz for M/N (i.e., NTSC).

/*

 * reset/enable the MSP on some Hauppauge cards

 * Thanks to Kysti Mlkki (kmalkki@cc.hut.fi)!

 *

 * Hauppauge:  pin  5

 * Voodoo:     pin 20

 ----------------------------------------------------------------------- */

  Imagenation L-Model PXC200 Framegrabber */

/*  This is basically the same procedure as

 *  used by Alessandro Rubini in his pxc200

 Initialise GPIO-connected stuff */

	/* GPIO inputs are pulled up, so no need to drive

	/*  we could/should try and reset/control the AD pots? but

	    right now  we simply  turned off the crushing.  Without

	    this the AGC drifts drifts

	    remember the EN is reverse logic -->

	    setting BT848_ADC_AGC_EN disable the AGC

	    tboult@eecs.lehigh.edu

	Initialise MAX517 DAC */

	Initialise 12C508 PIC */

	/*	The I2CWrite and I2CRead commands are actually to the

	 *	same chips - but the R/W bit is included in the address

 First of all, enable the clock line. This is used in the PXC200-F */

	/* Then, push to 0 the reset pin long enough to reset the *

	 * device same as above for the reset line, but not the same

	 * value sent to the GPIO-connected stuff

 ----------------------------------------------------------------------- */

/*

 *  The Adlink RTV-24 (aka Angelo) has some special initialisation to unlock

 *  it. This apparently involves the following procedure for each 878 chip:

 *

 *  1) write 0x00C3FEFF to the GPIO_OUT_EN register

 *

 *  2)  write to GPIO_DATA

 *      - 0x0E

 *      - sleep 1ms

 *      - 0x10 + 0x0E

 *      - sleep 10ms

 *      - 0x0E

 *     read from GPIO_DATA into buf (uint_32)

 *      - if ( data>>18 & 0x01 != 0) || ( buf>>19 & 0x01 != 1 )

 *                 error. ERROR_CPLD_Check_Failed stop.

 *

 *  3) write to GPIO_DATA

 *      - write 0x4400 + 0x0E

 *      - sleep 10ms

 *      - write 0x4410 + 0x0E

 *      - sleep 1ms

 *      - write 0x0E

 *     read from GPIO_DATA into buf (uint_32)

 *      - if ( buf>>18 & 0x01 ) || ( buf>>19 & 0x01 != 0 )

 *                error. ERROR_CPLD_Check_Failed.

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

/*

 *  The PCI-8604PW contains a CPLD, probably an ispMACH 4A, that filters

 *  the PCI REQ signals coming from the four BT878 chips. After power

 *  up, the CPLD does not forward requests to the bus, which prevents

 *  the BT878 from fetching RISC instructions from memory. While the

 *  CPLD is connected to most of the GPIOs of PCI device 0xD, only

 *  five appear to play a role in unlocking the REQ signal. The following

 *  sequence has been determined by trial and error without access to the

 *  original driver.

 *

 *  Eight GPIOs of device 0xC are provided on connector CN4 (4 in, 4 out).

 *  Devices 0xE and 0xF do not appear to have anything connected to their

 *  GPIOs.

 *

 *  The correct GPIO_OUT_EN value might have some more bits set. It should

 *  be possible to derive it from a boundary scan of the CPLD. Its JTAG

 *  pins are routed to test points.

 *

 ----------------------------------------------------------------------- */

			/* FIXME: If we are in state 7 and toggle GPIO[19] one

			   more time, the CPLD goes into state 0, where PCI bus

			   mastering is inhibited again. We have not managed to

		/* The transition from state 7 to state 0 is, as explained

		   above, valid but undesired and with this code impossible

		   as we exit as soon as we are in state 7.

/* RemoteVision MX (rv605) muxsel helper [Miguel Freitas]

 *

 * This is needed because rv605 don't use a normal multiplex, but a crosspoint

 * switch instead (CD22M3494E). This IC can have multiple active connections

 * between Xn (input) and Yn (output) pins. We need to clear any existing

 * connection prior to establish a new one, pulsing the STROBE pin.

 *

 * The board hardwire Y0 (xpoint) to MUX1 and MUXOUT to Yin.

 * GPIO pins are wired as:

 *  GPIO[0:3] - AX[0:3] (xpoint) - P1[0:3] (microcontroller)

 *  GPIO[4:6] - AY[0:2] (xpoint) - P1[4:6] (microcontroller)

 *  GPIO[7]   - DATA (xpoint)    - P1[7] (microcontroller)

 *  GPIO[8]   -                  - P3[5] (microcontroller)

 *  GPIO[9]   - RESET (xpoint)   - P3[6] (microcontroller)

 *  GPIO[10]  - STROBE (xpoint)  - P3[7] (microcontroller)

 *  GPINTR    -                  - P3[4] (microcontroller)

 *

 * The microcontroller is a 80C32 like. It should be possible to change xpoint

 * configuration either directly (as we are doing) or using the microcontroller

 * which is also wired to I2C interface. I have no further info on the

 * microcontroller features, one would need to disassembly the firmware.

 * note: the vendor refused to give any information on this product, all

 *       that stuff was found using a multimeter! :)

 reset all connections */

 create a new connection */

/* Tibet Systems 'Progress DVR' CS16 muxsel helper [Chris Fanning]

 *

 * The CS16 (available on eBay cheap) is a PCI board with four Fusion

 * 878A chips, a PCI bridge, an Atmel microcontroller, four sync separator

 * chips, ten eight input analog multiplexors, a not chip and a few

 * other components.

 *

 * 16 inputs on a secondary bracket are provided and can be selected

 * from each of the four capture chips.  Two of the eight input

 * multiplexors are used to select from any of the 16 input signals.

 *

 * Unsupported hardware capabilities:

 *  . A video output monitor on the secondary bracket can be selected from

 *    one of the 878A chips.

 *  . Another passthrough but I haven't spent any time investigating it.

 *  . Digital I/O (logic level connected to GPIO) is available from an

 *    onboard header.

 *

 * The on chip input mux should always be set to 2.

 * GPIO[16:19] - Video input selection

 * GPIO[0:3]   - Video output monitor select (only available from one 878A)

 * GPIO[?:?]   - Digital I/O.

 *

 * There is an ATMEL microcontroller with an 8031 core on board.  I have not

 * determined what function (if any) it provides.  With the microcontroller

 * and sync separator chips a guess is that it might have to do with video

 * switching and maybe some digital I/O.

 video mux */

 enable gpio bits, mask obtained via btSpy */

/*

 * The following routines for the Kodicom-4400r get a little mind-twisting.

 * There is a "master" controller and three "slave" controllers, together

 * an analog switch which connects any of 16 cameras to any of the BT87A's.

 * The analog switch is controlled by the "master", but the detection order

 * of the four BT878A chips is in an order which I just don't understand.

 * The "master" is actually the second controller to be detected.  The

 * logic on the board uses logical numbers for the 4 controllers, but

 * those numbers are different from the detection sequence.  When working

 * with the analog switch, we need to "map" from the detection sequence

 * over to the board's logical controller number.  This mapping sequence

 * is {3, 0, 2, 1}, i.e. the first controller to be detected is logical

 * unit 3, the second (which is the master) is logical unit 0, etc.

 * We need to maintain the status of the analog switch (which of the 16

 * cameras is connected to which of the 4 controllers) in sw_status array.

/*

 * First a routine to set the analog switch, which controls which camera

 * is routed to which controller.  The switch comprises an X-address

 * (gpio bits 0-3, representing the camera, ranging from 0-15), and a

 * Y-address (gpio bits 4-6, representing the controller, ranging from 0-3).

 * A data value (gpio bit 7) of '1' enables the switch, and '0' disables

 * the switch.  A STROBE bit (gpio bit 8) latches the data value into the

 * specified address.  The idea is to set the address and data, then bring

 * STROBE high, and finally bring STROBE back to low.

 write ADDR and DAT */

 strobe high */

 strobe low */

/*

 * Next the mux select.  Both the "master" and "slave" 'cards' (controllers)

 * use this routine.  The routine finds the "master" for the card, maps

 * the controller number from the detected position over to the logical

 * number, writes the appropriate data to the analog switch, and housekeeps

 * the local copy of the switch information.  The parameter 'input' is the

 * requested camera number (0 - 15).

 ignore if master not yet detected */

 the '&' is for safety */

 Check if the controller/camera pair has changed, else ignore */

 "open" the old switch, "close" the new one, save the new */

/*

 * During initialisation, we need to reset the analog switch.  We

 * also preset the switch to map the 4 connectors on the card to the

 * *user's* (see above description of kodicom4400r_muxsel) channels

 * 0 through 3

 reset MUX */

 Preset camera 0 to the 4 controllers */

	/*

	 * Since this is the "master", we need to set up the

	 * other three controller chips' pointers to this structure

	 * for later use in the muxsel routine.

/* The Grandtec X-Guard framegrabber card uses two Dual 4-channel

 * video multiplexers to provide up to 16 video inputs. These

 * multiplexers are controlled by the lower 8 GPIO pins of the

 * bt878. The multiplexers probably Pericom PI5V331Q or similar.



 * xxx0 is pin xxx of multiplexer U5,

 * yyy1 is pin yyy of multiplexer U2

This is the video input redirection functionality : I DID NOT USE IT. */

GPIO[19] [==> 4053 B+C] set to 1 */

GPIO[18] [==> 4053 A]  set to 1*/

Just set the right path in the analog multiplexers : channel 1 -> 4 ==> Analog Mux ==> MUX0*/

GPIO[20]&GPIO[21] used to choose the right input*/

/*

 * ivc120_muxsel [Added by Alan Garfield <alan@fromorbit.com>]

 *

 * The IVC120G security card has 4 i2c controlled TDA8540 matrix

 * switchers to provide 16 channels to MUX0. The TDA8540's have

 * 4 independent outputs and as such the IVC120G also has the

 * optional "Monitor Out" bus. This allows the card to be looking

 * at one input while the monitor is looking at another.

 *

 * Since I've couldn't be bothered figuring out how to add an

 * independent muxsel for the monitor bus, I've just set it to

 * whatever the card is looking at.

 *

 *  OUT0 of the TDA8540's is connected to MUX0         (0x03)

 *  OUT1 of the TDA8540's is connected to "Monitor Out"        (0x0C)

 *

 *  TDA8540_ALT3 IN0-3 = Channel 13 - 16       (0x03)

 *  TDA8540_ALT4 IN0-3 = Channel 1 - 4         (0x03)

 *  TDA8540_ALT5 IN0-3 = Channel 5 - 8         (0x03)

 *  TDA8540_ALT6 IN0-3 = Channel 9 - 12                (0x03)

 *

 All 7 possible sub-ids for the TDA8540 Matrix Switcher */

 Simple maths */

 Handles the input selection on the TDA8540's */

 Handles the output enables on the TDA8540's */

 13 - 16 */

 1-4 */

 5-8 */

 9-12 */

 878's MUX0 is already selected for input via muxsel values */

/* PXC200 muxsel helper

 * luke@syseng.anu.edu.au

 * another transplant

 * from Alessandro Rubini (rubini@linux.it)

 *

 * There are 4 kinds of cards:

 * PXC200L which is bt848

 * PXC200F which is bt848 with PIC controlling mux

 * PXC200AL which is bt878

 * PXC200AF which is bt878 with PIC controlling mux

 a pxc200A is bt-878 based */

 Read PIC config to determine if this is a PXC200F */

 PX_I2C_CMD_CFG*/

 not PXC ? do nothing */

 The multiplexer in the 200F is handled by the GPIO port */

 get correct mapping between inputs  */

  mux = bttv_tvcards[btv->type].muxsel[input] & 3; */

 ** not needed!?   */

 make sure output pins are enabled */

 bitmask=0x30f; */

 check whether we have a PXC200A */

 use 7 and 9, not 8 and 9 */

 the DAC */

 older device */

	/*

	 * Was "to be safe, set the bt848 to input 0"

	 * Actually, since it's ok at load time, better not messing

	 * with these bits (on PXC200AF you need to set mux 2 here)

	 *

	 * needed because bttv-driver sets mux before calling this function

 older device */

/*

 * GeoVision GV-800(S) functions

 * Bruno Christo <bchristo@inf.ufsm.br>

/* This is a function to control the analog switch, which determines which

 * camera is routed to which controller.  The switch comprises an X-address

 * (gpio bits 0-3, representing the camera, ranging from 0-15), and a

 * Y-address (gpio bits 4-6, representing the controller, ranging from 0-3).

 * A data value (gpio bit 18) of '1' enables the switch, and '0' disables

 * the switch.  A STROBE bit (gpio bit 17) latches the data value into the

 * specified address. There is also a chip select (gpio bit 16).

 * The idea is to set the address and chip select together, bring

 * STROBE high, write the data, and finally bring STROBE back to low.

	/* On the "master" 878A:

	* GPIO bits 0-9 are used for the analog switch:

	*   00 - 03:	camera selector

	*   04 - 06:	878A (controller) selector

	*   16:		cselect

	*   17:		strobe

	*   18:		data (1->on, 0->off)

	*   19:		reset

 write ADDRESS and CSELECT */

 STROBE high */

 write DATA */

 STROBE low */

/*

 * GeoVision GV-800(S) muxsel

 *

 * Each of the 4 cards (controllers) use this function.

 * The controller using this function selects the input through the GPIO pins

 * of the "master" card. A pointer to this card is stored in master[btv->c.nr].

 *

 * The parameter 'input' is the requested camera number (0-4) on the controller.

 * The map array has the address of each input. Note that the addresses in the

 * array are in the sequence the original GeoVision driver uses, that is, set

 * every controller to input 0, then to input 1, 2, 3, repeat. This means that

 * the physical "camera 1" connector corresponds to controller 0 input 0,

 * "camera 2" corresponds to controller 1 input 0, and so on.

 *

 * After getting the input address, the function then writes the appropriate

 * data to the analog switch, and housekeeps the local copy of the switch

 * information.

 do nothing until the "master" is detected */

 Check if the controller/camera pair has changed, ignore otherwise */

 disable the old switch, enable the new one and save status */

 GeoVision GV-800(S) "master" chip init */

 reset the analog MUX */

 Preset camera 0 to the 4 controllers */

 Inputs on the "master" controller need this brightness fix */

	/*

	 * Store the "master" controller pointer in the master

	 * array for later use in the muxsel function.

 ----------------------------------------------------------------------- */

 motherboard chipset specific stuff                                      */

 should check if target is AGP */

 print warnings about any quirks found */

 bt848 (mis)uses a bit in the irq mask for etbf */

 bt878 has a bit in the pci config space for it */

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv-i2c.c  --  all the i2c code is here



    bttv - Bt848 frame grabber driver



    Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@thp.uni-koeln.de)

			   & Marcus Metzler (mocm@thp.uni-koeln.de)

    (c) 1999-2003 Gerd Knorr <kraxel@bytesex.org>



    (c) 2005 Mauro Carvalho Chehab <mchehab@kernel.org>

	- Multituner support and i2c address binding





 ----------------------------------------------------------------------- */

 I2C functions - bitbanging adapter (software i2c)                       */

 ----------------------------------------------------------------------- */

 I2C functions - hardware i2c                                            */

 timeout */

 sanity checks */

 start, address + first byte */

 following bytes */

 read */

 write */

 ----------------------------------------------------------------------- */

 I2C functions - common stuff                                            */

 read I2C */

 write I2C */

 read EEPROM content */

 init + register i2c adapter */

 bt878 */

 bt848 */

 Prevents usage of invalid delay values */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * Copyright (c) 2003 Gerd Knorr

 * Copyright (c) 2003 Pavel Machek

 ---------------------------------------------------------------------- */

 read gpio value */

 extract data */

		/* HACK: Probably, ir->mask_keydown is missing

 read gpio value */

 extract data */

 Check if it is keyup */

/*

 * FIXME: Nebula digi uses the legacy way to decode RC5, instead of relying

 * on the rc-core way. As we need to be sure that both IRQ transitions are

 * properly triggered, Better to touch it only with this hardware for

 * testing.

 decode raw bit pattern to RC5 code */

 get time */

 avoid overflow with gap >1s */

 signal we're ready to start a new code */

 Allow some timer jitter (RC5 is ~24ms anyway so this is ok) */

 ignore spurious codes (caused by light/other remotes) */

 read gpio port */

 get time of bit */

 avoid overflow with gap >1s */

 remote IRQ? */

 active code => add bit */

		/* only if in the code (otherwise spurious IRQ or timer

 starting new code */

 toggle GPIO pin 4 to reset the irq */

 ---------------------------------------------------------------------- */

 set timer_end for code completion */

/*

 * Get_key functions used by I2C remotes

 poll IR chip */

 ignore 0xaa */

	/*

	 * NOTE:

	 * lirc_i2c maps the pv951 code as:

	 *	addr = 0x61D6

	 *	cmd = bit_reverse (b)

	 * So, it seems that this device uses NEC extended

	 * I decided to not fix the table, due to two reasons:

	 *	1) Without the actual device, this is only a guess;

	 *	2) As the addr is not reported via I2C, nor can be changed,

	 *	   the device is bound to the vendor-provided RC.

 Instantiate the I2C IR receiver device, if present */

		/*

		 * The external IR receiver is at i2c address 0x34 (0x35 for

		 * reads).  Future Hauppauge cards will have an internal

		 * receiver at 0x30 (0x31 for reads).  In theory, both can be

		 * fitted, and Hauppauge suggest an external overrides an

		 * internal.

		 * That's why we probe 0x1a (~0x34) first. CB

 detect & configure */

 ms

 ms

 ms

 ms

 ms

 ms

 ms */

 ms */

 ms */

 enable remote irq */

 init hardware-specific stuff */

 init input device */

 all done */

 SPDX-License-Identifier: GPL-2.0

/*

 * Handlers for board audio hooks, split from bttv-cards

 *

 * Copyright (c) 2006 Mauro Carvalho Chehab <mchehab@kernel.org>

 ----------------------------------------------------------------------- */

 winview                                                                 */

 PT2254A programming Jon Tombs, jon@gte.esi.us.es */

 32 levels logarithmic */

 units */

 tens */

 ----------------------------------------------------------------------- */

 mono/stereo control for various cards (which don't use i2c chips but    */

 connect something to the GPIO pins                                      */

 Not much to do here */

/*

 * Mario Medina Nussbaum <medisoft@alohabbs.org.mx>

 *  I discover that on BT848_GPIO_DATA address a byte 0xcce enable stereo,

 *  0xdde enables mono and 0xccd enables sap

 *

 * Petr Vandrovec <VANDROVE@vc.cvut.cz>

 *  P.S.: At least mask in line above is wrong - GPIO pins 3,2 select

 *  input/output sound connection, so both must be set for output mode.

 *

 * Looks like it's needed only for the "tvphone", the "tvphone 98"

 * handles this with a tda9840

 *

 Not much to do here */

 SAP */

 Not much to do here */

 SAP */

 Lifetec 9415 handling */

 Not much to do here */

 A2 SAP */

 A2 stereo */

 TDA9821 on TerraTV+ Bt848, Bt878 */

 Not much to do here */

 Not much to do here */

btor (0xc32000, BT848_GPIO_OUT_EN);*/

 SAP */

/*

 * Dariusz Kowalewski <darekk@automex.pl>

 * sound control for Prolink PV-BT878P+9B (PixelView PlayTV Pro FM+NICAM

 * revision 9B has on-board TDA9874A sound decoder).

 *

 * Note: There are card variants without tda9874a. Forcing the "stereo sound route"

 *       will mute this cards.

 Not much to do here */

/*

 * Dariusz Kowalewski <darekk@automex.pl>

 * sound control for FlyVideo 2000S (with tda9874 decoder)

 * based on pvbt878p9b_audio() - this is not tested, please fix!!!

 Not much to do here */

-dk-???: 0x0880, 0x0080, 0x1800 ... */

/*

 * sound control for Canopus WinDVR PCI

 * Masaki Suzuki <masaki@btree.org>

 Not much to do here */

/*

 * sound control for AD-TVK503

 * Hiroshi Takekawa <sian@big.or.jp>

 btaor(0x1e0000, ~0x1e0000, BT848_GPIO_OUT_EN); */

 Not much to do here */

 btor(***, BT848_GPIO_OUT_EN); */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * bt878.c: part of the driver for the Pinnacle PCTV Sat DVB PCI card

 *

 * Copyright (C) 2002 Peter Hettkamp <peter.hettkamp@htp-tel.de>

 *

 * large parts based on the bttv driver

 * Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@metzlerbros.de)

 *                        & Marcus Metzler (mocm@metzlerbros.de)

 * (c) 1999,2000 Gerd Knorr <kraxel@goldbach.in-berlin.de>

*************************************/

 Miscellaneous utility  definitions */

*************************************/

 RISC instructions */

 RISC bits */

 At the beginning of every block we issue an IRQ with previous (finished) block number set

****************************/

 Start/Stop grabbing funcs */

****************************/

	/* complete the writing of the risc dma program now we have

	 * the card specifics

	/* original int mask had :

	 *    6    2    8    4    0

	 * 1111 1111 1000 0000 0000

	 * SCERR|OCERR|PABORT|RIPERR|FDSR|FTRGT|FBUS|RISCI

	 * Hacked for DST to:

	 * SCERR | OCERR | FDSR | FTRGT | FBUS | RISCI

 ignore pesky bits */

****************************/

 Interrupt service routine */

****************************/

 this interrupt is not for me */

		dprintk("bt878(%d) debug: irq count %d, stat 0x%8.8x, mask 0x%8.8x\n",bt->nr,count,stat,mask); */

 try to clear interrupt condition */

 special gpio signal */

 dprintk("dvb_bt8xx: dst enable mask 0x%02x enb 0x%02x \n", mp->dstg.enb.mask, mp->dstg.enb.enable);

 dprintk("dvb_bt8xx: dst write gpio mask 0x%02x out 0x%02x\n", mp->dstg.outp.mask, mp->dstg.outp.highvals);

 read */

 dprintk("dvb_bt8xx: dst read gpio 0x%02x\n", (unsigned)mp->dstg.rd.value);

 Set packet size */

**********************/

 PCI device handling */

**********************/

 clear interrupt mask */

 turn off all capturing, DMA and IRQs */

 first disable interrupts before unmapping the memory! */

 disable PCI bus-mastering */

 Should this be &=~ ?? */

	/* wake up any waiting processes

	   because shutdown flag is set, no new processes (in this queue)

	   are expected

******************************/

 Module management functions */

******************************/

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv - Bt848 frame grabber driver



    Copyright (C) 1996,97,98 Ralph  Metzler <rjkm@thp.uni-koeln.de>

			   & Marcus Metzler <mocm@thp.uni-koeln.de>

    (c) 1999-2002 Gerd Knorr <kraxel@bytesex.org>



    some v4l2 code lines are taken from Justin's bttv2 driver which is

    (c) 2000 Justin Schoeman <justin@suntiger.ee.up.ac.za>



    V4L1 removal from:

    (c) 2005-2006 Nickolay V. Shmyrev <nshmyrev@yandex.ru>



    Fixes to be fully V4L2 compliant by

    (c) 2006 Mauro Carvalho Chehab <mchehab@kernel.org>



    Cropping and overscan support

    Copyright (C) 2005, 2006 Michael H. Schimek <mschimek@gmx.at>

    Sponsored by OPQ Systems AB



 number of Bt848s in use */

 config variables */

 options */

 API features (turn on/off stuff for testing) */

 insmod args */

 ----------------------------------------------------------------------- */

 sysfs                                                                   */

 ----------------------------------------------------------------------- */

 dvb auto-load setup                                                     */

 CONFIG_MODULES */

 ----------------------------------------------------------------------- */

 static data                                                             */

 special timing tables from conexant... */

 PAL digital input over GPIO[7:0] */

 45 bytes following

 NTSC digital input over GPIO[7:0] */

 51 bytes following

 TGB_NTSC392 
 This table has been modified to be used for Fusion Rev D

 size of table = 42

/* minhdelayx1	first video pixel we can capture on a line and

   hdelayx1	start of active video, both relative to rising edge of

		/HRESET pulse (0H) in 1 / fCLKx1.

   swidth	width of active video and

   totalwidth	total line width, both in 1 / fCLKx1.

   sqwidth	total line width in square pixels.

   vdelay	start of active video in 2 * field lines relative to

		trailing edge of /VRESET pulse (VDELAY register).

   sheight	height of active video in 2 * field lines.

   extraheight	Added to sheight for cropcap.bounds.height only

   videostart0	ITU-R frame line number of the line corresponding

 * 2 because vertically we count field lines times two, */	 \

 e.g. 23 * 2 to 23 * 2 + 576 in PAL-BGHI defrect. */		 \

 4 is a safety margin at the end of the line. */		 \

 PAL-BDGHI */

 max. active video is actually 922, but 924 is divisible by 4 and 3! */

 actually, max active PAL with HSCALE=0 is 948, NTSC is 768 - nil */

 min (2048 / 4, 0x1ff) & 0xff */

		/* ITU-R frame line number of the first VBI line

		   we can capture, of the first and second field.

 minhdelayx1 */ 68,

 hdelayx1 */ 186,

			/* Should be (768 * 1135 + 944 / 2) / 944.

			   cropcap.defrect is used for image width

 swidth */ 924,

 totalwidth */ 1135,

 sqwidth */ 944,

 vdelay */ 0x20,

 sheight */ 576,

			/* bt878 (and bt848?) can capture another

 extraheight */ 2,

 videostart0 */ 23)

 min (1600 / 4, 0x1ff) & 0xff */

 minhdelayx1 */ 68,

 hdelayx1 */ 128,

 Should be (640 * 910 + 780 / 2) / 780? */

 swidth */ 768,

 totalwidth */ 910,

 sqwidth */ 780,

 vdelay */ 0x1a,

 sheight */ 480,

 extraheight */ 0,

 videostart0 */ 23)

 like PAL, correct? */

 minhdelayx1 */ 68,

 hdelayx1 */ 186,

 swidth */ 924,

 totalwidth */ 1135,

 sqwidth */ 944,

 vdelay */ 0x20,

 sheight */ 576,

 extraheight */ 0,

 videostart0 */ 23)

 minhdelayx1 */ 68,

 hdelayx1 */ 130,

 swidth */ (640 * 910 + 780 / 2) / 780,

 totalwidth */ 910,

 sqwidth */ 780,

 vdelay */ 0x1a,

 sheight */ 576,

 extraheight */ 0,

 videostart0 */ 23)

 minhdelayx1 */ 68,

 hdelayx1 */ 135,

 swidth */ (640 * 910 + 780 / 2) / 780,

 totalwidth */ 910,

 sqwidth */ 780,

 vdelay */ 0x1a,

 sheight */ 480,

 extraheight */ 0,

 videostart0 */ 23)

 minhdelayx1 */ 68,

 hdelayx1 */ 186,

 swidth */ (768 * 1135 + 944 / 2) / 944,

 totalwidth */ 1135,

 sqwidth */ 944,

 vdelay */ 0x20,

 sheight */ 576,

 extraheight */ 0,

 videostart0 */ 23)

 minhdelayx1 */ 68,

 hdelayx1 */ 135,

 swidth */ (640 * 910 + 780 / 2) / 780,

 totalwidth */ 910,

 sqwidth */ 780,

 vdelay */ 0x16,

 sheight */ 480,

 extraheight */ 0,

 videostart0 */ 23)

		/* that one hopefully works with the strange timing

		 * which video recorders produce when playing a NTSC

 minhdelayx1 */ 68,

 hdelayx1 */ 186,

 swidth */ 924,

 totalwidth */ 1135,

 sqwidth */ 944,

 vdelay */ 0x1a,

 sheight */ 480,

 extraheight */ 0,

 videostart0 */ 23)

 ----------------------------------------------------------------------- */

/* bttv format list

 byteswap */

 byteswap */

 byte+word swap */

 byteswap */

 ----------------------------------------------------------------------- */

 resource management                                                     */

/*

   RESOURCE_    allocated by                freed by



   VIDEO_READ   bttv_read 1)                bttv_read 2)



   VIDEO_STREAM VIDIOC_STREAMON             VIDIOC_STREAMOFF

		 VIDIOC_QBUF 1)              bttv_release

		 VIDIOCMCAPTURE 1)



   OVERLAY	 VIDIOCCAPTURE on            VIDIOCCAPTURE off

		 VIDIOC_OVERLAY on           VIDIOC_OVERLAY off

		 3)                          bttv_release



   VBI		 VIDIOC_STREAMON             VIDIOC_STREAMOFF

		 VIDIOC_QBUF 1)              bttv_release

		 bttv_read, bttv_poll 1) 4)



   1) The resource must be allocated when we enter buffer prepare functions

      and remain allocated while buffers are in the DMA queue.

   2) This is a single frame read.

   3) VIDIOC_S_FBUF and VIDIOC_S_FMT (OVERLAY) still work when

      RESOURCE_OVERLAY is allocated.

   4) This is a continuous read, implies VIDIOC_STREAMON.



   Note this driver permits video input and standard changes regardless if

   resources are allocated.

 mutual exclusive resources */

 have it already allocated */

 is it free? */

 no, someone else uses it */

 Do crop - use current, don't - use default parameters. */

		/* We cannot capture the same line as video and VBI data.

 Claim scan lines above fh->vbi_fmt.end. */

 it's free, grab it */

 Call with btv->lock down. */

 Call with btv->lock down. */

	/* VBI capturing ends at VDELAY, start of video capturing, no

	   matter how many lines the VBI RISC program expects. When video

	   capturing is off, it shall no longer "preempt" VBI capturing,

 trying to free resources not allocated by us ... */

 ----------------------------------------------------------------------- */

 If Bt848a or Bt849, use PLL for PAL/SECAM and crystal for NTSC          */

/* Frequency = (F_input / PLL_X) * PLL_I.PLL_F/PLL_C

   PLL_X = Reference pre-divider (0=1, 1=2)

   PLL_C = Post divider (0=6, 1=4)

   PLL_I = Integer input

   PLL_F = Fractional input



   F_input = 28.636363 MHz:

   PAL (CLKx2 = 35.46895 MHz): PLL_X = 1, PLL_I = 0x0E, PLL_F = 0xDCF9, PLL_C = 0

 prevent overflows */

 no PLL needed */

  Let other people run while the PLL stabilizes */

 used to switch between the bt848's analog/digital video capture modes */

 timing change...reset timing generator address */

 ----------------------------------------------------------------------- */

 printk("set bright: %d\n", bright); 
 We want -128 to 127 we get 0-65535 */

 -128 to 127 */

 0-511 */

 0-511 for the color */

 ----------------------------------------------------------------------- */

 needed by RemoteVideo MX */

 card specific hook */

 automute */

		/* Note: the inputs tuner/radio/extern/intern are translated

		   to msp routings. This assumes common behavior for all msp3400

		   based TV cards. When this assumption fails, then the

		   specific MSP routing must be added to the card table.

 Some boards need the msp do to the radio demod */

			/* Yes, this is the same input as for RADIO. I doubt

			   if this is ever used. The only board with an INTERN

			   input is the BTTV_BOARD_AVERMEDIA98. I wonder how

			   that was tested. My guess is that the whole INTERN

			/* This is the only card that uses TUNER2, and afaik,

			   is the only difference between the VOODOOTV_FM

	/* Scale factor min. 1:1, max. 16:1. Min. image size

		/* For bug compatibility with VIDIOCGCAP and image

 Call with btv->lock down. */

 current = default */

 Call with btv->lock down. */

 active capture -> delayed input switch */

 clear status */

 i2c only */

 full video */

 very basic init only */

 set planar and packed mode trigger points and         */

 set rising edge of inverted GPINTR pin as irq trigger */

 interrupt */

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

 start field counter */

 stop field counter */

 ----------------------------------------------------------------------- */

 misc helpers                                                            */

 ----------------------------------------------------------------------- */

 video4linux (1) interface                                               */

 check settings */

		/* Make sure tvnorm and vbi_end remain consistent

		/* In this mode capturing always starts at defrect.top

			/* btv->crop counts frame lines. Max. scale

 alloc + fill struct bttv_buffer (if changed) */

 alloc risc memory */

 Switch to the radio tuner */

	/* s_frequency may clamp the frequency, so get the actual

 bt848 has a 12-bit register space */

 bt848 has a 12-bit register space */

/* Given cropping boundaries b and the scaled width and height of a

   single field or frame, which must not exceed hardware limits, this

 Max. hor. scale factor 16:1. */

 Min. hor. scale factor 1:1. */

 Max. vert. scale factor 16:1, single fields 8:1. */

		/* Min. vert. scale factor 1:1.

/* Returns an error if scaling to a frame or single field with the given

   width and height is not possible with the current cropping parameters

   and width aligned according to width_mask. If adjust_size is TRUE the

   function may adjust the width and/or height instead, rounding width

   to (width + width_bias) & width_mask. If adjust_crop is TRUE it may

   also adjust the current cropping parameters to get closer to the

	/* Make sure tvnorm, vbi_end and the current cropping parameters

 Do crop - use current, don't - use default parameters. */

		/* We cannot scale up. When the scaled image is larger

		   than crop.rect we adjust the crop.rect as required

		/* We cannot capture the same line as video and VBI data.

		   Note btv->vbi_end is really a minimum, see

 Max. scale factor is 16:1 for frames, 8:1 for fields. */

 Min. scale factor is 1:1. */

 Round after clamping to avoid overflow. */

 Move the crop window out of the way. */

 success */

/* Returns an error if the given overlay window dimensions are not

   possible with the current cropping parameters. If adjust_size is

   TRUE the function may adjust the window width and/or height

   instead, however it always rounds the horizontal position and

   width as btcx_align() does. If adjust_crop is TRUE the function

   may also adjust the current cropping parameters to get closer

 4-byte alignment. */

 width_bias: round down */ 0,

 adjust_size */ fixup,

 adjust_crop */ fixup);

	/* copy clips  --  luckily v4l1 + v4l2 are binary

 clip against screen */

 4-byte alignments */

 no alignment fixups needed */

 update overlay if needed */

 ----------------------------------------------------------------------- */

 Y plane */

 width must be a multiple of 16 pixels */

 nearest */

 width must be a multiple of 4 pixels */

 nearest */

 FIELD_ANY case */

 adjust_size */ 1,

 adjust_crop */ 0);

 update data for the application */

 adjust_size */ 1,

 adjust_crop */ 0);

 adjust_size */ 1,

 adjust_crop */ 1);

 update our state information */

	/*

	 * No need to lock here: those vars are initialized during board

	 * probe and remains untouched during the rest of the driver lifecycle

 verify args */

 switch over */

 check args */

 width_mask */ ~3,

 width_bias */ 2,

 adjust_size */ 0,

 adjust_crop */ 0);

 ok, accept it */

 defrect and bounds are set via g_selection */

		/*

		 * No fh->do_crop = 1; because btv->crop[1] may be

		 * inconsistent with fh->width or fh->height and apps

		 * do not expect a change here.

	/* Make sure tvnorm, vbi_end and the current cropping

	   parameters remain consistent until we're done. Note

 Min. scaled size 48 x 32. */

 Top and height must be a multiple of two. */

			/* VIDEO_READ in use by another fh,

 streaming capture */

 read() capture */

 need to capture a new frame */

 allocate per filehandle data */

	/* The V4L2 spec requires one global set of cropping parameters

	   which only change on request. These are stored in btv->crop[1].

	   However for compatibility with V4L apps and cropping unaware

	   V4L2 apps we now reset the cropping parameters as seen through

	   this fh, which is to say VIDIOC_G_SELECTION and scaling limit checks

	   will use btv->crop[0], the default cropping parameters for the

	   current video standard, and VIDIOC_S_FMT will not implicitly

	   change the cropping parameters until VIDIOC_S_SELECTION has been

 module parameter */

	/* Likewise there should be one global set of VBI capture

	   parameters, but for compatibility with V4L apps and earlier

 turn off overlay */

 stop video capture */

 stop vbi capture */

 free stuff */

 ----------------------------------------------------------------------- */

 radio interface                                                         */

 allocate per filehandle data */

 ----------------------------------------------------------------------- */

 some debug code                                                         */

 ----------------------------------------------------------------------- */

 irq handler                                                             */

 format change detected (525 vs. 625)

 vertical sync (new field)

 horizontal sync

 chroma/luma AGC overflow

 horizontal lock changed

 video presence changed

 hw irc operation finished

 gpio port triggered irq

 risc instruction triggered irq

 pixel data fifo dropped data (high pci bus latencies)

 pixel data fifo overrun

 fifo data stream resyncronisation

 parity error (data transfer)

 parity error (read risc instructions)

 pci abort

 risc instruction error

 syncronisation error

 capture request ? */

 capture request for other field ? */

			/* Mike Isely <isely@pobox.com> - Only check

			 * and set up the bottom field in the logic

			 * below.  Don't ever do the top field.  This

			 * of course means that if we set up the

			 * bottom field in the above code that we'll

			 * actually skip a field.  But that's OK.

			 * Having processed only a single buffer this

			 * time, then the next time around the first

			 * available buffer should be for a top field.

			 * That will then cause us here to set up a

			 * top then a bottom field in the normal way.

			 * The alternative to this understanding is

			 * that we set up the second available buffer

			 * as a top field, but that's out of order

			 * since this driver always processes the top

			 * field first - the effect will be the two

			 * buffers being returned in the wrong order,

			 * with the second buffer also being delayed

			 * by one field time (owing to the fifo nature

			 * of videobuf).  Worse still, we'll be stuck

			 * doing fields out of order now every time

			 * until something else causes a field to be

			 * dropped.  By effectively forcing a field to

			 * drop this way then we always get back into

			 * sync within a single frame time.  (Out of

			 * order fields can screw up deinterlacing

 screen overlay ? */

 deactivate stuff */

 wake up */

 cancel all outstanding capture / vbi requests */

 new buffer set */

 switch over */

 switch input */

 wake up finished buffers */

 switch */

 get/clear interrupt status bits */

 get device status bits */

 trigger automute */

 ----------------------------------------------------------------------- */

 initialization                                                          */

 register video4linux devices */

 video */

 vbi */

 radio */

 all done */

 on OpenFirmware machines (PowerMac at least), PCI memory cycle */

 response on cards with no firmware is not enabled by OF */

 initialize structs / fill in defaults */

 pci stuff (init, get irq/mmio, ... */

 identify card */

 disable irqs, register irq handler */

 init options from insmod args */

 fill struct bttv with some useful defaults */

 initialize hardware */

 gpio */

 needs to be done before i2c is registered */

 register i2c + gpio */

 some card-specific stuff (needs working i2c) */

 90.5Mhz default */

 mute device */

 register video4linux + input */

 current = default */

 add subdevices and autoload dvb-bt8xx if needed */

 everything is fine */

 shutdown everything (DMA+IRQs) */

 tell gpio modules we are leaving ... */

 unregister i2c_bus + input */

 unregister video4linux */

 free allocated memory */

 free resources */

 stop dma + irqs */

 save bt878 state */

 restore bt878 state */

 restart dma */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	Frontend/Card driver for TwinHan DST Frontend

	Copyright (C) 2003 Jamie Honan

	Copyright (C) 2004, 2005 Manu Abraham (manu@kromtek.com)



 because complete disabling means no output, no need to do output packet */

	Vertical	*/

	Horizontal	*/

	ATSC	*/

	Digital	*/

	Inversion = Normal	*/

/*

	Known cards list

	Satellite

	-------------------

		  200103A

	VP-1020   DST-MOT	LG(old), TS=188



	VP-1020   DST-03T	LG(new), TS=204

	VP-1022   DST-03T	LG(new), TS=204

	VP-1025   DST-03T	LG(new), TS=204



	VP-1030   DSTMCI,	LG(new), TS=188

	VP-1032   DSTMCI,	LG(new), TS=188



	Cable

	-------------------

	VP-2030   DCT-CI,	Samsung, TS=204

	VP-2021   DCT-CI,	Unknown, TS=204

	VP-2031   DCT-CI,	Philips, TS=188

	VP-2040   DCT-CI,	Philips, TS=188, with CA daughter board

	VP-2040   DCT-CI,	Philips, TS=204, without CA daughter board



	Terrestrial

	-------------------

	VP-3050  DTTNXT			 TS=188

	VP-3040  DTT-CI,	Philips, TS=188

	VP-3040  DTT-CI,	Philips, TS=204



	ATSC

	-------------------

	VP-3220  ATSCDI,		 TS=188

	VP-3250  ATSCAD,		 TS=188



	obsolete	*/

	obsolete	*/

	obsolete	*/

	obsolete	*/

	An OEM board	*/

 unknown to vendor	*/

	Write failed		*/

	Read failure		*/

	Unack'd write		*/

	DST not ready yet	*/

	Checksum failure	*/

	Card capabilities	*/

	Multiple tuners		*/

	STV0299 check	*/

	Single tuner		*/

dprintk("%s: Getting Signal strength and other parameters\n", __func__);

	if (state->type_flags & DST_TYPE_HAS_NEWTUNE) {

/*

 * line22k0    0x00, 0x09, 0x00, 0xff, 0x01, 0x00, 0x00, 0x00

 * line22k1    0x00, 0x09, 0x01, 0xff, 0x01, 0x00, 0x00, 0x00

 * line22k2    0x00, 0x09, 0x02, 0xff, 0x01, 0x00, 0x00, 0x00

 * tone        0x00, 0x09, 0xff, 0x00, 0x01, 0x00, 0x00, 0x00

 * data        0x00, 0x09, 0xff, 0x01, 0x01, 0x00, 0x00, 0x00

 * power_off   0x00, 0x09, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00

 * power_on    0x00, 0x09, 0xff, 0xff, 0x01, 0x00, 0x00, 0x00

 * Diseqc 1    0x00, 0x08, 0x04, 0xe0, 0x10, 0x38, 0xf0, 0xec

 * Diseqc 2    0x00, 0x08, 0x04, 0xe0, 0x10, 0x38, 0xf4, 0xe8

 * Diseqc 3    0x00, 0x08, 0x04, 0xe0, 0x10, 0x38, 0xf8, 0xe4

 * Diseqc 4    0x00, 0x08, 0x04, 0xe0, 0x10, 0x38, 0xfc, 0xe0

		dst_get_signal(state);	
 check if the ASIC is there */

 determine settings based on type */

 create dvb_frontend */

	Manu (DST is a card not a frontend)	*/

     . symbol_rate_tolerance	=	???,*/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Bt8xx based DVB adapter driver

 *

 * Copyright (C) 2002,2003 Florian Schirmer <jolt@tuxbox.org>

 6 * 36.16666666667MHz */

 Hmm, n squared. Hope n is small */

 Hz, really 1.0111 MHz and a /10 prescaler */

 This is really the bit driving the tuner chip cx24108 */

 kHz */

 satellite IF is 950..2150MHz */

 decide which VCO to use for the input frequency */

 the gain values must be set by SetSymbolrate */

	/* compute the pll divider needed, from Conexant data sheet,

	   resolved for (n*32+a), remember f(vco) is f(receive) *2 or *4,

	   depending on the divider bit. It is set to /4 on the 2 lowest

	/* everything is shifted left 11 bits to left-align the bits in the

	/* set vga and vca to their widest-band settings, as a precaution.

writereg(client,0x56,0x7f);

 output */

 relay on */

 relay off */

 Reset */

	/* RESET DEVICE

	 * reset is controlled by GPIO-0

	 * when set to 0 causes reset and when to 1 for normal op

	 * must remain reset for 128 clock cycles on a 50Mhz clock

	 * also PRM1 PRM2 & PRM4 are controlled by GPIO-1,GPIO-2 & GPIO-4

	 * We assume that the reset has be held low long enough or we

	 * have been reset by a power on.  When the driver is unloaded

	 * reset set to 0 so if reloaded we have been reset.

 reset & PRM1,2&4 are outputs */

 Reset */

 Now set for normal operation */

 wait for operation to begin */

	/*

	 * Reset the frontend, must be called before trying

	 * to initialise the MT352 or mt352_attach

	 * will fail. Same goes for the nxt6000 frontend.

	 *

 Pulse the reset line */

 High */

 Low  */

 High */

 TPSERIAL for 3303 in TOP_CONTROL */

 Set pin 27 of the lgdt3303 chip high to reset the frontend */

 Pulse the reset line */

 High */

 Low  */

 High */

		/*

		 * It is possible to determine the correct frontend using the I2C bus (see the Nebula SDK);

		 * this would be a cleaner solution than trying each frontend in turn.

 Old Nebula (marked (c)2003 on high profile pci card) has nxt6000 demod */

 New Nebula (marked (c)2005 on low profile pci card) has mt352 demod */

	DST is not a frontend driver !!!		*/

	Setup the Card					*/

	DST is not a frontend, attaching the ASIC	*/

	Attach other DST peripherals if any		*/

	Conditional Access device			*/

		/* should be: BT878_A_GAIN=0,BT878_A_PWRDN,BT878_DA_DPM,BT878_DA_SBR,

		/* 26, 15, 14, 6, 5

		 * A_PWRDN  DA_DPM DA_SBR DA_IOM_DA

 A_PWRDN DA_SBR DA_APP (high speed serial) */

case 0x07711461:

 A_PWRDN DA_SBR  DA_APP[0] PKTP=10 RISC_ENABLE FIFO_ENABLE*/

		/* 25,21,14,11,10,9,8,3,2 then

		 * 0x33 = 5,4,1,0

		 * A_SEL=SML, DA_MLB, DA_SBR,

		 * DA_SDR=f, fifo trigger = 32 DWORDS

		 * IOM = 0 == audio A/D

		 * DPM = 0 == digital audio mode

		 * == async data parallel port

		 * then 0x33 (13 is set by start_capture)

		 * DA_APP = async data parallel port,

		 * ACAP_EN = 1,

	/* FIXME:

	 * .shutdown	= dvb_bt8xx_shutdown,

	 * .suspend	= dvb_bt8xx_suspend,

	 * .resume	= dvb_bt8xx_resume,

 SPDX-License-Identifier: GPL-2.0-or-later

/*

	CA-driver for TwinHan DST Frontend/Card



	Copyright (C) 2004, 2005 Manu Abraham (manu@kromtek.com)



	Try to make this dynamic	*/

 If error

 work required here.

 Transform dst message to correct application_info message

 First, the command and length fields

 Copy application_type, application_manufacturer and manufacturer_code

 Set string length and copy string

 Print raw data

 Set the command and length of the output

 Append to output

	Will implement the rest soon		*/

	Need some more work	*/

	Will implement the rest soon		*/

	MSB	*/

	LSB	*/

		/*

		 *	Need to compute length for EN50221 section 8.3.2, for the time being

		 *	assuming 8.3.2 is not applicable

	length is excluding tag & length	*/

	tags too	*/

	Board supports CA PMT reply ?		*/

	Do test board			*/

	Not there yet but soon		*/

	CA PMT Reply capable		*/

	Process CA PMT Reply		*/

	will implement soon		*/

	CA PMT Reply not capable	*/

	put a dummy message		*/

	EN50221 tag	*/

 code simplification started

      Have to handle the 2 basic types of cards here  */

 only for debugging

	We have now only the standard ioctl's, the driver is upposed to handle internals.	*/

 SPDX-License-Identifier: GPL-2.0-or-later

/*



    bttv-if.c  --  old gpio interface to other kernel modules

		   don't use in new code, will go away in 2.7

		   have a look at bttv-gpio.c instead.



    bttv - Bt848 frame grabber driver



    Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@thp.uni-koeln.de)

			   & Marcus Metzler (mocm@thp.uni-koeln.de)

    (c) 1999-2003 Gerd Knorr <kraxel@bytesex.org>





 ----------------------------------------------------------------------- */

 Exported functions - for other modules which want to access the         */

                      gpio ports (IR for example)                        */

                      see bttv.h for comments                            */

/* prior setting BT848_GPIO_REG_INP is (probably) not needed

/* prior setting BT848_GPIO_REG_INP is (probably) not needed

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Linux driver the digital TV devices equipped with B2C2 FlexcopII(b)/III

 * flexcop-pci.c - covers the PCI part including DMA transfers

 * see flexcop.c for copyright information

	/* buffersize (at least for DMA1, need to be % 188 == 0,

 0 = addr0 of dma1; 1 = addr1 of dma1 */

 position of the pointer last time the timer/packet irq occurred */

/* When PID filtering is turned on, we use the timer IRQ, because small amounts

 * of data need to be passed to the user space instantly as well. When PID

 errors */

		/* for the timer IRQ we only can use buffer dmx feeding, because we don't have

		/* buffer end was reached, restarted from the beginning

		 * pass the data from last_cur_pos to the buffer end to the demux

 general flexcop init */

 bus specific part */

 init flexcop */

 init dma */

/* in theory every _exit function should be called exactly two times,

 * here and in the bail-out-part of the _init-function

 SPDX-License-Identifier: GPL-2.0

/*

 * Linux driver for digital TV devices equipped with B2C2 FlexcopII(b)/III

 * flexcop-dma.c - configuring and controlling the DMA of the FlexCop

 * see flexcop.c for copyright information

 start the DMA transfers, but not the DMA IRQs */

 1 cycles = 1.97 msec */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ngene.c: nGene PCIe bridge driver

 *

 * Copyright (C) 2005-2007 Micronas

 *

 * Copyright (C) 2008-2009 Ralph Metzler <rjkm@metzlerbros.de>

 *                         Modifications for new nGene firmware,

 *                         support for EEPROM-copying,

 *                         support for new dual DVB-S2 card prototype

***************************************************************************/

 nGene interrupt handler **************************************************/

***************************************************************************/

					/*

					   We didn't get data

					   Clear in service flag to make sure we

					   get called on next interrupt again.

					   leave fill/empty (0x80) flag alone

					   to avoid hardware running out of

					   buffers during startup, we hold only

					   in run state ( the source may be late

					   delivering data )

 Stop processing stream */

					/* We got a valid buffer,

 Stop processing stream */

 if (dev->channel[i].State>=KSSTATE_RUN) { */

 Request might have been processed by a previous call. */

***************************************************************************/

 nGene command interface **************************************************/

***************************************************************************/

 Notify 8051. */

ngwritel(0, FORCE_NMI);*/

/*

 02000640 is sample on rising edge.

 02000740 is sample on falling edge.

 02000040 is ignore "valid" signal



 0: FD_CTL1 Bit 7,6 must be 0,1

    7   disable(fw controlled)

    6   0-AUX,1-TS

    5   0-par,1-ser

    4   0-lsb/1-msb

    3,2 reserved

    1,0 0-no sync, 1-use ext. start, 2-use 0x47, 3-both

 1: FD_CTL2 has 3-valid must be hi, 2-use valid, 1-edge

 2: FD_STA is read-only. 0-sync

 3: FD_INSYNC is number of 47s to trigger "in sync".

 4: FD_OUTSYNC is number of 47s to trigger "out of sync".

 5: FD_MAXBYTE1 is low-order of bytes per packet.

 6: FD_MAXBYTE2 is high-order of bytes per packet.

 7: Top byte is unused.

***************************************************************************/

 DRXH */

 DRXHser */

 S2ser */

 LGDT3303 */

 Set NGENE I2S Config to 16 bit packed */

 Set NGENE I2S Config to transport stream compatible mode */

 SDTV */

 HDTV 1080i50 */

 HDTV 1080i60 */

/*

 * 50 48 60 gleich

 * 27p50 9f 00 22 80 42 69 18 ...

 * 27p60 93 00 22 80 82 69 1c ...

 Maxbyte to 1144 (for raw data) */

 clear_buffers(chan); */

	/*

	dev_info(pdev, "st %d\n", state);

	msleep(100);

		/* dev_info(pdev, "lock=%08x\n",

 0x66666666 = 50MHz *2^33 /250MHz */

		/* else dev_info(pdev, "lock=%08x\n",

***************************************************************************/

 nGene hardware init and release functions ********************************/

***************************************************************************/

***************************************************************************/

 Ring buffer handling *****************************************************/

***************************************************************************/

 Last Buffer points back to first one */

	/* Copy pointer to scatter gather list in TSRingbuffer

	   structure for buffer 2

	   Load number of buffer

 Point to first buffer entry */

 Loop through all buffer and set Buffer 2 pointers to TSIdlebuffer */

 enable MSI if kernel and card support it */

***************************************************************************/

***************************************************************************/

***************************************************************************/

 release I2C client (tuner) if needed */

 for now only one mode */

 be sure this is set to zero */

 check for CXD2099AR presence before attaching */

**********************************/

 workaround for shutdown failure */

**********************************/

***************************************************************************/

 device probe/remove calls ************************************************/

***************************************************************************/

 Alloc buffers and start nGene */

 Register DVB adapters and devices for both channels */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ngene-cards.c: nGene PCIe bridge driver - card specific info

 *

 * Copyright (C) 2005-2007 Micronas

 *

 * Copyright (C) 2008-2009 Ralph Metzler <rjkm@metzlerbros.de>

 *                         Modifications for new nGene firmware,

 *                         support for EEPROM-copying,

 *                         support for new dual DVB-S2 card prototype

 demods/tuners */

***************************************************************************/

 I2C transfer functions used for demod/tuner probing***********************/

***************************************************************************/

***************************************************************************/

 Demod/tuner attachment ***************************************************/

***************************************************************************/

 tuner 1+2: i2c adapter #0, tuner 3+4: i2c adapter #1 */

	/*

	 * due to a hardware quirk with the I2C gate on the stv0367+tda18212

	 * combo, the tda18212 must be probed by reading it's id _twice_ when

	 * cold started, or it very likely will fail.

 perform tuner probe/init/attach */

 store channel info */

	/*

	 * attach lnbh25 - leftshift by one as the lnbh25 driver expects 8bit

	 * i2c addresses

 the cxd2841er driver expects 8bit/shifted I2C addresses */

 attach frontend */

***************************************************************************/

 XO2 related lists and functions ******************************************/

***************************************************************************/

 Enable tuner power, disable pll, reset demods */

 Release demod resets */

	/*

	 * speed: 0=55,1=75,2=90,3=104 MBit/s

	 * Note: The ngene hardware must be run at 75 MBit/s compared

	 * to more modern ddbridge hardware which runs at 90 MBit/s,

	 * else there will be issues with the data transport and non-

	 * working secondary/slave demods/tuners.

 Start XO2 PLL */

***************************************************************************/

 Probing and port/channel handling ****************************************/

***************************************************************************/

 demod found, attach it */

 demod #2: reprogram outputs DPN1 & DPN2 */

 PARALLEL */

/* A single func to attach the demo and tuner, rather than

 * use two sep funcs like the current design mandates.

***************************************************************************/

 EEPROM TAGS **************************************************************/

***************************************************************************/

 0x0001 - 0x000F reserved for housekeeping */

 0xFFFF - 0xFFFE reserved for housekeeping */

/* Micronas assigned tags

 2 Bytes data */

 2 Bytes data */

 2 Bytes data */

 2 Bytes data */

 Tag range for OEMs */

	/* Note: We write the data one byte at a time to avoid

	   issues with page sizes. (which are different for

	   each manufacture and eeprom size)

 Poll for finishing write cycle */

***************************************************************************/

 Switch control (I2C gates, etc.) *****************************************/

***************************************************************************/

 Channel 0 is analog, which is currently unsupported */

 Ensure these are NULL else the frame will call them (as funcs) */

 A custom electrical interface config for the demod to bridge */

***************************************************************************/

***************************************************************************/

 PCI Subsystem ID *********************************************************/

***************************************************************************/

***************************************************************************/

***************************************************************************/

 Init/Exit ****************************************************************/

***************************************************************************/

 pr_*() since we don't have a device to use with dev_*() yet */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ngene-dvb.c: nGene PCIe bridge driver - DVB functions

 *

 * Copyright (C) 2005-2007 Micronas

 *

 * Copyright (C) 2008-2009 Ralph Metzler <rjkm@metzlerbros.de>

 *                         Modifications for new nGene firmware,

 *                         support for EEPROM-copying,

 *                         support for new dual DVB-S2 card prototype

***************************************************************************/

 COMMAND API interface ****************************************************/

***************************************************************************/

***************************************************************************/

 DVB functions and API interface ******************************************/

***************************************************************************/

 start of filler packet */

 blindly copy buffers if ci_tsfix is disabled */

 ci_tsfix = 1 */

		/*

		 * since the remainder of the TS packet which got cut off

		 * in the previous tsin_exchange() run is at the beginning

		 * of the new TS buffer, append this to the temp buffer and

		 * send it to the DVB ringbuffer afterwards.

		/*

		 * copy TS packets to the DVB ringbuffer and detect new offset

		 * shifts by checking for a valid TS SYNC byte

				/*

				 * no SYNC header, find new offset shift

				 * (max. 188 bytes, tsoff will be mod 188)

					/*

					 * offset corrected. re-check remaining

					 * len for a full TS frame, break and

					 * skip to fragment handling if < 188.

		/*

		 * if a fragment is left, copy to temp buffer. The remainder

		 * will be appended in the next tsin_exchange() iteration.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ngene-i2c.c: nGene PCIe bridge driver i2c functions

 *

 * Copyright (C) 2005-2007 Micronas

 *

 * Copyright (C) 2008-2009 Ralph Metzler <rjkm@metzlerbros.de>

 *                         Modifications for new nGene firmware,

 *                         support for EEPROM-copying,

 *                         support for new dual DVB-S2 card prototype

 FIXME - some of these can probably be removed */

 Firmware command for i2c operations */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 On 6110, initialize mozaic darkness strength */

 Load (blank) cursor bitmap mask (2bpp) */

 Border & background colors */

 Enable channels we support */

/* First 8k is motion flag (512 bytes * 16). Following that is an 8k+8k

 * threshold and working table for each channel. At least that's what the

 * spec says. However, this code (taken from rdk) has some mystery 8k

 Clear motion flag area */

 Clear working cache table */

 Set default threshold table */

 Default motion settings */

 | SOLO_VI_MOTION_INTR_START_STOP */

 Set default border */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 6010 M4V */

 6110 h.264 */

 Some fixups for 6010/M4V */

 Frame rate and interval */

 Now handle the jpeg header */

 Make sure to do a bandwidth check */

 Disable all encoding for this channel */

 Common for both std and ext encoding */

 Standard encoding only */

 Extended encoding only */

 Enables the standard encoder */

 Single shot */

 Buffer wrap */

/* Build a descriptor queue out of an SG list and send it to the P2M for

 We assume this is smaller than the scatter size */

 Single descriptor */

 Buffer wrap */

			/* XXX: Do these as separate DMA requests, to avoid

			   timeout errors triggered by awkwardly sized

			   descriptors. See

			   <https://github.com/bluecherrydvr/solo6x10/issues/8>

 Because we may use two descriptors per loop */

 Extract values from VOP header - VE_STATUSxx */

 If this is a key frame, add extra header */

 Now get the actual mpeg payload */

 V4L2_PIX_FMT_MJPEG */

 Check for motion flags */

 Check if the hardware has any new ones in the queue */

 FAIL... */

 Sanity check */

 V4L2_PIX_FMT_MJPEG */

 Default to CIF 1/2 size */

 Full frame */

 Just set these */

 This does not change the encoder at all */

	/*

	 * More information is needed about these 'extended' types. As far

	 * as I can tell these are basically additional video streams with

	 * different MPEG encoding attributes that can run in parallel with

	 * the main stream. If so, then this should be implemented as a

	 * second video node. Abusing priv like this is certainly not the

	 * right approach.

	if (pix->priv)

		solo_enc->type = SOLO_ENC_TYPE_EXT;

 XXX: Shouldn't we be able to get/set this from videobuf? */

		/* Allow for up to 30 events (1 second for NTSC) to be

 Input callbacks */

 Video capture format callbacks */

 Streaming I/O */

 Frame size and interval */

 Video capture parameters */

 Logging and events */

 Motion Detection Threshold matrix */

 Initialize this per encoder */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 XXX: Undocumented bits at b17 and b24 */

		/* NOTE: Ref driver has (62 << 24) here as well, but it causes

 Set scale 1, 9 dimension */

 Set scale 2, 10 dimension */

 Set scale 3, 11 dimension */

 Set scale 4, 12 dimension */

 Set scale 5, 13 dimension */

 Progressive */

 Clear OSD */

 Clear OSG buffer */

 Should be called with enable_lock held */

 Disable OSD on this channel */

 Enable OSD on this channel */

/*

 * Set channel Quality Profile (0-3).

 Initialize Quality Profile for all channels */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

/* XXX: The SOLO6x10 i2c does not have separate interrupts for each i2c

 * channel. The bus can only handle one i2c event at a time. The below handles

 * this all wrong. We should be using the status registers to see if the bus

 * is in use, and have a global lock to check the status register. Also,

 * the bulk of the work should be handled out-of-interrupt. The ugly loops

 * that occur during interrupt scare me. The ISR should merely signal

 XXX Right return value for failure? */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 Image size is two fields, SOLO_HW_BPL is one horizontal line in hardware */

 First time around, assert erase off */

 Keep the erasing flag on for 8 frames minimum */

 Here, we just keep window/channel the same */

 Row 1 */

 Row 2 */

 4up's first */

 Remaining case is 16up for 16-port */

	/* Only "break" from this loop if slock is held, otherwise

 first channel in the n-up */

	/* Possible outputs:

	 *  Multi 4-up (cameras 1-4)

	 *  Multi 4-up (cameras 5-8)

	 *  Multi 4-up (cameras 9-12)

	 *  Multi 4-up (cameras 13-16)

	 *  Multi 16-up (cameras 1-16)

 We can only check this for normal inputs */

 Do nothing */;

	/* For right now, if it doesn't match our running config,

 Make sure all video nodes are idle */

 Reconfigure for the new standard */

 Input callbacks */

 Video capture format callbacks */

 Streaming I/O */

 Logging and events */

 Cycle all the channels and clear */

 Do nothing */;

 Set the default display channel */

 Do nothing */;

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 0x00 */

 0x10 */

 0x20 */

 0x30 */

 0x40 */

 0x50 */

 0x60 */

 0x70 */

 0x80 */

 0x90 */

 0xa0 */

 0xb0 */

 0xc0 */

 0xd0 */

 0xe0 */

 0xf0 */

 0x00 */

 0x10 */

 0x20 */

 0x30 */

 0x40 */

 0x50 */

 0x60 */

 0x70 */

 0x80 */

 0x90 */

 0xa0 */

 0xb0 */

 0xc0 */

 0xd0 */

 0xe0 */

 0xf0 */

 0x00 */

 0x10 */

 0x20 */

 0x30 */

 0x40 */

 0x50 */

 0x60 */

 0x70 */

 0x80 */

 0x90 */

 0xa0 */

 0xb0 */

 0xc0 */

 0xd0 */

 0xe0 */

 0xf0 */

 0x00 */

 0x10 */

 0x20 */

 0x30 */

 0x40 */

 0x50 */

 0x60 */

 0x70 */

 0x80 */

 0x90 */

 0xa0 */

 0xb0 */

 0xc0 */

 0xd0 */

 0xe0 */

 0xf0 */

	printk("solo6x10/tw28: Error writing register: %02x->%02x [%02x]\n", */

		addr, off, val); */

 ALINK Mode */

 Skip read only registers */

 IRQ Mode */

		/* ALINK Mode. Assumes that the first tw28xx is a

 Skip read only registers */

 0x00 */

 0x10 */

 0x20 */

 0x30 */

 Horizontal Delay Control */

 Horizontal Active Control */

 Vertical Delay Control */

 Vertical Active Control */

 Horizontal Delay Control */

 Horizontal Active Control */

 Vertical Delay Control */

 Vertical Active Control */

 Dual ITU-R BT.656 format */

 Audio configuration */

 Output mode of R_ADATM pin (0 mixing, 1 record) */

 tbl_tw2815_sfr[0x63 - 0x40] |= 0 << 2; */

 8KHz, used to be 16KHz, but changed for remote client compat */

 Playback of right channel */

 Reserved value (XXX ??) */

 Analog output gain and mix ratio playback on full */

 Select playback audio and mute all except */

 End of audio configuration */

 read-only */

 Skip read-only and nop registers */

 Skip read-only registers */

 case 0x00 ... 0x25: */

 :0x26 */

 :0x28 */

 :0x2e XXX: read-only */

 :0x38 */

 :0x40 */

 :0x50 */

 :0x60 */

 :0x70 */

 :0x26 */

 :0x28 */

 :0x2e XXX: read-only */

 :0x38 */

 :0x40 */

 :0x50 */

 :0x60 */

 :0x70 */

 Detect techwell chip type(s) */

/*

 * We accessed the video status signal in the Techwell chip through

 * iic/i2c because the video status reported by register REG_VI_STATUS1

 * (address 0x012C) of the SOLO6010 chip doesn't give the correct video

 * status signal values.

 Get the right chip and on-chip channel */

/* Status of audio from up to 4 techwell chips are combined into 1 variable.

 Get the right chip and on-chip channel */

 Only 286x has sharpness */

 286x chips have a U and V component for saturation */

 Get the right chip and on-chip channel */

 Only 286x has sharpness */

/*

 * For audio output volume, the output channel is only 1. In this case we

 * don't need to offset TW_CHIP_OFFSET_ADDR. The TW_CHIP_OFFSET_ADDR used

 * is the base address of the techwell chip.

 Get the right chip and on-chip channel */

 Get the right chip and on-chip channel */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 Mutex must be held for p2m_id before calling this!! */

 Get next ID. According to Softlogic, 6110 has problems on !=0 P2M */

 For 6010 with more than one desc, we can do a one-shot */

 For single descriptors and 6110, we need to run each desc */

	/* Don't write here for the no_desc_mode case, because config is 0.

 No need for desc_dma since we know it is a single-shot */

 Setup next descriptor */

 Find correct SDRAM size */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 Sets up channels 16-19 for decoding and 0-15 for encoding */

/* The solo writes to 1k byte pages, 32 pages, in the dma. Each 1k page

 * is broken down to 20 * 48 byte regions (one for each channel possible)

 0 - 4 */

 This means open() hasn't been called on this one */

 Haven't triggered a start yet */

 If this is the first user, switch on interrupts */

 If this was our last user, switch them off */

 Allows for easier mapping between video and audio */

 Mixer controls */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 default is only top 64B */

 no overflow because we use monotonic timestamps */

 Acknowledge all interrupts immediately */

 Bring down the sub-devices first */

 Now cleanup the PCI device */

 Do nothing */

 Only for during init */

 RETRY/TRDY Timeout disabled */

 Disable all interrupts to start */

 Initial global settings */

 PLL_RANGE */

 PLL_DIVR  */

 PLL_FSEN */);

 PLL locking time of 1ms */

 Handle this from the start */

 Setup the DMA engine */

 Undocumented crap */

 Disable watchdog */

 Initialize sub components */

 Now that init is over, set this lower */

 6010 based cards */

 6110 based cards */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 To set gpio */

 To set extended gpio - sensor */

 Enable GPIO[31:16] */

 Video reset */

	/* Warning: Don't touch the next line unless you're sure of what

 We use bit 8-15 of SOLO_GPIO_CONFIG_0 for relay purposes */

 Initially set relay status to 0 */

 Set input pins direction */

/* Pins 0-7 are not exported, because it seems from code above they are

 * used for internal purposes. So offset 0 corresponds to pin 8, therefore

 * offsets 0-7 are relay GPIOs, 8-23 - input GPIOs.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>

 *

 * Original author:

 * Ben Collins <bcollins@ubuntu.com>

 *

 * Additional work by:

 * John Brooks <john.brooks@bluecherry.net>

 Control */

 Commands */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    hexium_orion.c - v4l2 driver for the Hexium Orion frame grabber cards



    Visit http://www.mihu.de/linux/saa7146/ and follow the link

    to "hexium" for further details about this card.



    Copyright (C) 2003 Michael Hunold <michael@mihu.de>



 global variables */

 current input */

 Philips SAA7110 decoder default registers */

00*/ 0x4C,0x3C,0x0D,0xEF,0xBD,0xF0,0x00,0x00,

08*/ 0xF8,0xF8,0x60,0x60,0x40,0x86,0x18,0x90,

10*/ 0x00,0x2C,0x40,0x46,0x42,0x1A,0xFF,0xDA,

18*/ 0xF0,0x8B,0x00,0x00,0x00,0x00,0x00,0x00,

20*/ 0xD9,0x17,0x40,0x41,0x80,0x41,0x80,0x4F,

28*/ 0xFE,0x01,0x0F,0x0F,0x03,0x01,0x81,0x03,

30*/ 0x44,0x75,0x01,0x8C,0x03

 cvbs 1 */

 0x16,

 ??

 0x03,

 cvbs 2 */

 0x03,

 ?

 cvbs 3 */

 0x05,

 ??

 0x03,

 cvbs 4 */

 0x16,

 ??

 0x03,

 cvbs 5 */

 0x05,

 ??

 0x03,

 cvbs 6 */

 0x03

 ??

 y/c 1 */

 y/c 2 */

 y/c 3 */

/* this is only called for old HV-PCI6/Orion cards

 there are no hexium orion cards with revision 0 saa7146s */

 enable i2c-port pins */

 set SAA7110 control GPIO 0 */

  set HWControl GPIO number 2 */

 detect newer Hexium Orion cards by subsystem ids */

 we store the pointer in our private data field */

 we store the pointer in our private data field */

	/* check if this is an old hexium Orion card by looking at

 we store the pointer in our private data field */

/* bring hardware to a sane state. this has to be done, just in case someone

   wants to capture from this device before it has been properly initialized.

   the capture engine would badly fail, because no valid signal arrives on the

 initialize the helper ics to useful values */

 this function only gets called when the probing was successful */

 the rest */

 SAA7146_USE_I2C_IRQ,

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    mxb - v4l2 driver for the Multimedia eXtension Board



    Copyright (C) 1998-2006 Michael Hunold <michael@mihu.de>



    Visit http://www.themm.net/~mihu/linux/saa7146/mxb.html

    for further details about this card.



 global variable */

/* initial frequence the tuner will be tuned to.

   in verden (lower saxony, germany) 4148 is a

/* this array holds the information, which port of the saa7146 each

/* this array holds the information of the audio source (mxb_audios),

/* these are the available audio sources, which can switched

/* These are the necessary input-output-pins for bringing one audio source

 Tuner */

 AUX 1 */

 AUX 2 */

 AUX 3 */

 Radio */

 CD-Rom */

 Mute */

/* These are the necessary input-output-pins for bringing one audio source

 Mute */

 current audio mode (mono, stereo, ...) */

 current input */

 current audio input */

 current mute status */

 current frequency the tuner is tuned to */

 switch the audio-source */

 check if all devices are present */

 all devices are present, probe was successful */

 we store the pointer in our private data field */

/* some init data for the saa7740, the so-called 'sound arena module'.

/* bring hardware to a sane state. this has to be done, just in case someone

   wants to capture from this device before it has been properly initialized.

   the capture engine would badly fail, because no valid signal arrives on the

 mute audio on tea6420s */

 select video mode in saa7111a */

 select tuner-output on saa7111a */

 select a tuner type */

 tune in some frequency on tuner */

 set a default video standard */

 These two gpio calls set the GPIO pins that control the tda9820 */

 switch to tuner-channel on tea6415c */

 select tuner-output on multicable on tea6415c */

 the rest for mxb */

	/* check if the saa7740 (aka 'sound arena module') is present

	   on the mxb. if so, we must initialize it. due to lack of

	   information about the saa7740, the values were reverse

		/* the sound arena module is a pos, that's probably the reason

		   philips refuses to hand out a datasheet for the saa7740...

		   it seems to screw up the i2c bus, so we disable fast irq

		   based i2c transactions here and rely on the slow and safe

	/* the rest for saa7146: you should definitely set some basic values

 ext->saa has been filled by the core driver */

 some stuff is done via variables */

 some stuff is done via direct write to the registers */

	/* this is ugly, but because of the fact that this is completely

/* interrupt-handler. this gets called when irq_mask is != 0.

/*

void mxb_irq_bh(struct saa7146_dev* dev, u32* irq_mask)

{

	struct mxb* mxb = (struct mxb*)dev->ext_priv;

}

	/* prepare switching of tea6415c and saa7111a;

 connect tuner-output always to multicable */

		/* nothing to be done here. aux3_yc is

		/* nothing to be done here. aux3 is

 switch video in saa7111a */

 switch the audio-source only if necessary */

 tune in desired frequency */

 let the tuner subdev clamp the frequency to the tuner range */

 hack: changing the frequency should invalidate the vbi-counter (=> alevt) */

 this function only gets called when the probing was successful */

 initialization stuff (vbi) (only for revision > 0 and for extensions which want it)*/

 mute audio on tea6420s */

 These two gpio calls set the GPIO pins that control the tda9820 */

 These two gpio calls set the GPIO pins that control the tda9820 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

    hexium_gemini.c - v4l2 driver for Hexium Gemini frame grabber cards



    Visit http://www.mihu.de/linux/saa7146/ and follow the link

    to "hexium" for further details about this card.



    Copyright (C) 2003 Michael Hunold <michael@mihu.de>



 global variables */

 current input */

 current standard */

 Samsung KS0127B decoder default registers */

00*/ 0x00,0x52,0x30,0x40,0x01,0x0C,0x2A,0x10,

08*/ 0x00,0x00,0x00,0x60,0x00,0x00,0x0F,0x06,

10*/ 0x00,0x00,0xE4,0xC0,0x00,0x00,0x00,0x00,

18*/ 0x14,0x9B,0xFE,0xFF,0xFC,0xFF,0x03,0x22,

20*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

28*/ 0x00,0x00,0x00,0x00,0x00,0x2C,0x9B,0x00,

30*/ 0x00,0x00,0x10,0x80,0x80,0x10,0x80,0x80,

38*/ 0x01,0x04,0x00,0x00,0x00,0x29,0xC0,0x00,

40*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

48*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

50*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

58*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

60*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

68*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

70*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

78*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

80*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

88*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

90*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

98*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

A0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

A8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

B0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

B8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

C0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

C8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

D0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

D8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

E0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

E8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

F0*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

F8*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00

/* fixme: h_offset = 0 for Hexium Gemini *Dual*, which

/* bring hardware to a sane state. this has to be done, just in case someone

   wants to capture from this device before it has been properly initialized.

   the capture engine would badly fail, because no valid signal arrives on the

 initialize the helper ics to useful values */

 this function only gets called when the probing was successful */

 enable i2c-port pins */

  set HWControl GPIO number 2 */

 the rest */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * Device driver for GPIO attached remote control interfaces

 * on Conexant 2388x based TV/DVB cards.

 *

 * Copyright (c) 2003 Pavel Machek

 * Copyright (c) 2004 Gerd Knorr

 * Copyright (c) 2004, 2005 Chris Pascoe

 ---------------------------------------------------------------------- */

 sample from gpio pin 16 */

 poll external decoder */

 debug level [IR] */

 ---------------------------------------------------------------------- */

 read gpio value */

		/*

		 * This board apparently uses a combination of 2 GPIO

		 * to represent the keys. Additionally, the second GPIO

		 * can be used for parity.

		 *

		 * Example:

		 *

		 * for key "5"

		 *	gpio = 0x758, auxgpio = 0xe5 or 0xf5

		 * for key "Power"

		 *	gpio = 0x758, auxgpio = 0xed or 0xfd

 Take out the parity part */

 extract data */

 bit cleared on keydown, NEC scancode, 0xAAAACC, A = 0x866b */

 bit set on keydown */

 bit cleared on keydown */

 can't distinguish keydown/up :-/ */

 samplerate */

 enable */

 ---------------------------------------------------------------------- */

	u32 hardware_mask = 0;	/* For devices with a hardware mask, when

				 * used with a full-code IR table

 detect & configure */

 ms */

 address */

 ms */

 ms */

 ms */

		/*

		 * It seems that this hardware is paired with NEC extended

		 * address 0x866b. So, unfortunately, its usage with other

		 * IR's with different address won't work. Still, there are

		 * other IR's from the same manufacturer that works, like the

		 * 002-T mini RC, provided with newer PV hardware

 ms */

 Hardware returns only 6 bits from command part */

 ms */

 ms */

 ms */

 ms */

 ms */

 address */

 address */

 address */

 ms */

 ms */

 ms */

 address */

	/*

	 * The usage of mask_keycode were very convenient, due to several

	 * reasons. Among others, the scancode tables were using the scancode

	 * as the index elements. So, the less bits it was used, the smaller

	 * the table were stored. After the input changes, the better is to use

	 * the full scancodes, since it allows replacing the IR remote by

	 * another one. Unfortunately, there are still some hardware, like

	 * Pixelview Ultra Pro, where only part of the scancode is sent via

	 * GPIO. So, there's no way to get the full scancode. Due to that,

	 * hardware_mask were introduced here: it represents those hardware

	 * that has such limits.

 init input device */

 10 ms */

 all done */

 skip detach on non attached boards */

 done */

 ---------------------------------------------------------------------- */

	/*

	 * Samples are stored in a 32 bit register, oldest sample in

	 * the msb. A set bit represents space and an unset bit

	 * represents a pulse.

 poll IR chip */

 key pressed ? */

 read actual key code */

 Instantiate the IR receiver device, if present */

	/*

	 * We can't call i2c_new_scanned_device() because it uses

	 * quick writes for probing and at least some RC receiver

	 * devices only reply to reads.

	 * Also, Hauppauge XVR needs to be specified, as address 0x71

	 * conflicts with another remote type used with saa7134

 Hauppauge Z8F0811 */

 ---------------------------------------------------------------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * device driver for Conexant 2388x based TV cards

 * driver core

 *

 * (c) 2003 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 *

 * (c) 2005-2006 Mauro Carvalho Chehab <mchehab@kernel.org>

 *     - Multituner support

 *     - video_ioctl2 conversion

 *     - PAL/M fixes

 ------------------------------------------------------------------ */

/*

 * @lpi: lines per IRQ, or 0 to not generate irqs. Note: IRQ to be

 * generated _after_ lpi lines are transferred.

 sync instruction */

 scan lines */

 fits into current chunk */

 scanline needs to be split */

	/*

	 * estimate risc mem: worst case is one write per page border +

	 * one write per scan line + syncs + jump (all 2 dwords).  Padding

	 * can cause next bpl to start close to a page border.  First DMA

	 * region may be smaller than PAGE_SIZE

 write risc instructions */

 save pointer to jmp instruction address */

	/*

	 * estimate risc mem: worst case is one write per page border +

	 * one write per scan line + syncs + jump (all 2 dwords).  Here

	 * there is no padding and no sync.  First DMA region may be smaller

	 * than PAGE_SIZE

 write risc instructions */

 save pointer to jmp instruction address */

/*

 * our SRAM memory layout

/*

 * we are going to put all thr risc programs into host memory, so we

 * can use the whole SDRAM for the DMA fifos.  To simplify things, we

 * use a static memory layout.  That surely will waste memory in case

 * we don't use all DMA channels at the same time (which will be the

 * case most of the time).  But that still gives us enough FIFO space

 * to be able to deal with insane long pci latencies ...

 *

 * FIFO space allocations:

 *    channel  21    (y video)  - 10.0k

 *    channel  22    (u video)  -  2.0k

 *    channel  23    (v video)  -  2.0k

 *    channel  24    (vbi)      -  4.0k

 *    channels 25+26 (audio)    -  4.0k

 *    channel  28    (mpeg)     -  4.0k

 *    channel  27    (audio rds)-  3.0k

 *    TOTAL                     = 29.0k

 *

 * Every channel has 160 bytes control data (64 bytes instruction

 * queue and 6 CDT entries), which is close to 2k total.

 *

 * Address layout:

 *    0x0000 - 0x03ff    CMDs / reserved

 *    0x0400 - 0x0bff    instruction queues + CDs

 *    0x0c00 -           FIFOs

 same as audio IN */

 same as audio IN */

 same as audio IN */

 alignment */

 write CDT */

 write CMDS */

 fill registers */

 ------------------------------------------------------------------ */

 debug helper code                                                  */

 ------------------------------------------------------------------ */

 disable RISC controller + IRQs */

 stop dma transfers */

 stop interrupts */

 stop capturing */

 clear irq status */

 Clear PIV int

 Clear PCI int

 Clear RISC int

 wait a bit */

 init sram */

 misc init ... */

 agc enable

 agc gain

 adaptibe agc

 chroma agc

 ckillen

 setup image format */

 setup FIFO Thresholds */

 fixes flashing of image */

 Clear PIV int

 Clear PCI int

 Clear RISC int

 Reset on-board parts */

 ------------------------------------------------------------------ */

 3.575611 MHz

 3.582056 MHz

 All NTSC/M and variants

 3.57954545 MHz +/- 10 Hz

	/*

	 * SECAM have also different sub carrier for chroma,

	 * but step_db and step_dr, at cx88_set_tvnorm already handles that.

	 *

	 * The same FSC applies to PAL/BGDKIH, PAL/60, NTSC/4.43 and PAL/N

 4.43361875 MHz +/- 5 Hz

 returns 4*FSC / vtotal / frames per seconds */

 recalc H delay and scale registers

 recalc V scale Register (delay is constant)

 setup filters

 CFILT (default)

 VINT (interlaced vertical scaling)

 3-tap interpolation

 5-tap interpolation

 disable comb filter

 preserve PEAKEN, PSEL */

 constant 128 made buzz in analog Nicam-stereo for bigger fifo_size */

 If downstream RISC is enabled, bail out; ALSA is managing DMA */

 setup fifo + format */

 fifo bpl size */

 fifo bpl size */

 enable Up, Down and Audio RDS fifo */

 If downstream RISC is enabled, bail out; ALSA is managing DMA */

 stop dma */

 cx88_set_stereo(dev,V4L2_TUNER_MODE_STEREO); */

/*

 * This should be needed only on cx88-alsa. It seems that some cx88 chips have

 * bugs and does require DMA enabled for it to work.

 PAL */

	/*

	 * Chroma AGC must be disabled if SECAM is used, we enable it

	 * by default on PAL and NTSC

 FIXME: as-is from DScaler

 MO_SCONV_REG = adc clock / video dec clock * 2^17

 MO_SUB_STEP = 8 * fsc / video dec clock * 2^22

 MO_SUB_STEP_DR = 8 * 4406250 / video dec clock * 2^22

 bdelay + agcdelay

 htotal

 vbi stuff, set vbi offset to 10 (for 20 Clk*2 pixels), this makes

 the effective vbi offset ~244 samples, the same as the Bt8x8

 this is needed as well to set all tvnorm parameter

 audio

 tell i2c chips

	/*

	 * The chroma_agc control should be inaccessible

	 * if the video format is SECAM

 done

 ------------------------------------------------------------------ */

	/*

	 * The dev pointer of v4l2_device is NULL, instead we set the

	 * video_device dev_parent pointer to the correct PCI bus device.

	 * This driver is a rare example where there is one v4l2_device,

	 * but the video nodes have different parent (PCI) devices.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 *  Support for the mpeg transport stream transfers

 *  PCI function #2 of the cx2388x.

 *

 *    (c) 2004 Jelle Foks <jelle@foks.us>

 *    (c) 2004 Chris Pascoe <c.pascoe@itee.uq.edu.au>

 *    (c) 2004 Gerd Knorr <kraxel@bytesex.org>

 ------------------------------------------------------------------ */

 CONFIG_MODULES */

 ------------------------------------------------------------------ */

 setup fifo + format */

 write TS length to chip */

	/*

	 * FIXME: this needs a review.

	 * also: move to cx88-blackbird + cx88-dvb source files?

 negedge driven & software reset */

 Enable MPEG parallel IO and video signal pins */

 Enable MPEG parallel IO and video signal pins */

 Enable MPEG parallel IO and video signal pins */

 enable MPEG parallel IO */

 punctured clock TS & posedge driven & software reset */

 mpeg start byte */

 punctured clock TS & posedge driven */

 reset counter */

 enable irqs */

 start dma */

 stop dma */

 disable irqs */

 Reset the controller */

 ------------------------------------------------------------------ */

 add jump to start */

 ----------------------------------------------------------- */

 risc op code error */

 risc1 y */

 other general errors */

 pci init */

 initialize driver struct */

 init dma queue */

 get irq */

 everything worked */

 unregister stuff */

 ----------------------------------------------------------- */

 stop mpeg dma */

 FIXME -- shutdown device */

 FIXME: re-initialize hardware */

 restart video+vbi capture */

 Driver asked for hardware access. */

 Fail a request for hardware if the device is busy. */

 When switching to DVB, always set the input to the tuner */

 Driver asked to release hardware. */

			/*

			 * If the DVB driver is releasing, reset the input

			 * state to the last configured analog input

 Bring up a new struct for each driver instance */

 Snapshot of the driver registration data */

 only unregister the correct driver type */

 ----------------------------------------------------------- */

 general setup */

 Maintain a reference so cx88-video can query the 8802 device. */

 now autoload cx88-dvb or cx88-blackbird */

 Destroy any 8802 reference. */

 common */

 --- end of list --- */

 SPDX-License-Identifier: GPL-2.0

/*

 ------------------------------------------------------------------ */

 ntsc */

 pal */

 setup fifo + format */

 comb filter delay fixup */

 enable vbi capture */

 reset counter */

 enable irqs */

 enable capture */

 start dma */

 stop dma */

 disable capture */

 disable irqs */

 ------------------------------------------------------------------ */

 add jump to start */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for Conexant 2388x based TV cards

 * video4linux video interface

 *

 * (c) 2003-04 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 *

 * (c) 2005-2006 Mauro Carvalho Chehab <mchehab@kernel.org>

 *	- Multituner support

 *	- video_ioctl2 conversion

 *	- PAL/M fixes

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------- */

 static data                                                         */

 ------------------------------------------------------------------- */

 control information */

 control register information */

 --- video --- */

		/* strictly, this only describes only U saturation.

		 * V saturation is handled specially through code.

		/*

		 * NOTE: the value is converted and written to both even

		 * and odd registers in the code

 --- audio --- */

 ------------------------------------------------------------------ */

 struct cx88_core *core = dev->core; */

	/*

	 * if there are audioroutes defined, we have an external

	 * ADC to deal with audio

		/*

		 * The wm8775 module has the "2" route hardwired into

		 * the initialization. Some boards may use different

		 * routes for different inputs. HVR-1300 surely does

		/*

		 * cx2388's C-ADC is connected to the tuner only.

		 * When used with S-Video, that ADC is busy dealing with

		 * chroma, so an external must be used for baseband audio

 "I2S ADC mode" */

 Normal mode */

 ------------------------------------------------------------------ */

 setup fifo + format */

 reset counter */

 enable irqs */

	/*

	 * Enables corresponding bits at PCI_INT_STAT:

	 *	bits 0 to 4: video, audio, transport stream, VIP, Host

	 *	bit 7: timer

	 *	bits 8 and 9: DMA complete for: SRC, DST

	 *	bits 10 and 11: BERR signal asserted for RISC: RD, WR

	 *	bits 12 to 15: BERR signal asserted for: BRDG, SRC, DST, IPB

 enable capture */

 start dma */

 Planar Y and packed FIFO and RISC enable */

 stop dma */

 disable capture */

 disable irqs */

 ------------------------------------------------------------------ */

 add jump to start */

 ------------------------------------------------------------------ */

 "I2S ADC mode" */

 FM Mode */

 ------------------------------------------------------------------ */

 VIDEO CTRL IOCTLS                                                  */

 special v_sat handling */

 For SECAM, both U and V sat should be equal */

 Keeps U Saturation proportional to V Sat */

 0b000, 0b100, 0b101, 0b110, or 0b111 */

 needs to be set for both fields */

 Pass changes onto any WM8775 */

 ------------------------------------------------------------------ */

 VIDEO IOCTLS                                                       */

 only one input in this sample driver */

 When changing channels it is required to reset TVAUDIO */

 cx2388x has a 24-bit register space */

 ----------------------------------------------------------- */

 RADIO ESPECIFIC IOCTLS                                      */

 ----------------------------------------------------------- */

 ----------------------------------------------------------- */

 risc op code error */

 risc1 y */

 risc1 vbi */

 ----------------------------------------------------------- */

 exported stuff                                              */

 ----------------------------------------------------------- */

 pci init */

 print pci info */

 initialize driver struct */

 init video dma queues */

 init vbi dma queues */

 get irq */

 load and configure helper modules */

		/*

		 * This probes for a tda9874 as is used on some

		 * Pixelview Ultra boards.

 Sets device info at pci_dev */

 Maintain a reference so cx88-blackbird can query the 8800 device. */

 initial device configuration */

 register v4l devices */

 start tvaudio thread */

 stop thread */

 FIXME */

 unregister stuff */

 free memory */

 stop video+vbi capture */

 FIXME -- shutdown device */

 FIXME: re-initialize hardware */

 restart video+vbi capture */

 ----------------------------------------------------------- */

 --- end of list --- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * cx88-vp3054-i2c.c -- support for the secondary I2C bus of the

 *			DNTV Live! DVB-T Pro (VP-3054), wired as:

 *			GPIO[0] -> SCL, GPIO[1] -> SDA

 *

 * (c) 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>

 ----------------------------------------------------------------------- */

 SCL high */

 external pullup */

 SCL low */

 drive pin */

 SDA high */

 tristate pin */

 SDA low */

 drive pin */

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * device driver for Conexant 2388x based TV cards

 * MPEG Transport Stream (DVB) routines

 *

 * (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>

 * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 undefined or fe0 */

 ------------------------------------------------------------------ */

 TPSERIAL for 3302 in TOP_CONTROL */

 TPSERIAL for 3303 in TOP_CONTROL */

 TPSERIAL for 3303 in TOP_CONTROL */

 Get the first frontend */

	/*

	 * Some xc3028 devices may be hidden by an I2C gate. This is known

	 * to happen with some s5h1409-based devices.

	 * Now that I2C gate is open, sets up xc3028 configuration

 Get the first frontend */

 Reset the part */

 Put the cx24116 into reset */

 Take the cx24116 out of reset */

	demod_mode = 0,*/

 0-CLKI, 2-XTALI, else AUTO */

 2/3 PWM */

 0x60 */

 2 Vpp */

 0xC4 */

 bus not shared by default */

 Get the first frontend */

 multi-frontend gate control is undefined or defaults to fe0 */

 Sets the gate control callback to be used by i2c command calls */

 init frontend(s) */

 MFE frontend 1 */

 DVB-S init */

 MFE frontend 2 */

 DVB-T init */

 ZL10353 replaces MT352 on later cards */

		/*

		 * The tin box says DEE1601, but it seems to be DTT7579

		 * compatible, with a slightly different MT352 AGC gain.

 ZL10353 replaces MT352 on later cards */

 MT352 is on a secondary I2C bus made from some GPIO lines */

		/*

		 * On this board, the demod provides the I2C bus pullup.

		 * We must not permit gate_ctrl to be performed, or

		 * the xc3028 cannot communicate on the bus.

 Do a hardware reset of chip before using it. */

 Select RF connector callback */

 Do a hardware reset of chip before using it. */

 Do a hardware reset of chip before using it. */

 Do a hardware reset of chip before using it. */

 MFE frontend 1 */

 DVB-S/S2 Init */

 MFE frontend 2 */

 DVB-T Init */

 define general-purpose callback pointer */

 Ensure all frontends negotiate bus access */

 Put the tuner in standby to keep it quiet */

 register everything */

 ----------------------------------------------------------- */

 CX8802 MPEG -> mini driver - We have been given the hardware */

		/* We arrive here with either the cx23416 or the cx22702

		 * on the bus. Take the bus from the cx23416 and enable the

		 * cx22702 demod

 Toggle reset on cx22702 leaving i2c active */

 enable the cx22702 pins */

 Toggle reset on cx22702 leaving i2c active */

 DVB-S/S2 Enabled */

 tri-state the cx22702 pins */

 Take the cx24116/cx24123 out of reset */

 Parallel IO */

 DVB-T Enabled */

 Put the cx24116/cx24123 into reset */

 enable the cx22702 pins */

 Serial IO */

 set RF input to AIR for DVB-T (GPIO 16) */

 CX8802 MPEG -> mini driver - We no longer have the hardware */

 Do Nothing, leave the cx22702 on the bus. */

 If vp3054 isn't enabled, a stub will just return 0 */

 dvb stuff */

 init struct vb2_dvb */

 frontends/adapter de-allocated in dvb_register */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * cx88-i2c.c  --  all the i2c code is here

 *

 * Copyright (C) 1996,97,98 Ralph  Metzler (rjkm@thp.uni-koeln.de)

 *			   & Marcus Metzler (mocm@thp.uni-koeln.de)

 * (c) 2002 Yurij Sysoev <yurij@naturesoft.net>

 * (c) 1999-2003 Gerd Knorr <kraxel@bytesex.org>

 * (c) 2005 Mauro Carvalho Chehab <mchehab@kernel.org>

 *	- Multituner support and i2c address binding

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

 ----------------------------------------------------------------------- */

 init + register i2c adapter */

 Prevents usage of invalid delay values */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * device driver for Conexant 2388x based TV cards

 * card-specific stuff.

 *

 * (c) 2003 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 board config info                                                  */

/* If radio_type !=UNSET, radio_addr should be specified

 internal decoder

 mono from tuner chip

 internal decoder

 added gpio values thanks to Michal

 values for PAL from DScaler

 gpio values for PAL version from regspy by DScaler

 0x0000fda6 L,R RCA audio in?

 No analog tuner */

 mono from tuner chip

		/*

		 * GPIO[0] resets DT3302 DTV receiver

		 *     0 - reset asserted

		 *     1 - normal operation

		 * GPIO[1] mutes analog audio output connector

		 *     0 - enable selected source

		 *     1 - mute

		 * GPIO[2] selects source for analog audio output connector

		 *     0 - analog audio input connector on tab

		 *     1 - analog DAC output from CX23881 chip

		 * GPIO[3] selects RF input connector on tuner module

		 *     0 - RF connector labeled CABLE

		 *     1 - RF connector labeled ANT

		 * GPIO[4] selects high RF for QAM256 mode

		 *     0 - normal RF

		 *     1 - high RF

 No analog tuner */

		/* GPIO[2] = audio source for analog audio out connector

		 *  0 = analog audio input connector

		 *  1 = CX88 audio DACs

		 *

		 * GPIO[7] = input to CX88's audio/chroma ADC

		 *  0 = FM 10.7 MHz IF

		 *  1 = Sound 4.5 MHz IF

		 *

		 * GPIO[1,5,6] = Oren 51132 pins 27,35,28 respectively

		 *

		 * GPIO[16] = Remote control input

 entry added by Kaustubh D. Bhalerao <bhalerao.1@osu.edu>

 GPIO values obtained from regspy, courtesy Sean Covel

 May be also TUNER_YMEC_TVF_5533MF for NTSC/M or PAL/M */

		/*

		 * Some variants use a tda9874 and so need the

		 * tvaudio module.

 internal decoder */

 TDVS-H062F */

 Alexander Wold <awold@bigfoot.com> */

 2: Line-In */

 2: Line-In */

 2: Line-In */

 2: Line-In */

 2: Line-In */

 2: Line-In */

 fixme: Add radio support */

 fixme: Add radio support */

 Kworld V-stream Xpert DVB-T with Thomson tuner */

 DTT 7579 Conexant CX22702-19 Conexant CX2388x  */

 Manenti Marco <marco_manenti@colman.it> */

 No analog tuner */

 TDVS-H064F */

		/*

		 * FIXME: tested TV input only, disabled composite,

		 * svideo and radio until they can be tested also.

 FIXME: SVideo, Composite and FM inputs are untested */

 Actually a TNF9535 */

 1: TV Audio / FM Mono */

 2: Line-In */

 2: Line-In */

 4: FM Stereo (untested) */

		/*

		 * gpio0 as reported by Mike Crash <mike AT mikecrash.com>

 1: TV Audio / FM Mono */

 2: Line-In */

 2: Line-In */

 4: FM Stereo (untested) */

 xc3008 tuner, digital only for now */

 Unconfirmed */

 Unconfirmed */

 Unconfirmed */

 Terry Wu <terrywu2009@gmail.com> */

 TV Audio :      set GPIO 2, 18, 19 value to 0, 1, 0 */

 FM Audio :      set GPIO 2, 18, 19 value to 0, 0, 0 */

 Line-in Audio : set GPIO 2, 18, 19 value to 0, 1, 1 */

 Mute Audio :    set GPIO 2 value to 1               */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 0 */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 1 */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 1 */

 pin 2 = 0 */

 pin 18 = 0, pin 19 = 0 */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 0 */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 1 */

 pin 2 = 0 */

 pin 18 = 1, pin 19 = 1 */

 pin 2 = 0 */

 pin 18 = 0, pin 19 = 0 */

 pin 2 = 0 */

 pin 14 = 1, pin 13 = 0 */

 pin 2 = 0 */

 pin 14 = 1, pin 13 = 1 */

 pin 2 = 0 */

 pin 14 = 1, pin 13 = 1 */

 pin 2 = 0 */

 pin 14 = 1, pin 13 = 0 */

 Long names may confuse LIRC. */

			/*

			 * Due to the way the cx88 driver is written,

			 * there is no way to deactivate audio pass-

			 * through without this entry. Furthermore, if

			 * the TV mux entry is first, you get audio

			 * from the tuner on boot for a little while.

 Also PowerColor Real Angel 330 and Geniatech X800 OEM */

 if gpio1:bit9 is enabled, DVB-T won't work */

	/*

	 * Both radio, analog and ATSC work with this board.

	 * However, for analog to work, s5h1409 gate should be open,

	 * otherwise, tuner-xc3028 won't be detected.

	 * A proper fix require using the newer i2c methods to add

	 * tuner-xc3028 without doing an i2c probe.

		/*

		 * GPIO0 (WINTV2000)

		 *

		 * Analogue     SAT     DVB-T

		 * Antenna      0xc4bf  0xc4bb

		 * Composite    0xc4bf  0xc4bb

		 * S-Video      0xc4bf  0xc4bb

		 * Composite1   0xc4ff  0xc4fb

		 * S-Video1     0xc4ff  0xc4fb

		 *

		 * BIT  VALUE   FUNCTION GP{x}_IO

		 * 0    1       I:?

		 * 1    1       I:?

		 * 2    1       O:MPEG PORT 0=DVB-T 1=DVB-S

		 * 3    1       I:?

		 * 4    1       I:?

		 * 5    1       I:?

		 * 6    0       O:INPUT SELECTOR 0=INTERNAL 1=EXPANSION

		 * 7    1       O:DVB-T DEMOD RESET LOW

		 *

		 * BIT  VALUE   FUNCTION GP{x}_OE

		 * 8    0       I

		 * 9    0       I

		 * a    1       O

		 * b    0       I

		 * c    0       I

		 * d    0       I

		 * e    1       O

		 * f    1       O

		 *

		 * WM8775 ADC

		 *

		 * 1: TV Audio / FM Mono

		 * 2: Line-In

		 * 3: Line-In Expansion

		 * 4: FM Stereo

 1: TV Audio / FM Mono */

 2: Line-In */

 2: Line-In */

 4: FM Stereo */

		/*

		 * GPIO setting

		 *

		 *  2: mute (0=off,1=on)

		 * 12: tuner reset pin

		 * 13: audio source (0=tuner audio,1=line in)

		 * 14: FM (0=on,1=off ???)

 pin 2 = 0 */

 pin 13 = 0, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 1, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 1, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 0, pin 14 = 0 */

		/*

		 * GPIO setting

		 *

		 *  2: mute (0=off,1=on)

		 * 12: tuner reset pin

		 * 13: audio source (0=tuner audio,1=line in)

		 * 14: FM (0=on,1=off ???)

 pin 2 = 0 */

 pin 13 = 0, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 1, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 1, pin 14 = 1 */

 pin 2 = 0 */

 pin 13 = 0, pin 14 = 0 */

		/*

		 * GPIO

		 *   2: 1: mute audio

		 *  12: 0: reset XC4000

		 *  13: 1: audio input is line in (0: tuner)

		 *  14: 0: FM radio

		 *  16: 0: RF input is cable

 was 0x0407 */

 was 0x0407 */

 ------------------------------------------------------------------ */

 PCI subsystem IDs                                                  */

 with mpeg encoder */

 NTSC */

 with mpeg encoder */

 HD-3000 card */

 Re-branded DViCO: DigitalNow DVB-T Dual */

 Re-branded DViCO: UltraView DVB-T Plus */

 FusionHDTV 3 Gold (original revision) */

 AverMedia M150-D */

 This board is known to work with the ASUS PVR416 config */

 Club3D Zap TV2100 */

 ADS Tech InstantTV DVB-S */

 Also NotOnlyTV LV3H (version 1.11 is silkscreened on the board) */

 WinFast DTV1800 H with XC4000 tuner */

 PVR2000 PAL Model [107d:6630] */

 PVR2000 PAL Model [107d:6638] */

 PVR2000 NTSC Model [107d:6631] */

 PVR2000 NTSC Model [107d:6637] */

 PVR2000 NTSC Model [107d:663d] */

 DV2000 NTSC Model [107d:6621] */

 TV2000 XP Global [107d:6618]  */

 TV2000 XP Global [107d:6618] */

 WinFast TV2000 XP Global with XC4000 tuner */

 WinFast TV2000 XP Global with XC4000 tuner and different GPIOs */

/*

 * some leadtek specific stuff

 Terry Wu <terrywu2009@gmail.com> */

 SSID 6613 for TV2000 XP Expert NTSC Model */

 SSID 6621 for DV2000 NTSC Model */

 SSID 6631 for PVR2000 NTSC Model */

 SSID 6637 for PVR2000 NTSC Model */

 SSID 6637 for PVR2000 NTSC Model */

 Make sure we support the board model */

 WinTV-HVR3000 (Retail, IR, b/panel video, 3.5mm audio in) */

 WinTV-HVR3000 (Retail, IR Blaster, b/panel video, 3.5mm audio in) */

 WinTV-HVR3000 (Retail, IR, b/panel video, 3.5mm audio in - 880 bridge) */

 WinTV-HVR3000 (Retail, IR, b/panel video, 3.5mm audio in - low profile) */

 WinTV-HVR3000 (Retail, IR, b/panel video, 3.5mm audio in - 880 bridge - LP) */

 WinTV-HVR3000 (OEM, no IR, b/panel video, 3.5mm audio in) */

 WinTV-HVR3000 (OEM, no IR, no back panel video) */

 WinTV-HVR3000 (OEM, no IR, b/panel video, RCA audio in - Low profile) */

 WinTV-HVR3000 (OEM, no IR, no b/panel video - Low profile) */

 WinTV-PVR 'Roslyn' (No IR) */

 WinTV-PCI-FM */

 WinTV-HVR4000 (DVBS/S2/T, Video and IR, back panel inputs) */

 WinTV-HVR4000LITE (DVBS/S2, IR) */

 WinTV-HVR4000LITE (DVBS/S2, No IR) */

 WinTV-HVR4000 (DVBS/S2/T, Video no IR, back panel inputs) */

 WinTV-HVR4000 (DVBS/S2/T, Video no IR) */

 Nova-T-PCI (9002) */

 Nova-S-Plus (Video and IR) */

 Nova-S-Plus (Video and IR) */

 Nova-T-PCI (9002 No RF out) */

 Nova-T-PCI (oem) */

 Nova-T-PCI (oem/IR) */

 Nova-SE2 (OEM, No Video or IR) */

 WinTV-IROnly (No analog or digital Video inputs) */

 WinTV-HVR1100 (Video and IR Retail) */

 WinTV-HVR1100 (Video and IR OEM) */

 WinTV-HVR1300 (PAL Video, MPEG Video and IR RX) */

 WinTV-HVR1300 (PAL Video, MPEG Video and IR RX/TX) */

 WinTV-HVR1300 (PAL Video, MPEG Video no IR) */

 WinTV-HVR1300 () */

 WinTV-HVR1300 () */

 WinTV-HVR1100LP (Video no IR, Retail - Low Profile) */

 known */

/*

 * some GDI (was: Modular Technology) specific stuff

/*

 * some Divco specific stuff

 GPIO-4 xc3028 tuner */

/*

 * some Geniatech specific stuff

 GPIO 12 (xc3028 tuner reset) */

 GPIO 12 (xc4000 tuner reset) */

/*

 * some Divco specific stuff

/*

 * some DViCO specific stuff

 Board-specific callbacks */

 Digital TV*/

 Analog TV */

 Board-specific callbacks */

/*

 * Tuner callback function. Currently only needed for the Pinnacle

 * PCTV HD 800i with an xc5000 silicon tuner. This is used for both

 * analog tuner attach (tuner-core.c) and dvb tuner attach (cx88-dvb.c)

 This is the reset command from xc5000 */

			/*

			 * djh - According to the engineer at PCTV Systems,

			 * the xc5000 reset pin is supposed to be on GPIO12.

			 * However, despite three nights of effort, pulling

			 * that GPIO low didn't reset the xc5000.  While

			 * pulling MO_SRST_IO low does reset the xc5000, this

			 * also resets in the s5h1409 being reset as well.

			 * This causes tuning to always fail since the internal

			 * state of the s5h1409 does not match the driver's

			 * state.  Given that the only two conditions in which

			 * the driver performs a reset is during firmware load

			 * and powering down the chip, I am taking out the

			 * reset.  We know that the chip is being reset

			 * when the cx88 comes online, and not being able to

			 * do power management for this board is worse than

			 * not having any tuning at all.

 This is the reset command from xc5000 */

 Should never be here */

 ----------------------------------------------------------------------- */

		/*

		 * Bring the 702 demod up before i2c scanning/attach or

		 * devices are hidden.

		 *

		 * We leave here with the 702 on the bus

		 *

		 * "reset the IR receiver on GPIO[3]"

		 * Reported by Mike Crash <mike AT mikecrash.com>

 702 out of reset */

 Enable the xc5000 tuner */

 Init GPIO */

 702 out of reset */

/*

 * Sets board-dependent xc3028 configuration

 Now works with firmware version 2.7 */

		/*

		 * FIXME: For this board, the xc3028 never recovers after being

		 * powered down (the reset GPIO probably is not set properly).

		 * We don't have access to the hardware so we cannot determine

		 * which GPIO is used for xc3028, so just disable power xc3028

		 * power management for now

		/*

		 * Those boards uses non-MTS firmware

 GPIO0:0 is hooked to demod reset */

 GPIO0:4 is hooked to xc3028 reset */

 GPIO0:6 is hooked to FX2 reset pin */

 GPIO0:0 is hooked to mt352 reset pin */

 enable tuner */

end switch() */

 Setup tuners */

 Fills device-dependent initialization parameters */

 Sends parameters to xc2028/3028 tuner */

 ------------------------------------------------------------------ */

 check pci quirks */

 check insmod options */

 apply stuff */

/*

 * Allocate and initialize the cx88 core struct.  One should hold the

 * devlist mutex before calling this.

	/*

	 * Note: Setting initial standard here would cause first call to

	 * cx88_set_tvnorm() to return without programming any registers.  Leave

	 * it blank for at this point and it will get set later in

	 * cx8800_initdev()

 PCI stuff */

 board config */

 init hardware */

 load tuner module, if needed */

		/*

		 * Ignore 0x6b and 0x6f on cx88 boards.

		 * FusionHDTV5 RT Gold has an ir receiver at 0x6b

		 * and an RTC at 0x6f which can get corrupted if probed.

 tda8290 */

		/*

		 * I don't trust the radio_type as is stored in the card

		 * definitions, so we just probe for it.

		 * The radio_type is sometimes missing, or set to UNSET but

		 * later code configures a tea5767.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Support for a cx23416 mpeg encoder via cx2388x host port.

 *  "blackbird" reference design.

 *

 *    (c) 2004 Jelle Foks <jelle@foks.us>

 *    (c) 2004 Gerd Knorr <kraxel@bytesex.org>

 *

 *    (c) 2005-2006 Mauro Carvalho Chehab <mchehab@kernel.org>

 *        - video_ioctl2 conversion

 *

 *  Includes parts from the ivtv driver <http://sourceforge.net/projects/ivtv/>

 ------------------------------------------------------------------ */

 defines below are from ivtv-driver.h */

 Firmware API commands */

 stop at the end of gop, generate irq */

 stop immediately, no irq */

 NTSC: 30fps */

 PAL: 25fps */

 239 */

 240 */

 261 */

 239 */

 240 */

 262 */

 Registers */

| IVTV_REG_OFFSET*/)

| IVTV_REG_OFFSET*/)

| IVTV_REG_OFFSET*/)

| IVTV_REG_OFFSET*/)

| IVTV_REG_OFFSET*/)

| IVTV_REG_OFFSET*/)

 ------------------------------------------------------------------ */

 toggle reset of the host */

 host port setup */

 ------------------------------------------------------------------ */

 Warning: address is dword address (4 bytes) */

 Warning: address is dword address (4 bytes) */

 ------------------------------------------------------------------ */

	/*

	 * this may not be 100% safe if we can't read any memory location

	 * without side effects

 tell 'em we're working on it */

 write command + args + fill remaining with zeros */

 command code */

 timeout */

 tell 'em we're done writing */

 wait for firmware to handle the API command */

 read output values */

 ------------------------------------------------------------------ */

/*

 * We don't need to call the API often, so using just one mailbox

 * will probably suffice

 transfer to the chip */

 read back to verify with the checksum */

/*

 * Settings used by the windows tv app for PVR2000:

 * =================================================================================================================

 * Profile | Codec | Resolution | CBR/VBR | Video Qlty   | V. Bitrate | Frmrate | Audio Codec | A. Bitrate | A. Mode

 * -----------------------------------------------------------------------------------------------------------------

 * MPEG-1  | MPEG1 | 352x288PAL | (CBR)   | 1000:Optimal | 2000 Kbps  | 25fps   | MPG1 Layer2 | 224kbps    | Stereo

 * MPEG-2  | MPEG2 | 720x576PAL | VBR     | 600 :Good    | 4000 Kbps  | 25fps   | MPG1 Layer2 | 224kbps    | Stereo

 * VCD     | MPEG1 | 352x288PAL | (CBR)   | 1000:Optimal | 1150 Kbps  | 25fps   | MPG1 Layer2 | 224kbps    | Stereo

 * DVD     | MPEG2 | 720x576PAL | VBR     | 600 :Good    | 6000 Kbps  | 25fps   | MPG1 Layer2 | 224kbps    | Stereo

 * DB* DVD | MPEG2 | 720x576PAL | CBR     | 600 :Good    | 6000 Kbps  | 25fps   | MPG1 Layer2 | 224kbps    | Stereo

 * =================================================================================================================

 * [*] DB: "DirectBurn"

 assign frame size */

 ping */

 ping was not successful, reset and upload firmware */

 SYS_RSTO=0 */

 SYS_RSTO=1 */

 ping */

 656-8bit IO and enable MPEG parallel IO */

 chroma subcarrier lock to normal? */

 no 656 mode, 8-bit pixels, disable VBI */

 Normal Y-limits to let the mpeg encoder sync */

 start capturing to the host interface */

 unmute audio source */

 initialize the video input */

 start capturing to the host interface */

 ------------------------------------------------------------------ */

 Make sure we can acquire the hardware */

 Make sure we release the hardware */

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 The CX8802 MPEG API will call this when we can use the hardware */

		/*

		 * By default, core setup will leave the cx22702 out of reset,

		 * on the bus.

		 * We left the hardware on power up with the cx22702 active.

		 * We're being given access to re-arrange the GPIOs.

		 * Take the bus off the cx22702 and put the cx23416 on it.

 Toggle reset on cx22702 leaving i2c active */

 tri-state the cx22702 pins */

 The CX8802 MPEG API will call this when we need to release the hardware */

 Exit leaving the cx23416 on the bus */

 ----------------------------------------------------------- */

 blackbird stuff */

 initial device configuration: needed ? */

	init_controls(core);

 blackbird */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * cx88x-audio.c - Conexant CX23880/23881 audio downstream driver driver

 *

 *  (c) 2001 Michael Eskin, Tom Zakrajsek [Windows version]

 *  (c) 2002 Yurij Sysoev <yurij@naturesoft.net>

 *  (c) 2003 Gerd Knorr <kraxel@bytesex.org>

 *

 * -----------------------------------------------------------------------

 *

 * Lot of voodoo here.  Even the data sheet doesn't help to

 * understand what is going on here, the documentation for the audio

 * part of the cx2388x chip is *very* bad.

 *

 * Some of this comes from party done linux driver sources I got from

 * [undocumented].

 *

 * Some comes from the dscaler sources, one of the dscaler driver guy works

 * for Conexant ...

 *

 * -----------------------------------------------------------------------

 ----------------------------------------------------------- */

 mute */

 start programming */

 restart dma; This avoids buzz in NICAM and is good in others  */

		/*

		 * 'pass-thru mode': this enables the i2s

		 * output to the mpeg encoder

 cx_write(AUD_APB_IN_RATE_ADJ, 0); */

 finish programming */

 unmute */

 ----------------------------------------------------------- */

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 end of list */ },

 TODO: eiaj register settings are not there yet ... */

 end of list */ },

 end of list */ },

 end of list */ },

	/*

	 * It is enough to leave default values?

	 *

	 * No, it's not!  The deemphasis registers are reset to the 75us

	 * values by default.  Analyzing the spectrum of the decoded audio

	 * reveals that "no deemphasis" is the same as 75 us, while the 50 us

	 * setting results in less deemphasis.

 end of list */ },

 ----------------------------------------------------------- */

 if bit1=1 then nicam is detected */

 wait a little bit for next reading status */

 prepare all dsp registers */

		/*

		 * set nicam mode - otherwise

		 * AUD_NICAM_STATUS2 contains wrong values

 fall back to fm / am mono */

		/*

		 * Slave/Philips/Autobaud

		 * NB on Nova-S bit1 NPhilipsSony appears to be inverted:

		 *	0= Sony, 1=Philips

 Switch to "I2S ADC mode" */

 nothing */

 If software stereo detection is not supported... */

		/*

		 * If the hardware itself detected stereo, also return

		 * stereo as an available subchannel

 fall back to fm / am mono */

 TODO: Add A2 autodection */

 DO NOTHING */

 just monitor the audio status for now ... */

 manually set, don't do anything. */

 monitor signal and set stereo if available */

 automatically switch to best available mode */

			/*

			 * stereo autodetection is supported by hardware so

			 * we don't need to do it manually. Do nothing.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Stereo and SAP detection for cx88

 *

 *  Copyright (c) 2009 Marton Balint <cus@fazekas.hu>

/*

 * We calculate the baseband frequencies of the carrier and the pilot tones

 * based on the the sampling rate of the audio rds fifo.

/*

 * The frequencies below are from the reference driver. They probably need

 * further adjustments, because they are not tested at all. You may even need

 * to play a bit with the registers of the chip to select the proper signal

 * for the input of the audio rds fifo, and measure it's sampling rate to

 * calculate the proper baseband frequencies...

 5pi/8  */

 5pi/8  */

 7pi/16 */

 The spectrum of the signal should be empty between these frequencies. */

	/*

	 * Now x is between 0 and INT_PI/2.

	 * To calculate cos(x) we use it's Taylor polinom.

	/*

	 * We use the Goertzel algorithm to determine the power of the

	 * given frequency in the signal

	/*

	 * XXX: N must be low enough so that N*N fits in s32.

	 * Else we need two divisions.

 The last 192 samples are enough for noise detection */

 EIAJ checks may need adjustments */

			/*

			 * For EIAJ the carrier is always present,

			 * so we probably don't need noise detection

 FIXME: Currently not supported */

 If audio RDS fifo is disabled, we can't read the samples */

 Wait at least 500 ms after an audio standard change */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  Support for audio capture

 *  PCI function #1 of the cx2388x.

 *

 *    (c) 2007 Trent Piepho <xyzzy@speakeasy.org>

 *    (c) 2005,2006 Ricardo Cerqueira <v4l@cerqueira.org>

 *    (c) 2005 Mauro Carvalho Chehab <mchehab@kernel.org>

 *    Based on a dummy cx88 module by Gerd Knorr <kraxel@bytesex.org>

 *    Based on dummy.c by Jaroslav Kysela <perex@perex.cz>

/*

 * Data type declarations - Can be moded to a header file later

 pci i/o */

 audio controls */

/*

 * Module global static vars

 Index 0-MAX */

 ID for this card */

/*

 * Module macros

/*

 * Module specific functions

/*

 * BOARD Specific: Sets audio DMA

 Make sure RISC/FIFO are off before changing FIFO/RISC settings */

 setup fifo + format - out channel */

 sets bpl size */

 reset counter */

 Enables corresponding bits at AUD_INT_STAT */

 Clean any pending interrupt bits already set */

 enable audio irqs */

 start dma */

 Enables Risc Processor */

 audio downstream FIFO and RISC enable */

/*

 * BOARD Specific: Resets audio DMA

 stop dma */

 disable irqs */

/*

 * BOARD Specific: IRQ dma bits

 0-2 */

 reserved */

 4-6 */

 reserved */

 8-10 */

 reserved */

 12-14 */

 reserved */

 16-18 */

 19-21 */

/*

 * BOARD Specific: Threats IRQ audio specific calls

 risc op code error */

 risc1 downstream */

 FIXME: Any other status should deserve a special handling? */

/*

 * BOARD Specific: Handles IRQ calls

/*

 * ALSA PCM Interface

/*

 * Digital hardware definition

	/*

	 * Analog audio output will be full of clicks and pops if there

	 * are not exactly four lines in the SRAM FIFO buffer.

/*

 * audio pcm capture open callback

 must be multiple of 8 */

/*

 * audio close callback

/*

 * hw_params callback

 Loop back to start of program */

/*

 * hw free callback

/*

 * prepare callback

/*

 * trigger callback

 Local interrupts are already disabled by ALSA */

/*

 * pointer callback

	dprintk(2, "%s - count %d (+%u), period %d, frame %lu\n", __func__,

		count, new, count & (runtime->periods-1),

		runtime->period_size * (count & (runtime->periods-1)));

/*

 * page callback (needed for mmap)

/*

 * operators

/*

 * create a PCM device

/*

 * CONTROL INTERFACE

 Pass volume & balance onto any WM8775 */

 OK - TODO: test it */

 Do we really know this will always be called with IRQs on? */

 Pass mute onto any WM8775 */

/*

 * Basic Flow for Sound Devices

/*

 * PCI ID Table - 14f1:8801 and 14f1:8811 means function 1: Audio

 * Only boards with eeprom and byte 1 at eeprom=1 have it

/*

 * Chip-specific destructor

/*

 * Component Destructor

/*

 * Alsa Constructor - Component probe

 pci init */

 get irq */

 print pci info */

 If there's a wm8775 then add a Line-In ALC switch */

/*

 * ALSA destructor

/*

 * PCI driver definition

 SPDX-License-Identifier: GPL-2.0

/*

 * Earthsoft PT3 driver

 *

 * Copyright (C) 2014 Akihiro Tsukada <tskd08@gmail.com>

/*

 * all 4 tuners in PT3 are packaged in a can module (Sharp VA4M6JC2103).

 * it seems that they share the power lines and Amp power line and

 * adaps[3] controls those powers.

 LNA is shared btw. 2 TERR-tuners */

 LNB power is shared btw. 2 SAT-tuners */

 register values used in pt3_fe_init() */

/*

 * pt3_fe_init: initialize demod sub modules and ISDB-T tuners all at once.

 *

 * As for demod IC (TC90522) and ISDB-T tuners (MxL301RF),

 * the i2c sequences for init'ing them are not public and hidden in a ROM,

 * and include the board specific configurations as well.

 * They are stored in a lump and cannot be taken out / accessed separately,

 * thus cannot be moved to the FE/tuner driver.

 additional config? */

 output pin configuration */

 init and wake-up ISDB-S tuners */

	/* Wake up all tuners and make an initial tuning,

	 * in order to avoid interference among the tuners in the module,

	 * according to the doc from the manufacturer.

 set only when called from pt3_probe(), not resume() */

 and sleep again, waiting to be opened by users. */

 start fetching thread */

 kill the fetching thread */

 stop demux kthread */

 CONFIG_PM_SLEEP */

 SPDX-License-Identifier: GPL-2.0

/*

 * Earthsoft PT3 driver

 *

 * Copyright (C) 2014 Akihiro Tsukada <tskd08@gmail.com>

 masks for I2C status register */

 translates msgs to internal commands for bit-banging */

 send [pre-]translated i2c msgs stored at addr */

 make sure that previous transactions had finished */

 wait for the current transaction to finish */

/* init commands for each demod are combined into one transaction

 *  and hidden in ROM with the address PT3_CMD_ADDR_INIT_DEMOD.

 init commands for two ISDB-T tuners are hidden in ROM. */

/*

 * I2C algorithm

 SPDX-License-Identifier: GPL-2.0

/*

 * Earthsoft PT3 driver

 *

 * Copyright (C) 2014 Akihiro Tsukada <tskd08@gmail.com>

 mark the whole buffers as "not written yet" */

 build circular-linked pointers (xfer_desc) to the data buffers*/

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * dm1105.c - driver for DVB cards based on SDMC DM1105 PCI chip

 *

 * Copyright (C) 2008 Igor M. Liplianin <liplianin@me.by>

 ----------------------------------------------- */

/*

 * PCI ID's

 ----------------------------------------------- */

 sdmc dm1105 registers */

 TS Control */

 GPIO Interface */

 PID serial number */

 Odd-even secret key select */

 Host Command Interface */

 PCI Interface */

 CW Value */

 PID Value */

 IR Control */

 Unknown Values */

 I2C Interface */

 ----------------------------------------------- */

 Interrupt Mask Bits */

 Interrupt Status Bits */

 IR Control Bits */

 EEPROM addr */

 Max board count */

  */

 GPIO's for LNB power control */

 GPIO's for LNB power control for Axess DM05 */

 actually 13v */

 GPIO's for LNB power control for unbranded with I2C on GPIO */

 infrared remote control */

 pci */

 ir */

 dvb */

 i2c */

 irq */

 dma */

/* The chip has 18 GPIOs. In HOST mode GPIO's used as 15 bit address lines,

 so we can use only 3 GPIO's from GPIO15 to GPIO17.

 Here I don't check whether HOST is enebled as it is not implemented yet.

 read bytes */

 prepared for cx24116 firmware */

 Write in small blocks */

 write bytes */

 ir work handler */

 FIXME: UNKNOWN because we don't generate a full NEC scancode (yet?) */

 work handler */

 bad packet found */

 Read-Write INSTS Ack's Interrupt for DM1105 chip 16.03.2008 */

DATALEN 188,*/

TS_STRT TS_VALP MSBFIRST TS_MODE ALPAS TSPES*/

 map DMA and set address */

 big buffer */

 IR NEC mode enable */

 IR disable */

 board config */

 i2c */

 Raise SCL and SDA */

 dvb */

 empty */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Motion Eye video4linux driver for Sony Vaio PictureBook

 *

 * Copyright (C) 2001-2004 Stelian Pop <stelian@popies.net>

 *

 * Copyright (C) 2001-2002 Alcve <www.alcove.com>

 *

 * Copyright (C) 2000 Andrew Tridgell <tridge@valinux.com>

 *

 * Earlier work by Werner Almesberger, Paul `Rusty' Russell and Paul Mackerras.

 *

 * Some parts borrowed from various video4linux drivers, especially

 * bttv-driver.c and zoran.c, see original files for credits.

 number of grab buffers */

 size of a grab buffer */

 /dev/videoX registration number */

 driver structure - only one possible */

***************************************************************************/

 Memory allocation routines (stolen from bttv-driver.c)                   */

***************************************************************************/

/*

 * return a page table pointing to N pages of locked memory

 *

 * NOTE: The meye device expects DMA addresses on 32 bits, we build

 * a table of 1024 entries = 4 bytes * 1024 = 4096 bytes.

 give only 32 bit DMA addresses */

 copy data from ptable into buf */

***************************************************************************/

 JPEG tables at different qualities to load into the VRJ chip             */

***************************************************************************/

 return a set of quantisation tables based on a quality from 1 to 10 */

 return a generic set of huffman tables */

***************************************************************************/

 MCHIP low-level functions                                                */

***************************************************************************/

 returns the horizontal capture size */

 returns the vertical capture size */

 waits for a register to be available */

 sets a value into the register */

 get the register value */

 wait for a register to become a particular value */

 setup subsampling */

 set the framerate into the mchip */

/* load some huffman and quantisation tables into the VRJ chip ready

 setup the VRJ parameters in the chip */

 sets the DMA parameters into the chip */

 setup for DMA transfers - also zeros the framebuffer */

 frees the DMA buffer */

/* stop any existing HIC action and wait for any dma to complete then

***************************************************************************/

 MCHIP frame processing functions                                         */

***************************************************************************/

 get the next ready frame from the dma engine */

 frees the current frame from the dma engine */

/* read one frame from the framebuffer assuming it was captured using

 read a compressed frame from the framebuffer */

	/* Some mchip generated jpeg frames are incorrect. In most

	 * (all ?) of those cases, the final EOI (0xff 0xd9) marker

	 * is not present at the end of the frame.

	 *

	 * Since adding the final marker is not enough to restore

	 * the jpeg integrity, we drop the frame.

 take a picture into SDRAM */

 dma a previously taken picture into a buffer */

 start continuous dma capture */

 compress one frame into a buffer */

 uncompress one image into a buffer */

 start continuous compressed capture */

***************************************************************************/

 Interrupt handling                                                       */

***************************************************************************/

***************************************************************************/

 video4linux integration                                                  */

***************************************************************************/

 need restart */

 stop capture */

 standard YUV 422 capture */

 compressed MJPEG capture */

 already allocated, no modifications */

 lazy allocation */

 not I/O memory */

 Ask the camera to perform a soft reset. */

 disable interrupts */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  tw68_risc.c

 *  Part of the device driver for Techwell 68xx based cards

 *

 *  Much of this code is derived from the cx88 and sa7134 drivers, which

 *  were in turn derived from the bt87x driver.  The original work was by

 *  Gerd Knorr; more recently the code was enhanced by Mauro Carvalho Chehab,

 *  Hans Verkuil, Andy Walls and many others.  Their work is gratefully

 *  acknowledged.  Full credit goes to them - any problems within this code

 *  are mine.

 *

 *  Copyright (C) 2009  William M. Brack

 *

 *  Refactored and updated to the latest v4l core frameworks:

 *

 *  Copyright (C) 2014 Hans Verkuil <hverkuil@xs4all.nl>

/**

 * tw68_risc_field

 *  @rp:	pointer to current risc program position

 *  @sglist:	pointer to "scatter-gather list" of buffer pointers

 *  @offset:	offset to target memory buffer

 *  @sync_line:	0 -> no sync, 1 -> odd sync, 2 -> even sync

 *  @bpl:	number of bytes per scan line

 *  @padding:	number of bytes of padding to add

 *  @lines:	number of lines in field

 *  @jump:	insert a jump at the start

 sync instruction */

 scan lines */

 calculate next starting position */

 fits into current chunk */

 (offset<<12) |*/  bpl);

			/*

			 * scanline needs to be split.  Put the start in

			 * whatever memory remains using RISC_LINESTART,

			 * then the remainder into following addresses

			 * given by the scatter-gather list.

 one full line to be done */

 first fragment */

 succeeding fragments have no offset */

 final chunk - offset 0, count 'todo' */

/**

 * tw68_risc_buffer

 *

 *	This routine is called by tw68-video.  It allocates

 *	memory for the dma controller "program" and then fills in that

 *	memory with the appropriate "instructions".

 *

 *	@pci:		structure with info about the pci

 *			slot which our device is in.

 *	@buf:		structure with info about the memory

 *			used for our controller program.

 *	@sglist:	scatter-gather list entry

 *	@top_offset:	offset within the risc program area for the

 *			first odd frame line

 *	@bottom_offset:	offset within the risc program area for the

 *			first even frame line

 *	@bpl:		number of data bytes per scan line

 *	@padding:	number of extra bytes to add at end of line

 *	@lines:		number of scan lines

	/*

	 * estimate risc mem: worst case is one write per page border +

	 * one write per scan line + syncs + 2 jumps (all 2 dwords).

	 * Padding can cause next bpl to start close to a page border.

	 * First DMA region may be smaller than PAGE_SIZE

 write risc instructions */

 generates SYNCO */

 generates SYNCE */

 save pointer to jmp instruction address */

 assure risc buffer hasn't overflowed */

 ------------------------------------------------------------------ */

 debug helper code                                                  */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  tw68 functions to handle video data

 *

 *  Much of this code is derived from the cx88 and sa7134 drivers, which

 *  were in turn derived from the bt87x driver.  The original work was by

 *  Gerd Knorr; more recently the code was enhanced by Mauro Carvalho Chehab,

 *  Hans Verkuil, Andy Walls and many others.  Their work is gratefully

 *  acknowledged.  Full credit goes to them - any problems within this code

 *  are mine.

 *

 *  Copyright (C) 2009  William M. Brack

 *

 *  Refactored and updated to the latest v4l core frameworks:

 *

 *  Copyright (C) 2014 Hans Verkuil <hverkuil@xs4all.nl>

 ------------------------------------------------------------------ */

 data structs for video                                             */

/*

 * FIXME -

 * Note that the saa7134 has formats, e.g. YUV420, which are classified

 * as "planar".  These affect overlay mode, and are flagged with a field

 * ".planar" in the format.  Do we need to implement this in this driver?

/*

 * The following table is searched by tw68_s_std, first for a specific

 * match, then for an entry which contains the desired id.  The table

 * entries should therefore be ordered in ascending order of specificity.

 autodetect */

 ------------------------------------------------------------------ */

/*

 * Note that the cropping rectangles are described in terms of a single

 * frame, i.e. line positions are only 1/2 the interlaced equivalent

/*

 * tw68_set_scale

 *

 * Scaling and Cropping for video decoding

 *

 * We are working with 3 values for horizontal and vertical - scale,

 * delay and active.

 *

 * HACTIVE represent the actual number of pixels in the "usable" image,

 * before scaling.  HDELAY represents the number of pixels skipped

 * between the start of the horizontal sync and the start of the image.

 * HSCALE is calculated using the formula

 *	HSCALE = (HACTIVE / (#pixels desired)) * 256

 *

 * The vertical registers are similar, except based upon the total number

 * of lines in the image, and the first line of the image (i.e. ignoring

 * vertical sync and VBI).

 *

 * Note that the number of bytes reaching the FIFO (and hence needing

 * to be processed by the DMAP program) is completely dependent upon

 * these values, especially HSCALE.

 *

 * Parameters:

 *	@dev		pointer to the device structure, needed for

 *			getting current norm (as well as debug print)

 *	@width		actual image width (from user buffer)

 *	@height		actual image height

 *	@field		indicates Top, Bottom or Interlaced

 set individually for debugging clarity */

 if field is interlaced */

 we must set for 1-frame */

 ------------------------------------------------------------------ */

 Set cropping and scaling */

	/*

	 *  Set start address for RISC program.  Note that if the DMAP

	 *  processor is currently running, it must be stopped before

	 *  a new address can be set.

 Clear any pending interrupts */

 Enable the risc engine and the fifo */

 ------------------------------------------------------------------ */

/* calc max # of buffers from size (must not exceed the 4MB virtual

 ------------------------------------------------------------- */

 vb2 queue operations                                          */

	/*

	 * We allow create_bufs, but only if the sizeimage is >= as the

	 * current sizeimage. The tw68_buffer_count calculation becomes quite

	 * difficult otherwise.

/*

 * The risc program for each buffers works as follows: it starts with a simple

 * 'JUMP to addr + 8', which is effectively a NOP. Then the program to DMA the

 * buffer follows and at the end we have a JUMP back to the start + 8 (skipping

 * the initial JUMP).

 *

 * This is the program of the first buffer to be queued if the active list is

 * empty and it just keeps DMAing this buffer without generating any interrupts.

 *

 * If a new buffer is added then the initial JUMP in the program generates an

 * interrupt as well which signals that the previous buffer has been DMAed

 * successfully and that it can be returned to userspace.

 *

 * It also sets the final jump of the previous buffer to the start of the new

 * buffer, thus chaining the new buffer into the DMA chain. This is a single

 * atomic u32 write, so there is no race condition.

 *

 * The end-result of all this that you only get an interrupt when a buffer

 * is ready, so the control flow is very easy.

 append a 'JUMP to start of buffer' to the buffer risc program */

/*

 * buffer_prepare

 *

 * Set the ancillary information into the buffer structure.  This

 * includes generating the necessary risc program if it hasn't already

 * been done for the current buffer format.

 * The structure fh contains the details of the format requested by the

 * user - type, width, height and #fields.  This is compared with the

 * last format set for the current buffer.  If they differ, the risc

 * code (which controls the filling of the buffer) is (re-)generated.

 Stop risc & fifo */

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

/*

 * Note that this routine returns what is stored in the fh structure, and

 * does not interrogate any of the device registers.

/*

 * Note that tw68_s_fmt_vid_cap sets the information into the fh structure,

 * and it will be used for all future new buffers.  However, there could be

 * some number of buffers on the "active" chain which will be filled before

 * the change takes place.

 If the query is for the current input, get live data */

 Look for match on complete norm id (may have mult bits) */

 If no exact match, look for norm which contains this one */

 If still not matched, give up */

 do the actual setting */

/*

 * Used strictly for internal development and debugging, this routine

 * prints out the current register contents for the tw68xx device.

 First we do the PCI regs, 8 4-byte regs per line */

 j steps through the next 4 words */

 Next the control regs, which are single-byte, address mod 4 */

 Print out 4 groups of 4 bytes */

 ------------------------------------------------------------------ */

 exported stuff                                                     */

 NTSC only */

/*

 * tw68_irq_video_done

 reset interrupts handled by this routine */

	/*

	 * Check most likely first

	 *

	 * DMAPI shows we have reached the end of the risc code

	 * for the current buffer.

	/*

	 * On TW6800, FDMIS is apparently generated if video input is switched

	 * during operation.  Therefore, it is not enabled for that chip.

 probably a logic error */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *  tw68-core.c

 *  Core functions for the Techwell 68xx driver

 *

 *  Much of this code is derived from the cx88 and sa7134 drivers, which

 *  were in turn derived from the bt87x driver.  The original work was by

 *  Gerd Knorr; more recently the code was enhanced by Mauro Carvalho Chehab,

 *  Hans Verkuil, Andy Walls and many others.  Their work is gratefully

 *  acknowledged.  Full credit goes to them - any problems within this code

 *  are mine.

 *

 *  Copyright (C) 2009  William M. Brack

 *

 *  Refactored and updated to the latest v4l core frameworks:

 *

 *  Copyright (C) 2014 Hans Verkuil <hverkuil@xs4all.nl>

 ------------------------------------------------------------------ */

/*

 * Please add any new PCI IDs to: https://pci-ids.ucw.cz.  This keeps

 * the PCI ID database up to date.  Note that the entries must be

 * added under vendor 0x1797 (Techwell Inc.) as subsystem IDs.

 ------------------------------------------------------------------ */

/*

 * The device is given a "soft reset". According to the specifications,

 * after this "all register content remain unchanged", so we also write

 * to all specified registers manually as well (mostly to manufacturer's

 * specified reset values)

 Assure all interrupts are disabled */

 020 */

 Clear any pending interrupts */

 01C */

 Stop risc processor, set default buffer level */

 218	soft reset */

 208	mux0, 27mhz xtal */

 20C	analog line-lock */

 210	color-killer high sens */

 218	int vref #2, chroma adc off */

 21C	Hactive m.s. bits */

 220	Mfg specified reset value */

	tw_writeb(TW68_CNTRL1, 0xcd);	/* 230	Wide Chroma BPF B/W

					 *	Secam reduction, Adap comb for

 234 */

 238 */

 23c */

 240 */

 244 */

 248 */

 24C */

 250 */

 254 */

 TODO - Check that none of these are set by control defaults */

 258	Mfg specified reset val */

 25C	Sharpness Coring val 8 */

 260	CTI and Vert Peak coring */

 268	No power saving enabled */

 270	Enable shadow reg, auto-det */

 274	All stds recog, don't start */

 280	Clamp end at 40 sys clocks */

 284	Mfg specified reset val */

 288	AGC gain when loop disabled */

 28C	White peak threshold */

 290	Y channel clamp level */

	tw_writeb(TW68_SYNCT, 0x38);*/	
 294	Sync amplitude */

 298	Horiz sync, VCR detect sens */

 29C	Clamp pos from PLL sync */

 Bit DETV of VCNTL1 helps sync multi cams/chip board */

 2A0 */

 2A4 */

 2A8	Mfg specified reset val */

 2AC	Mfg specified reset val */

 2B0	Max positive luma delay */

 2B4	Mfg specified reset val */

 2B8	Mfg specified reset val */

 2BC	Enable colour killer */

 2C0 */

 2CC	slice level auto, clamp med. */

	tw_writeb(TW68_IDCNTL, 0);	/* 2D0	Writing zero to this register

					 *	selects NTSC ID detection,

					 *	but doesn't change the

					 *	sensitivity (which has a reset

					 *	value of 1E).  Since we are

					 *	not doing auto-detection, it

 2D4 */

 010 */

 040	Enable both even & odd flds */

 patch set had 0x2080 */

 02C */

	/*

	 * Some common boards, especially inexpensive single-chip models,

	 * use the GPIO bits 0-3 to control an on-board video-output mux.

	 * For these boards, we need to set up the GPIO register into

	 * "normal" mode, set bits 0-3 as output, and then set those bits

	 * zero.

	 *

	 * Eventually, it would be nice if we could identify these boards

	 * uniquely, and only do this initialisation if the board has been

	 * identify.  For the moment, however, it shouldn't hurt anything

	 * to do these steps.

 Set the GPIO to "normal", no ints */

 Set bits 0-3 to "output" */

 Set all bits to low state */

 Initialize the device control structures */

 Initialize any subsystems */

 Check if anything to do */

 Nope - return */

 video interrupt */

 pci init */

 print pci info */

 TW6800 */

 Video decoder for TW6802 */

 Video decoder for TW6804 */

 To be announced */

 get mmio */

 initialize hardware #1 */

 Then do any initialisation wanted before interrupts are on */

 get irq */

	/*

	 *  Now do remainder of initialisation, first for

	 *  things unique for this card, then for general board

 initialise video function first */

 shutdown subsystems */

 unregister */

 release resources */

	/* Do things that are done in tw68_initdev ,

resume unfinished buffer(s)*/

 ----------------------------------------------------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * handle saa7134 IR remotes via linux kernel input layer.

 Choose Pinnacle PCTV remote */

 Helper function for raw decoding at GPIO16 or GPIO18 */

 -------------------- GPIO generic keycode builder -------------------- */

 here comes the additional handshake steps for some cards */

 rising SAA7134_GPIO_GPRESCAN reads the status */

 IRQ driven mode - handle key press and release in one go */

 --------------------- Chip specific I2C key builders ----------------- */

 We need this to access GPI Used by the saa_readl macro. */

 rising SAA7134_GPIGPRESCAN reads the status */

 No button press */

 poll IR chip */

 weak up the IR chip */

			/*

			 * wait a bit for next attempt -

			 * I don't know how make it better

 <dev> is needed to access GPIO. Used by the saa_readl macro. */

 rising SAA7134_GPIO_GPRESCAN reads the status */

	/* GPIO&0x40 is pulsed low when a button is pressed. Don't do

 No button press */

 GPIO says there is a button press. Get it. */

 No button press */

 Button pressed */

 copied and modified from get_key_msi_tvanywhere_plus() */

 <dev> is needed to access GPIO. Used by the saa_readl macro. */

 rising SAA7134_GPIO_GPRESCAN reads the status */

	/* GPIO&0x100 is pulsed low when a button is pressed. Don't do

 No button press */

 GPIO says there is a button press. Get it. */

 No button press */

 Button pressed */

 poll IR chip */

 no button press */

 repeating */

 rising SAA7134_GPIO_GPRESCAN reads the status */

 No button press */

/* Common (grey or coloured) pinnacle PCTV remote handling

 *

 poll IR chip */

 Empty Request */

 Repeating... */

	/* drop special codes when a key is held down a long time for the grey controller

/* The grey pinnacle PCTV remote

 *

 *  There are one issue with this remote:

 *   - I2c packet does not change when the same key is pressed quickly. The workaround

 *     is to hold down each key for about half a second, so that another code is generated

 *     in the i2c packet, and the function can distinguish key presses.

 *

 * Sylvain Pasche <sylvain.pasche@gmail.com>

/* The new pinnacle PCTV remote (with the colored buttons)

 *

 * Ricardo Cerqueira <v4l@cerqueira.org>

	/* code_modulo parameter (0x88) is used to reduce code value to fit inside IR_KEYTAB_SIZE

	 *

	 * this is the only value that results in 42 unique

	 * codes < 128

	/* Moved here from saa7134_input_init1() because the latter

 Without this we won't receive key up events */

 Without this we won't receive key up events */

 Without this we won't receive key up events */

 detect & configure */

 ms

 ms

 ms

 GPIO stuff moved to saa7134_ir_open() */

 Enable GPIO18 line on both edges */

 ms

 GPIO stuff moved to saa7134_ir_open() */

 ms */

 GPIO stuff moved to saa7134_ir_open() */

 ms

 ms */

 ms */

 ms

 ms

 ms */

 GPIO stuff moved to saa7134_ir_open() */

 ms

 ms

 Enable GPIO18 line on both edges */

 ms

 Enable GPIO18 line on both edges */

ms

 ms */

 ms */

 ms */

 ms */

 Enable GPIO18 line on both edges */

 Enable GPIO18 line on both edges */

 init hardware-specific stuff */

 init input device */

		/*

		 * MSI TV@nyware Plus requires more frequent polling

		 * otherwise it will miss some keypresses

		/* MSI TV@nywhere Plus controller doesn't seem to

		   respond to probes unless we read something from

		   an existing device. Weird...

		/*

		 * MSI TV@nyware Plus requires more frequent polling

		 * otherwise it will miss some keypresses

		/*

		 * MSI TV@nywhere Plus controller doesn't seem to

		 *  respond to probes unless we read something from

		 *  an existing device. Weird...

		 * REVISIT: might no longer be needed

 copied and modified from MSI TV@nywhere Plus */

		/* MSI TV@nywhere Plus controller doesn't seem to

		   respond to probes unless we read something from

		   an existing device. Weird...

 Generate initial event */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 *

 *  Extended 3 / 2005 by Hartmut Hackmann to support various

 *  cards with the tda10046 DVB-T channel decoder

 FIXME */

/* ------------------------------------------------------------------

 * mt352 based DVB-T cards

 set frequency (mt2050) */

 mt352 setup */

 Use tuner callback for AGC */

/* ==================================================================

 * tda1004x based DVB-T cards, helper functions

/* ------------------------------------------------------------------

 * these tuners are tu1216, td1316(a)

 determine charge pump */

 determine band */

 setup PLL filter */

	/* calculate divisor

	 * ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)

 setup tuner buffer */

 setup PLL configuration */

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 setup PLL configuration */

 switch the tuner to analog mode */

 ------------------------------------------------------------------ */

 switch the board to analog mode */

/* ------------------------------------------------------------------

 * tda 1004x based cards with philips silicon tuner

 Get the first frontend */

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

/* ------------------------------------------------------------------

 * special case: this card uses saa713x GPIO22 for the mode switch

 route TDA8275a AGC input to the channel decoder */

 route TDA8275a AGC input to the analog IF chip*/

/* ==================================================================

 * tda10086 based DVB-S cards, helper functions

/* ------------------------------------------------------------------

 * special case: lnb supply is connected to the gated i2c

 NOTE: this assumes that gpo1 is used, it might be bit 5 (gpo2) */

/* ==================================================================

 * nxt200x based ATSC cards, helper functions

 ------------------------------------------------------------------ */

 30.4 MHz */

 4.00 MHz */

 2.0 Vpp */

 Use tuner callback for AGC */

 Use tuner callback for AGC */

/* ==================================================================

 * Core code

 FIXME: add support for multi-frontend */

 init struct vb2_dvb */

			/*

			 * The TV tuner on this board is actually NOT

			 * behind the demod i2c gate.

			 * However, the demod EEPROM is indeed there and it

			 * conflicts with the SAA7134 chip config EEPROM

			 * if the i2c gate is open (since they have same

			 * bus addresses) resulting in card PCI SVID / SSID

			 * being garbage after a reboot from time to time.

			 *

			 * Let's just leave the gate permanently closed -

			 * saa7134_i2c_eeprom_md7134_gate() will close it for

			 * us at probe time if it was open for some reason.

 terrestrial */

 satellite */

 terrestrial */

 satellite */

 we need to open the i2c gate (we know it exists) */

						/* fire up the 2nd section of the LNB supply since

 Switch to digital mode */

 we need to open the i2c gate (we know it exists) */

 terrestrial */

 satellite */

 terrestrial */

 satellite */

 Zarlink ZL10313 */

 Switch to digital mode */

 mb86a20s need to use the I2C gateway */

 Enable all DVB-S devices now */

 CE5039 DVB-S tuner SLEEP pin low */

 CE6313 DVB-S demod SLEEP pin low */

 CE6313 DVB-S demod RESET# pin high */

 define general-purpose callback pointer */

 register everything else */

	/* this sequence is necessary to make the tda1004x load its firmware

	 * and to enter analog mode of hybrid boards

 Get the first frontend */

	/* FIXME: I suspect that this code is bogus, since the entry for

	   Pinnacle 300I DVB-T PAL already defines the proper init to allow

	   the detection of mt2032 (TDA9887_PORT2_INACTIVE)

 otherwise we don't detect the tuner on next insmod */

 turn off the 2nd lnb supply */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * card-specific stuff.

 *

 * (c) 2001-04 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 Input names */

 ------------------------------------------------------------------ */

 board config info                                                  */

/* If radio_type !=UNSET, radio_addr should be specified

 /me */

 "Marco d'Itri" <md@Linux.IT> */

 "TC Wan" <tcwan@cs.usm.my> */

 "Arnaud Quette" <aquette@free.fr> */

 LifeView FlyTV Platinum FM (LR214WF) */

 "Peter Missel <peter.missel@onlinehome.de> */

 Set GP16 and unused 15,14,13 to Output */

 GP16=1 selects TV input */

/*			.type = SAA7134_INPUT_TV_MONO,

			.vmux = 1,

			.amux = LINE2,

			.gpio = 0x0000,

		},{

			.gpio = 0x4000,         */

			.gpio = 0x4000,         */

			.gpio = 0x4000,         */

 GP16=0 selects FM radio antenna */

 RoverMedia TV Link Pro FM (LR138 REV:I) */

 Eugene Yudin <Eugene.Yudin@gmail.com> */

 TCL MFPE05 2 */

 "Gert Vervoort" <gert.vervoort@philips.com> */

 "K.Ohta" <alpha292@bremen.or.jp> */

 workaround for problems with normal TV sound */

 Typhoon TV Tuner RDS: Art.Nr. 50694 */

 was: 0x00200000, */

 workaround for problems with normal TV sound */

 aka Typhoon "TV+Radio", Art.Nr 90031 */

 Tom Zoerner <tomzo at users sourceforge net> */

 "lilicheng" <llc@linuxfans.org> */

 "Andrew de Quincey" <adq@lidskialf.net> */

 radio and probably mute is missing */

		/*

		gpio pins:

			0  .. 3   BASE_ID

			4  .. 7   PROTECT_ID

			8  .. 11  USER_OUT

			12 .. 13  USER_IN

			14 .. 15  VIDIN_SEL

 "Greg Wickham <greg.wickham@grangenet.net> */

		/* probably wrong, the 7133 one is the NTSC version ...

 Ognjen Nastic <ognjen@logosoft.ba> */

 Ognjen Nastic <ognjen@logosoft.ba> UNTESTED */

 TransGear 3000TV */

 xtal 32.1 MHz */

 Barry Scott <barry.scott@onelan.co.uk> */

 Roman Pszonczenko <romka@kolos.math.uni.lodz.pl> */

 Michael Smith <msmith@cbnco.com> */

 Massimo Piccioni <dafastidio@libero.it> */

 toshii@netbsd.org */

 Vasiliy Temnikov <vaka@newmail.ru> */

 Norman Jonas <normanjonas@arcor.de> */

 Alain St-Denis <alain@topaze.homeip.net> */

 Michael Rodriguez-Torrent <mrtorrent@asu.edu> */

 Helge Jensen <helge.jensen@slog.dk> */

 "Matteo Az" <matte.az@nospam.libero.it> ;-) */

		/*

		Nickolay V. Shmyrev <nshmyrev@yandex.ru>

		Lots of thanks to Andrey Zolotarev <zolotarev_andrey@mail.ru>

 .gpiomask       = 0x8c240003, */

 Kees.Blom@cwi.nl */

 Oldrich Jedlicka <oldium.pro@seznam.cz> */

 Dylan Walkden <dylan_walkden@hotmail.com> */

 andreas.kretschmer@web.de */

		/* much like the "studio" version but without radio

 LifeView FlyDVB-T DUO */

 "Nico Sabbi <nsabbi@tiscali.it>  Hartmut Hackmann hartmut.hackmann@t-online.de*/

 GPIO21=High for TV input */

 GPIO21=Low for FM radio antenna */

		/*

		Davydov Vladimir <vladimir@iqmedia.com>

 gpio by DScaler */

 GPIO21=High for TV input */

 GPIO21=Low for FM radio antenna */

		/*

		FIXME:

		- Remote control doesn't initialize properly.

		- Audio volume starts muted,

		then gradually increases after channel change.

		- Overlay scaling problems (application error?)

		- Composite S-Video untested.

		From: Konrad Rzepecki <hannibal@megapolis.pl>

 gpio by DScaler */

 radio unconfirmed */

 Kworld V-Stream Studio TV Terminator */

 "James Webb <jrwebb@qwest.net> */

		/* FIXME:

		 * S-Video and composite sources untested.

		 * Radio not working.

		 * Remote control not yet implemented.

tuner.beholder.ru>, Sergey <skiv@orel.ru> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

 Mike Baikov <mike@baikov.com> */

 Andrey Cvetcov <ays14@yandex.ru> */

		/* Michael Krufky <mkrufky@linuxtv.org>

		 * Uses Alps Electric TDHU2, containing NXT2004 ATSC Decoder

		 * AFAIK, there is no analog demod, thus,

		 * no support for analog television.

 Paul Tom Zalac <pzalac@gmail.com> */

 Pavel Mihaylov <bin@bash.info> */

 Sedna/MuchTV (OEM) Cardbus TV Tuner */

 "Cyril Lacoux (Yack)" <clacoux@ifeelgood.org> */

 unconfirmed, taken from Philips driver */

 untested */

		/* remote-control does not work. The signal about a

		   key press comes in via gpio, but the key code

		   doesn't. Neither does it have an i2c remote control

 NOT tested */

 LifeView LR319 FlyDVB Trio */

 Peter Missel <peter.missel@onlinehome.de> */

 Analog broadcast/cable TV */

 GPIO21=High for TV input */

 GPIO21=Low for FM radio antenna */

 LifeView FlyDVB-T */

 Giampiero Giancipoli <gianci@libero.it> */

 Bit 21 0=Radio, Bit 22 0=TV */

 AVerMedia A169  */

 Rickard Osser <ricky@osser.se>  */

		/* This card has two saa7134 chips on it,

 AVerMedia A169 */

 Rickard Osser <ricky@osser.se> */

 9 is correct as S-VIDEO1 according to a169.inf! */

 The second saa7134 on this card only serves as DVB-S host bridge */

 Bit 21 0=Radio, Bit 22 0=TV */

 GPIO21=High for TV input */

 GPIO21=Low for FM radio antenna */

 "Zac Bowling" <zac@zacbowling.com> */

 LifeView FlyDVB-s */

 Igor M. Liplianin <liplianin@tut.by> */

 Petr Baudis <pasky@ucw.cz> */

 untested */

 untested */

 Mikhail Fedotov <mo_fedotov@mail.ru> */

 Francis Barber <fedora@barber-family.id.au> */

 Thomas Genty <tomlohave@gmail.com> */

 David Bentham <db260179@hotmail.com> */

 GPIO 21 is an INPUT */

 GPIO 23 HI for FM */

 GPIO 21 is an INPUT */

 GPIO 23 HI for FM */

	/* Steven Walter <stevenrwalter@gmail.com>

			.gpio = 0x00300001,*/

	Juan Pablo Sormani <sorman@gmail.com> */

 Tony Wan <aloha_cn@hotmail.com> */

 FIXME: analog tv untested */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

 Sergey <skiv@orel.ru> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2008      */

 Dmitry Belimov <d.belimov@gmail.com> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Igor Kuznetsov <igk@igk.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 Alexey Osipov <lion-simba@pridelands.ru> */

 Igor Kuznetsov <igk@igk.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 Igor Kuznetsov <igk@igk.ru> */

 Andrey Melnikoff <temnota@kmv.ru> */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 Alexey Osipov <lion-simba@pridelands.ru> */

 untested */

 Adrian Pardini <pardo.bsso@gmail.com> */

 John Newbigin <jn@it.swin.edu.au> */

 Matthias Schwarzott <zzam@gentoo.org> */

 Matthias Schwarzott <zzam@gentoo.org> */

 Igor Kuznetsov <igk@igk.ru> */

 FIXME */

 .gpiomask       = 0x8c240003, */

 Andy Shevchenko <andy@smile.org.ua> */

 Should be MK5 */

 Jan D. Louw <jd.louw@mweb.co.za */

 Not tested */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 untested */

       Beholder Intl. Ltd. 2008      */

Dmitry Belimov <d.belimov@gmail.com> */

 Hawell HW-404M7 & Hawell HW-808M7  */

 Bogoslovskiy Viktor <bogovic@bk.ru> */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 Beholder Intl. Ltd. Dmitry Belimov <d.belimov@gmail.com> */

 Pavel Osnova <pvosnova@gmail.com> */

 Timothy Lee <timothy.lee@siriushk.com> */

       Beholder Intl. Ltd. 2010       */

 Dmitry Belimov <d.belimov@gmail.com> */

       Beholder Intl. Ltd. 2010       */

 Dmitry Belimov <d.belimov@gmail.com> */

 Hawell HW-9004V1 */

 Vadim Frolov <fralik@gmail.com> */

		/* much like the "studio" version but without radio

 ------------------------------------------------------------------ */

 PCI ids + subsystem IDs                                            */

 "Typhoon PCI Capture TV Card" Art.No. 50673 */

 Typhoon */

 LifeView FlyTV Prime30 OEM */

 minipci, LR212 */

 minipci, LR1212 */

 OEM minipci, LR212 */

 Animation Technologies (LifeView) */

 Standard PCI, LR214 Rev E and earlier (SAA7135) */

 Animation Technologies (LifeView) */

 Standard PCI, LR214 Rev F onwards (SAA7131) */

 KYE */

 Genius VideoWonder ProTV */

 is an LR214WF actually */

 CTX946 analog TV, HW mpeg, DVB-T */

 only analog TV and DVB-T for now */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 AVerMedia CardBus */

 Avermedia Technologies Inc */

 AVerMedia CardBus */

 Avermedia Technologies Inc */

 TransGear 3000TV */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Cardbus version */

 PCI version */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 PCI version */

 PCI version, new revision */

 cardbus version */

 cardbus version */

 Typhoon */

 LifeView LR502 OEM */

 mini pci NTSC version */

 mini pci PAL/SECAM version */

 It shouldn't break anything, since subdevice id seems unique */

 GoTView */

 tda8275a, ks003 IR */

 tda8275, ks003 IR */

 SAA 7131E */

 SAA7135HL */

 SAA7135HL */

 ATSC 115 */

 SAA7135HL */

 LR300 */

 Animation Technologies (LifeView) */

 what's the difference to 0x3306 ?*/

 FlyDVB-T Hybrid Mini PCI */

 triple CTX948_V1.1.1 */

 Cardbus version */

 Philips Proteus PRO 2309 */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 MSI */

 TV@nywhere DUO */

 REV:1.00 */

 SinoVideo PCI 2309 Proteus (7134) */

 OEM cardbus */

 Avermedia Technologies Inc */

 AVerTV DVB-T Super 007 */

Twinhan Technology Co. Ltd*/

 Medion version CTX953_V.1.4.3 */

 MSI */

 TV@nywhere A/D v1.1 */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 SAA7135HL */

 Avermedia Technologies Inc */

 Avermedia Technologies Inc */

 REV:1.02G */

 Avermedia Technologies Inc */

 Beholder Intl. Ltd. */

 RoverMedia */

 LifeView FlyTV Prime30 OEM */

 Beholder Intl. Ltd. */

 Beholder Intl. Ltd. */

 Avermedia Technologies Inc */

 AverTV Satellite Hybrid+FM A706 */

 WIS */

 Avermedia Technologies Inc */

 V One Multimedia PTE Ltd */

 --- boards without eeprom + subsystem ID --- */

 --- default catch --- */

 --- end of list --- */

 ----------------------------------------------------------- */

 flyvideo tweaks                                             */

 Down and UP pheripherial RESET pin for reset all chips */

 switch LNA gain through GPIO 22*/

 vsync output at GPIO22. 50 / 60Hz */

 toggle AGC switch through GPIO 26 */

 toggle AGC switch through GPIO 27 */

 0 */

 tda8290 + tda18271 */

 tda8290 + tda827x */

 ----------------------------------------------------------- */

 Make sure we support the board model */

 WinTV-HVR1110 (Retail, IR Blaster, hybrid, FM, SVid/Comp, 3.5mm audio in) */

 WinTV-HVR1000 (Retail, IR Receive, analog, no FM, SVid/Comp, 3.5mm audio in) */

 WinTV-HVR1150 (Retail, IR Receive, hybrid, FM, SVid/Comp, 3.5mm audio in) */

 WinTV-HVR1000 (Retail, IR Receive, analog, no FM, SVid/Comp, 3.5mm audio in) */

 WinTV-HVR1110 (Retail, IR Receive, hybrid, FM, SVid/Comp, 3.5mm audio in) */

 WinTV-HVR1110 (OEM, no IR, hybrid, FM, SVid/Comp, RCA aud) */

 WinTV-HVR1110 (OEM, no IR, hybrid, FM) */

 WinTV-HVR1110 (OEM, no IR, hybrid, no FM) */

 WinTV-HVR1110 (OEM, no IR, hybrid, no FM, SVid/Comp, RCA aud) */

 WinTV-HVR1110 (OEM, no IR, hybrid, no FM, SVid/Comp, RCA aud) */

 WinTV-HVR1150 (OEM, no IR, hybrid, FM, SVid/Comp, RCA aud) */

 WinTV-HVR1110 (OEM, no IR, hybrid, FM, SVid/Comp, RCA aud) */

 ----------------------------------------------------------- */

 Always print gpio, often manufacturers encode tuner type and other info. */

      case SAA7134_BOARD_SABRENT_SBTTVFM:  */ 
 power-up tuner chip */

 this turns the remote control chip off to work around a bug in it */

 power-up tuner chip */

 turn the fan on */

 power-down tuner chip */

 power-up tuner chip */

 power-down tuner chip */

 power-down tuner chip */

 power-up tuner chip */

 remote via GPIO */

		/*

		 * Make sure Production Test Register at offset 0x1D1 is cleared

		 * to take chip out of test mode.  Clearing bit 4 (TST_EN_AOUT)

		 * prevents pin 105 from remaining low; keeping pin 105 low

		 * continually resets the SAA6752 chip.

 GPIO 26 high for digital, low for analog */

 i2c remotes */

 enable tuner */

 write windows gpio values */

 radio antenna select: tristate both as in Windows driver */

 TV antenna */

 FM antenna */

		/*

		 * Disable CE5039 DVB-S tuner now (SLEEP pin high) to prevent

		 * it from interfering with analog tuner detection

 enable LGS-8G75 */

 enable the analog tuner */

 stuff which needs working i2c */

	/* Put here the code that enables the chips that are needed

	   for analog mode and doesn't depend on the tuner attachment.

	   It is also a good idea to get tuner type from eeprom, etc before

	   initializing tuner, since we can avoid loading tuner driver

	   on devices that has TUNER_ABSENT

		/* Checks if the device has a tuner at 0x60 addr

		   If the device doesn't have a tuner, TUNER_ABSENT

		   will be used at tuner_type, avoiding loading tuner

		   without needing it

		/* Retrieve device data from eeprom, checking for the

		   proper tuner_type.

 old config structure */

 new config structure */

 The tuner TUNER_PHILIPS_FMD1216ME_MK3 after hardware    */

 start has disabled IF and enabled DVB-T. When saa7134   */

 scan I2C devices it will not detect IF tda9887 and can`t*/

 watch TV without software reboot. To solve this problem */

 switch the tuner to analog TV mode manually.            */

 Reconfigure board as Snake reference design */

		/* The Philips EUROPA based hybrid boards have the tuner

		   connected through the channel decoder. We have to make it

		   transparent to find it

 The card below is detected as card=53, but is different */

			/*

			 * IR init has already happened for other cards, so

			 * we have to catch up.

		/* this is a hybrid board, initialize to analog mode

		 * and configure firmware eeprom address

		/*

		 * send weak up message to pic16C505 chip

		 * @ LifeView FlyDVB Trio

 initialize analog mode  */

 initialize analog mode */

		/* The T200 and the T200A share the same pci id.  Consequently,

		 * we are going to query eeprom to try to find out which one we

		/* Don't do this if the board was specifically selected with an

 Reconfigure board  as T200A */

 The tuner TUNER_PHILIPS_FMD1216MEX_MK3 after hardware    */

 start has disabled IF and enabled DVB-T. When saa7134    */

 scan I2C devices it not detect IF tda9887 and can`t      */

 watch TV without software reboot. For solve this problem */

 switch the tuner to analog TV mode manually.             */

 switch() */

 initialize tuner (don't do this when resuming) */

		/* Note: radio tuner address is always filled in,

 set TEA5767(analog FM) defines */

 switch() */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

	/* If more cards start to need this, then this

 Unmute audio */

 Mute audio */

 ------------------------------------------------------------------ */

 ----------------------------------------------------------- */

	/*

	 * Do not add VB2_USERPTR: the saa7134 DMA engine cannot handle

	 * transfers that do not start at the beginning of a page. A USERPTR

	 * can start anywhere in a page, so USERPTR support is a no-go.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * video4linux video interface

 *

 * (c) 2001,02 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 setup video scaler */

 ------------------------------------------------------------------ */

 DMA: setup channel 2+3 (= VBI Task A+B) */

 start DMA */

 ------------------------------------------------------------------ */

 nothing */

 make sure we have seen both fields */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * Copyright (C) 2005-2006 Micronas USA Inc.

#define GO7007_HPI_DEBUG*/

 000b */

 001b */

 010b */

 011b */

 100b */

 101b */

 110b */

 111b */

******************** Driver for GPIO HPI interface *********************/

 Write HPI address */

 Write low byte */

 Write high byte */

 Write HPI address */

 Read low byte */

 Read high byte */

 Disable TS interface */

pr_debug("status is %s\n", saa_readb(SAA7134_GPIO_GPSTATUS2) & 0x40 ? "OK" : "not OK"); */

 enter command mode...(?) */

pr_info("gpio is %08x\n", saa_readl(SAA7134_GPIO_GPSTATUS0 >> 2)); */

 Wait for an interrupt to indicate successful hardware reset */

 XXX we need to wait if there is no interrupt available */

 Set HPI interface for video */

 Enable TS interface */

 Reset TS interface */

 Set up transfer block size */

 Enable video streaming mode */

 Enable TS FIFO */

 Enable DMA IRQ */

 Shut down TS FIFO */

 Disable DMA IRQ */

 Disable TS interface */

 --------------------------------------------------------------------------*/

 --------------------------------------------------------------------------*/

******************** Add/remove functions *********************/

 Init the subdevice interface */

 Allocate a couple pages for receiving the compressed stream */

 Boot the GO7007 */

	/* Do any final GO7007 initialization, then register the

 Register the subdevice interface with the go7007 device */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * video4linux video interface

 *

 * (c) 2001-03 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 0 */

 ------------------------------------------------------------------ */

 Defines for Video Output Port Register at address 0x191            */

 Bit 0: VIP code T bit polarity */

 ------------------------------------------------------------------ */

 Defines for Video Output Port Register at address 0x195            */

 Bit 2: Video output clock delay control */

 Bit 1: Video output clock invert control */

 ------------------------------------------------------------------ */

 Defines for Video Output Port Register at address 0x196            */

 Bits 2 to 0: VSYNC pin video vertical sync type */

 ------------------------------------------------------------------ */

 data structs for video                                             */

 autodetect */

 ------------------------------------------------------------------ */

 setup cropping */

 svideo */

 switch on auto standard detection */

 setup video decoder */

	/* Set the correct norm for the saa6752hs. This function

 XPSC XACL XC2_1 XDCG VPFY */

 LPI */

 ACM */

 setup video scaler */

 deinterlace y offsets */

 ------------------------------------------------------------------ */

 Sort into smallest position first order */

 setup window + clipping */

 dma: setup channel 1 (= Video Task B) */

 start dma */

/*

 * Media Controller helper functions

	/*

	 * This will find the tuner that is connected into the decoder.

	 * Technically, this is not 100% correct, as the device may be

	 * using an analog input instead of the tuner. However, as we can't

	 * do DVB streaming while the DMA engine is being used for V4L2,

	 * this should be enough for the actual needs.

 ------------------------------------------------------------------ */

 planar */

 DMA: setup channel 0 (= Video Task A0) */

 interlaced */

 non-interlaced */

 DMA: setup channel 4+5 (= planar task A) */

 interlaced */

 non-interlaced */

 start DMA */

/*

 * move buffer to hardware queue

	/*

	 * Planar video capture and TS share the same DMA channel,

	 * so only one can be active at a time.

	/* The SAA7134 has a 1K FIFO; the datasheet suggests that when

	 * configured conservatively, there's 22 usec of buffering for video.

	 * We therefore request a DMA latency of 20 usec, giving us 2 usec of

	 * margin in case the FIFO is configured differently to the datasheet.

	 * Unfortunately, I lack register-level documentation to check the

	 * Linux FIFO setup and confirm the perfect value.

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 switch to radio mode */

 switch to video/vbi mode */

 turn off overlay */

 ts-capture will not work in planar mode, so turn it off Hac: 04.05*/

 ------------------------------------------------------------------ */

 VBI_LINE_LENGTH */;

 VBI_UNSYNC VBI_INTERLACED */

		/* Don't change the std from the mpeg device

 RDCAP == 0 */

 check args */

 ok, accept it */

 ----------------------------------------------------------- */

 exported stuff                                              */

 sanitycheck insmod options */

	/*

	 * Do not add VB2_USERPTR unless explicitly requested: the saa7134 DMA

	 * engine cannot handle transfers that do not start at the beginning

	 * of a page. A user-provided pointer can start anywhere in a page, so

	 * USERPTR support is a no-go unless the application knows about these

	 * limitations and has special support for this.

 Don't add VB2_USERPTR, see comment above */

 free stuff */

 enable video output */

 Configure videoport */

 Start videoport */

 init video hw */

 no video signal -> mute audio */

 wake up tvaudio audio carrier scan thread */

 make sure we have seen both fields */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *   SAA713x ALSA support for V4L

/*

 * Configuration macros

 defaults */

 Index 0-MAX */

 ID for this card */

/*

 * Main chip structure

/*

 * PCM structure

/*

 * saa7134 DMA audio stop

 *

 *   Called when the capture device is released or the buffer overflows

 *

 *   - Copied verbatim from saa7134-oss's dsp_dma_stop.

 *

/*

 * saa7134 DMA audio start

 *

 *   Called when preparing the capture device for use

 *

 *   - Copied verbatim from saa7134-oss's dsp_dma_start.

 *

/*

 * saa7134 audio DMA IRQ handler

 *

 *   Called whenever we get an SAA7134_IRQ_REPORT_DONE_RA3 interrupt

 *   Handles shifting between the 2 buffers, manages the read counters,

 *  and notifies ALSA when periods elapse

 *

 *   - Mostly copied from saa7134-oss's saa7134_irq_oss_done.

 *

 odd */

 even */

 next block addr */

 update status & wake waiting readers */

/*

 * IRQ request handler

 *

 *   Runs along with saa7134's IRQ handler, discards anything that isn't

 *   DMA sound

 *

/*

 * ALSA capture trigger

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called whenever a capture is started or stopped. Must be defined,

 *   but there's nothing we want to do here

 *

 start dma */

 stop dma */

/*

 * DMA buffer initialization

 *

 *   Uses V4L functions to initialize the DMA. Shouldn't be necessary in

 *  ALSA, but I was unable to use ALSA's own DMA, and had to force the

 *  usage of V4L's

 *

 *   - Copied verbatim from saa7134-oss.

 *

/*

 * DMA buffer release

 *

 *   Called after closing the device, during snd_card_saa7134_capture_close

 *

/*

 * Setting the capture source and updating the ALSA controls

 The active capture source cannot be deactivated */

 adc */

 Demodulator */

 DACs */

 aux1, aux1 */

 aux2, aux2 */

 output xbar always main channel */

 We've got data, turn the input on */

/*

 * ALSA PCM preparation

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called right after the capture device is opened, this function configures

 *  the buffer using the previously defined functions, allocates the memory,

 *  sets up the hardware registers, and then starts the DMA. When this function

 *  returns, the audio should be flowing.

 *

 dma: setup channel 6 (= AUDIO) */

 Setup and update the card/ALSA controls */

/*

 * ALSA pointer fetching

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called whenever a period elapses, it must return the current hardware

 *  position of the buffer.

 *   Also resets the read counter used to prevent overruns

 *

/*

 * ALSA hardware capabilities definition

 *

 *  Report only 32kHz for ALSA:

 *

 *  - SAA7133/35 uses DDEP (DemDec Easy Programming mode), which works in 32kHz

 *    only

 *  - SAA7134 for TV mode uses DemDec mode (32kHz)

 *  - Radio works in 32kHz only

 *  - When recording 48kHz from Line1/Line2, switching of capture source to TV

 *    means

 *    switching to 32kHz without any frequency translation

/*

 * ALSA hardware params

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called on initialization, right before the PCM preparation

 *

 release the old buffer */

	/* I should be able to use runtime->dma_addr in the control

	   byte, but it doesn't work. So I allocate the DMA using the

/*

 * ALSA hardware release

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called after closing the device, but before snd_card_saa7134_capture_close

 *   It stops the DMA audio and releases the buffers.

 *

/*

 * ALSA capture finish

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called after closing the device.

 *

/*

 * ALSA capture start

 *

 *   - One of the ALSA capture callbacks.

 *

 *   Called when opening the device. It creates and populates the PCM

 *  structure

 *

/*

 * page callback (needed for mmap)

/*

 * ALSA capture callbacks definition

/*

 * ALSA PCM setup

 *

 *   Called when initializing the board. Sets up the name and hooks up

 *  the callbacks

 *

/*

 * ALSA mixer setup

 *

 *   Called when initializing the board. Sets up the name and hooks up

 *  the callbacks

 *

/*

 * ALSA initialization

 *

 *   Called by the init routine, once for each saa7134 device present,

 *  it creates the basic structures and registers the ALSA devices

 *

 Card "creation" */

 End of "creation" */

/*

 * Module initializer

 *

 * Loops through present saa7134 cards, and assigns an ALSA device

 * to each one

 *

/*

 * Module destructor

 We initialize this late, to make sure the sound system is up and running */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * driver core

 *

 * (c) 2001-03 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 rising SAA7134_GPIO_GPRESCAN reads the status */

 static value */

 turn sync mode off if necessary */

 tristate */

 ------------------------------------------------------------------ */

 ----------------------------------------------------------- */

 delayed request_module                                      */

 CONFIG_MODULES */

 ------------------------------------------------------------------ */

 nr of (saa7134-)pages for the given buffer size */

 for non-page-aligned buffers */

/* calc max # of buffers from size (must not exceed the 4MB virtual

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 finish current buffer */

 activate next one from queue */

 nothing to do -- just stop DMA */

 try to reset the hardware (SWRST) */

	/* flag current buffer as failed,

 also calls del_timer(&q->timeout) */

 ------------------------------------------------------------------ */

 video capture -- dma 0 + video task A */

 video capture -- dma 1+2 (planar modes) */

 screen overlay -- dma 0 + video task B */

 vbi capture -- dma 0 + vbi task A+B */

 audio capture -- dma 3 */

 TS capture -- dma 5 */

 set task conditions + field handling */

 default config -- use full frames */

 split fields between tasks */

 odd A, even B, repeat */

 odd B, even A, repeat */

 irqs */

 ------------------------------------------------------------------ */

 IRQ handler + helpers                                              */

		/* If dmasound support is active and we get a sound report,

		 * mask out the report and let the saa7134-alsa module deal

 FIXME: invoke I2C get_key() */

 GPIO16 not used by IR remote */

 FIXME: invoke I2C get_key() */

 GPIO18 not used by IR remote */

 disable all parity error */

 disable gpio16 IRQ */

 disable gpio18 IRQs */

 disable all irqs */

 ------------------------------------------------------------------ */

 early init (no i2c, no irq) */

 RAM FIFO config */

 enable audio + video processing */

	/*

	* Initialize OSS _after_ enabling audio clock PLL and audio processing.

	* OSS initialization writes to registers via the audio DSP; these

	* writes will fail unless the audio clock has been started.  At worst,

	* audio will not work.

 enable peripheral devices */

 set vertical line numbering start (vbi needs this) */

 Clear any stale IRQ reports */

 late init (with i2c + irq) */

 enable IRQ's */

 Allow enabling both IRQ edge triggers */

 shutdown */

 Check if it is using an external analog TV demod */

	/*

	 * saa713x is not using an external ATV demod.

	 * Register the internal one

 Initialize Video, VBI and Radio pads */

 Create entities for each input connector */

 This input uses the S-Video connector */

			/*

			 * SAA7134_INPUT_TV and SAA7134_INPUT_TV_MONO.

			 *

			 * Please notice that neither SAA7134_INPUT_MUTE or

			 * SAA7134_INPUT_RADIO are defined at

			 * saa7134_board.input.

 Create input for Radio RF connector */

 pci init */

 pci quirks */

 print pci info */

 board config */

 get mmio */

 initialize hardware #1 */

 get irq */

 wait a bit, register i2c bus */

 load i2c helpers */

 check for signal */

 register v4l devices */

 everything worked */

	/*

	 * Do it at the end, to reduce dynamic configuration changes during

	 * the device init. Yet, as request_modules() can be async, the

	 * topology will likely change after load the saa7134 subdrivers.

 Release DMA sound modules if present */

 debugging ... */

 disable peripheral devices */

 shutdown hardware */

 shutdown subsystems */

 unregister */

	/* the DMA sound modules should be unloaded before reaching

 release resources */

 free memory */

 resends a current buffer in queue after resume */

 disable overlay - apps should enable it explicitly on resume*/

 Disable interrupts, DMA, and rest of the chip*/

	/* ACK interrupts once more, just in case,

	/* Disable timeout timers - if we have active buffers, we will

	/* Do things that are done in saa7134_initdev ,

 saa7134_hwinit1 */

saa7134_hwinit2*/

resume unfinished buffer(s)*/

	/* FIXME: Disable DMA audio sound - temporary till proper support

 start DMA now*/

 ----------------------------------------------------------- */

 ----------------------------------------------------------- */

 ----------------------------------------------------------- */

 ----------------- for the DMA sound modules --------------- */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * i2c interface support

 *

 * (c) 2001,02 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ----------------------------------------------------------- */

 ----------------------------------------------------------- */

 no I2C command pending

 I2C command done and STOP executed

 executing I2C command

 executing I2C command, time out on clock stretching

 time out on arbitration trial, still trying

 I2C command done and awaiting next write command

 I2C command done and awaiting next read command

 see 5, and time out on status echo

 see 6, and time out on status echo

 no acknowledge on device slave address

 no acknowledge after data byte transfer

 bus error

 arbitration lost during transfer

 erroneous programming sequence

 wrong status echoing

 software error

 no operation on I2C bus

 stop condition, no associated byte transfer

 continue with byte transfer

 start condition with byte transfer

 have to write both attr + data in one 32bit word */

 100 kHz */

	dword |= 0x40 << 16;  /* 400 kHz */

 send address */

				/* workaround for a saa7134 i2c bug

				 * needed to talk to the mt352 demux

 read bytes */

			/* discard mysterious extra byte when reading

			   from Samsung S5H1411.  i2c bus gets error

 write bytes */

 ensure that the bus is idle for at least one bit slot */

 ----------------------------------------------------------- */

 ----------------------------------------------------------- */

/*

 * On Medion 7134 reading the SAA7134 chip config EEPROM needs DVB-T

 * demod i2c gate closed due to an address clash between this EEPROM

 * and the demod one.

 Instantiate the IR receiver device, if present */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * tv audio decoder (fm stereo, nicam, ...)

 *

 * (c) 2001-03 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 msecs */

 ------------------------------------------------------------------ */

 saa7134 code                                                       */

 ------------------------------------------------------------------ */

 look what is to do ... */

		/*

		 * 7130 - we'll mute using some unconnected audio input

		 * 7134 - we'll probably should switch external mux with gpio

 7134 mute */

 switch internal audio mux */

 for oss, we need to change the clock configuration

 switch gpio-connected external audio mux */

 not implemented (yet) */

 not implemented (yet) */

 No nicam detected */

 ch1  */

 auto */

 ch1  */

 ch2  */

 auto */

 nothing to do ... */

 Not implemented */

 give the tuner some time */

 only one candidate -- skip scan ;) */

 scan for the main carrier */

 found good carrier */

 no carrier -- try last detected one as fallback */

 no carrier + no fallback -- use default */

 find the exact tv audio norm */

 Note: at least the primary carrier is right here */

 ------------------------------------------------------------------ */

 saa7133 / saa7135 code                                             */

 switch gpio-connected external audio mux */

 insmod option override */

 set IF frequency to 5.5 MHz */

 (let chip) scan for sound carrier */

 all */

 kick automatic standard detection */

 setup crossbars */

 ------------------------------------------------------------------ */

 common stuff + external entry points                               */

 configure GPIO for out */

 Set I2S format (SONY) */

 Start I2S */

 enable I2S audio output for the mpeg encoder */

 init all audio registers */

 frame locked audio is mandatory for NICAM */

 start tvaudio thread */

 XXX: missing error handling here */

 anything else to undo? */

 shutdown tvaudio thread */

 LINE1 */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *

 * device driver for philips saa7134 based TV cards

 * video4linux video interface

 *

 * (c) 2001,02 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]

 ------------------------------------------------------------------ */

 ------------------------------------------------------------------ */

 start DMA */

	/*

	 * Planar video capture and TS share the same DMA channel,

	 * so only one can be active at a time.

 ----------------------------------------------------------- */

 exported stuff                                              */

 deactivate TS softreset */

 TSSOP high active, TSVAL high active, TSLOCK ignored */

 TSNOPIT=0, TSCOLAP=0 */

 sanitycheck insmod options */

 init TS hw */

 Function for stop TS */

 Stop TS stream */

 Function for start TS */

 dma: setup channel 5 (= TS) */

 TSNOPIT=0, TSCOLAP=0 */

 reset hardware TS buffers */

 TS clock non-inverted */

 Start TS stream */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

 Default is continual scan */

	/*

	 * We are in process context(kernel thread), so can sleep.

	/* 1 for w1_process to decrement

	 * 1 for __w1_remove_master_device to decrement

/**

 * w1_add_master_device() - registers a new master device

 * @master:	master bus device to register

 validate minimum functionality */

 Lock until the device is added (or not) to w1_masters. */

 Search for the first available id (starting at 1). */

 Thread cleanup code, not required currently. */

/**

 * w1_remove_master_device() - unregister a master device

 * @bm:	master bus device to remove

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

/**

 * w1_touch_bit() - Generates a write-0 or write-1 cycle and samples the level.

 * @dev:	the master device

 * @bit:	0 - write a 0, 1 - write a 0 read the level

/**

 * w1_write_bit() - Generates a write-0 or write-1 cycle.

 * @dev:	the master device

 * @bit:	bit to write

 *

 * Only call if dev->bus_master->touch_bit is NULL

/**

 * w1_pre_write() - pre-write operations

 * @dev:	the master device

 *

 * Pre-write operation, currently only supporting strong pullups.

 * Program the hardware for a strong pullup, if one has been requested and

 * the hardware supports it.

/**

 * w1_post_write() - post-write options

 * @dev:	the master device

 *

 * Post-write operation, currently only supporting strong pullups.

 * If a strong pullup was requested, clear it if the hardware supports

 * them, or execute the delay otherwise, in either case clear the request.

/**

 * w1_write_8() - Writes 8 bits.

 * @dev:	the master device

 * @byte:	the byte to write

/**

 * w1_read_bit() - Generates a write-1 cycle and samples the level.

 * @dev:	the master device

 *

 * Only call if dev->bus_master->touch_bit is NULL

 sample timing is critical here */

/**

 * w1_triplet() - * Does a triplet - used for searching ROM addresses.

 * @dev:	the master device

 * @bdir:	the bit to write if both id_bit and comp_bit are 0

 *

 * Return bits:

 *  bit 0 = id_bit

 *  bit 1 = comp_bit

 *  bit 2 = dir_taken

 *

 * If both bits 0 & 1 are set, the search should be restarted.

 *

 * Return:        bit fields - see above

 error */

 Both bits are valid, take the direction given */

 Only one bit is valid, take that direction */

/**

 * w1_read_8() - Reads 8 bits.

 * @dev:	the master device

 *

 * Return:        the byte read

/**

 * w1_write_block() - Writes a series of bytes.

 * @dev:	the master device

 * @buf:	pointer to the data to write

 * @len:	the number of bytes to write

 calls w1_pre_write */

/**

 * w1_touch_block() - Touches a series of bytes.

 * @dev:	the master device

 * @buf:	pointer to the data to write

 * @len:	the number of bytes to write

/**

 * w1_read_block() - Reads a series of bytes.

 * @dev:	the master device

 * @buf:	pointer to the buffer to fill

 * @len:	the number of bytes to read

 * Return:	the number of bytes read

/**

 * w1_reset_bus() - Issues a reset bus sequence.

 * @dev:	the master device

 * Return:	0=Device present, 1=No device present or error

		/* minimum 480, max ? us

		 * be nice and sleep, except 18b20 spec lists 960us maximum,

		 * so until we can sleep with microsecond accuracy, spin.

		 * Feel free to come up with some other way to give up the

		 * cpu for such a short amount of time AND get it back in

		 * the maximum amount of time.

		/* minimum 70 (above) + 430 = 500 us

		 * There aren't any timing requirements between a reset and

		 * the following transactions.  Sleeping is safe here.

 w1_delay(430); min required time */

/**

 * w1_reset_select_slave() - reset and select a slave

 * @sl:		the slave to select

 *

 * Resets the bus and then selects the slave by sending either a skip rom

 * or a rom match.  A skip rom is issued if there is only one device

 * registered on the bus.

 * The w1 master lock must be held.

 *

 * Return:	0=success, anything else=error

/**

 * w1_reset_resume_command() - resume instead of another match ROM

 * @dev:	the master device

 *

 * When the workflow with a slave amongst many requires several

 * successive commands a reset between each, this function is similar

 * to doing a reset then a match ROM for the last matched ROM. The

 * advantage being that the matched ROM step is skipped in favor of the

 * resume command. The slave must support the command of course.

 *

 * If the bus has only one slave, traditionnaly the match ROM is skipped

 * and a "SKIP ROM" is done for efficiency. On multi-slave busses, this

 * doesn't work of course, but the resume command is the next best thing.

 *

 * The w1 master lock must be held.

/**

 * w1_next_pullup() - register for a strong pullup

 * @dev:	the master device

 * @delay:	time in milliseconds

 *

 * Put out a strong pull-up of the specified duration after the next write

 * operation.  Not all hardware supports strong pullups.  Hardware that

 * doesn't support strong pullups will sleep for the given time after the

 * write operation without a strong pullup.  This is a one shot request for

 * the next write, specifying zero will clear a previous request.

 * The w1 master lock must be held.

 *

 * Return:	0=success, anything else=error

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

/**

 * w1_register_family() - register a device family driver

 * @newf:	family to register

 check default devices against the new set of drivers */

/**

 * w1_unregister_family() - unregister a device family driver

 * @fent:	family to unregister

 deatch devices using this family code */

/*

 * Should be called under w1_flock held.

  0  */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

 for crc quirk */

/* A search stops when w1_max_slave_count devices have been found in that

 * search.  The next search will start over and detect the same set of devices

 * on a static 1-wire bus.  Memory is not allocated based on this number, just

 * on the number of devices known to the kernel.  Having a high number does not

 * consume additional resources.  As a special case, if there is only one

 * device on the network and w1_max_slave_count is set to 1, the device id can

 * be read directly skipping the normal slower search process.

 Default family */

  0  */

 Only wake if it is going to be searching. */

 allow each time the max_slave_count is updated */

	/* The CRC value isn't read from the user because the sysfs directory

	 * doesn't include it and most messages from the bus search don't

	 * print it either.  It would be unreasonable for the user to then

	 * provide it.

/* Searches the slaves in the w1_master and returns a pointer or NULL.

 * Note: must not hold list_mutex

	/* It would be nice to do a targeted search one the one-wire bus

	 * for the new device to see if it is out there or not.  But the

	 * current search doesn't support that.

 refcnt 0 means it was detached in the call */

 if the family driver needs to initialize something... */

 suppress for w1_family_notify before sending KOBJ_ADD */

 slave modules need to be loaded in a context with unlocked mutex */

 Only detach a slave once as it decreases the refcnt each time. */

			/* If it is a new family, slaves with the default

			 * family driver and are that family will be

			 * connected.  If the family is going away, devices

			 * matching that family are reconneced.

				/* If it was already in use let the automatic

				 * scan pick it up again later.

	/* quirk:

	 *   DS28E04 (1w eeprom) has strapping pins to change

	 *   address, but will not update the crc. So normal rules

	 *   for consistent w1 addresses are violated. We test

	 *   with the 7 LSBs of the address forced high.

	 *

	 *   (char*)&rn_le = { family, addr_lsb, ..., addr_msb, crc }.

/**

 * w1_search() - Performs a ROM Search & registers any devices found.

 * @dev: The master device to search

 * @search_type: W1_SEARCH to search all devices, or W1_ALARM_SEARCH

 * to return only devices in the alarmed state

 * @cb: Function to call when a device is found

 *

 * The 1-wire search is a simple binary tree search.

 * For each bit of the address, we read two bits and write one bit.

 * The bit written will put to sleep all devies that don't match that bit.

 * When the two reads differ, the direction choice is obvious.

 * When both bits are 0, we must choose a path to take.

 * When we can scan all 64 bits without having to choose a path, we are done.

 *

 * See "Application note 187 1-wire search algorithm" at www.maxim-ic.com

 *

		/*

		 * Reset bus and all 1-wire device state machines

		 * so they can respond to our requests.

		 *

		 * Return 0 - device(s) present, 1 - no devices present.

 Do fast search on single slave bus */

 Start the search */

 Determine the direction/search bit */

 took the 0 path last time, so take the 1 path */

 take the 0 path on the next branch */

 Read two bits and write one bit */

 quit if no device responded */

 If both directions were valid, and we took the 0 path... */

 extract the direction taken & update the device number */

			/* Only max_slave_count will be scanned in a search,

			 * but it will start where it left off next search

			 * until all ids are identified and then it will start

			 * over.  A continued search will report the previous

			 * last id as the first id (provided it is still on the

			 * bus).

/**

 * w1_process_callbacks() - execute each dev->async_list callback entry

 * @dev: w1_master device

 *

 * The w1 master list_mutex must be held.

 *

 * Return: 1 if there were commands to executed 0 otherwise

 The list can be added to in another thread, loop until it is empty */

			/* drop the lock, if it is a search it can take a long

	/* As long as w1_timeout is only set by a module parameter the sleep

	 * time can be calculated in jiffies once.

 remainder if it woke up early */

		/* Note, w1_process_callback drops the lock while processing,

		 * but locks it again before returning.

			/* a wake up is either to stop the thread, process

			 * callbacks, or search, it isn't process callbacks, so

			 * schedule a search.

		/* hold list_mutex until after interruptible to prevent loosing

		 * the wakeup signal when async_cmd is added.

 Only sleep when the search is active. */

 For undoing the slave register if there was a step after it. */

 Set netlink removal messages and some cleanup */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright (c) 2003 Evgeniy Polyakov <zbr@ioremap.net>

/* Bundle together everything required to process a request in one memory

 * allocation.

 Sending process port ID */

 maximum value for first_cn->len */

 pointers to building up the reply message */

 fixed once the structure is populated */

 advances as cn_msg is appeneded */

 advances as w1_netlink_msg is appened */

 advances as cmds are appened */

 currently message being processed */

 copy of the original request follows */

	/* followed by variable length:

	 * cn_msg, data (w1_netlink_msg and w1_netlink_cmd)

	 * one or more struct w1_cb_node

	 * reply first_cn, data (w1_netlink_msg and w1_netlink_cmd)

 pointers within w1_cb_block and cn data */

/**

 * w1_reply_len() - calculate current reply length, compare to maxlen

 * @block: block to calculate

 *

 * Calculates the current message length including possible multiple

 * cn_msg and data, excludes the first sizeof(struct cn_msg).  Direclty

 * compariable to maxlen and usable to send the message.

/**

 * w1_reply_make_space() - send message if needed to make space

 * @block: block to make space on

 * @space: how many bytes requested

 *

 * Verify there is enough room left for the caller to add "space" bytes to the

 * message, if there isn't send the message and reset.

 Early send when replies aren't bundled. */

/**

 * w1_netlink_setup_msg() - prepare to write block->msg

 * @block: block to operate on

 * @ack: determines if cn can be reused

 *

 * block->cn will be setup with the correct ack, advancing if needed

 * block->cn->len does not include space for block->msg

 * block->msg advances but remains uninitialized

 advance or set to data */

/* Append cmd to msg, include cmd->data as well.  This is because

 * any following data goes with the command and in the case of a read is

 * the results.

	/* There's a status message sent after each command, so no point

	 * in trying to bundle this cmd after an existing one, because

	 * there won't be one.  Allocate and copy over a new cn_msg.

/* Append req_msg and req_cmd, no other commands and no data from req_cmd are

 * copied.

/**

 * w1_netlink_send_error() - sends the error message now

 * @cn: original cn_msg

 * @msg: original w1_netlink_msg

 * @portid: where to send it

 * @error: error status

 *

 * Use when a block isn't available to queue the message to and cn, msg

 * might not be contiguous.

/**

 * w1_netlink_send() - sends w1 netlink notifications

 * @dev: w1_master the even is associated with or for

 * @msg: w1_netlink_msg message to be sent

 *

 * This are notifications generated from the kernel.

 Add cmd back if the packet was sent */

 update kernel slave list */

 Get the current slave list, or search (with or without alarm) */

	/* drop bus_mutex for search (does it's own locking), and add/remove

	 * which doesn't use the bus

	/* ref taken in w1_search_slave or w1_search_master_id when building

	 * the block

			/* Bytes, and likely an overstimate, and if it isn't

			 * the results can still be split between packets.

 search incremented it */

	/* If any unknown flag is set let the application know, that way

	 * applications can detect the absence of features in kernels that

	 * don't know about them.  http://lwn.net/Articles/587527/

	/* Count the number of master or slave commands there are to allocate

	 * space for one cb_node each.

		/* count messages for nodes and allocate any additional space

		 * required for slave lists

 bundling duplicats some of the messages */

		/* allocate space for the block, a copy of the original message,

		 * one node per cmd to point into the original message,

		 * space for replies which is the original message size plus

		 * space for any list slave data and status messages

		 * cn->len doesn't include itself which is part of the block

 block + original message */

 space for nodes */

 replies */

			/* if the system is already out of memory,

			 * (A) will this work, and (B) would it be better

			 * to not try?

		/* Sneeky, when not bundling, reply_size is the allocated space

		 * required for the reply, cn_msg isn't part of maxlen so

		 * it should be reply_size - sizeof(struct cn_msg), however

		 * when checking if there is enough space, w1_reply_make_space

		 * is called with the full message size including cn_msg,

		 * because it isn't known at that time if an additional cn_msg

		 * will need to be allocated.  So an extra cn_msg is added

		 * above in "size".

 execute on this thread, no need to process later */

		/* All following message types require additional data,

		 * check here before references are taken.

 both search calls take references */

		/* Can't queue because that modifies block and another

		 * thread could be processing the messages by now and

		 * there isn't a lock, send directly.

		/*

		 * Let's allow requests for nonexisting devices.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	ds2490.c  USB to one wire bridge

 *

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

 USB Standard */

 USB Control request vendor type */

 COMMAND TYPE CODES */

 CONTROL COMMAND CODES */

 MODE COMMAND CODES */

 COMMUNICATION COMMAND CODES */

 Communication command bits */

 Status flags */

 Strong Pull-up is active */

 12V programming pulse is being generated */

 external 12V programming voltage is present */

 DS2490 powered from USB and external sources */

 DS2490 is currently halted */

 DS2490 is currently idle */

 Status transfer size, 16 bytes status, 16 byte result flags */

 Result Register flags */

 New device detected */

 Reset no presence or ... */

 short on reset or set path */

 alarming presence on reset */

 12V expected not seen */

 compare error */

 CRC error detected */

 redirected page */

 end of search error */

	/* Strong PullUp

	 * 0: pullup not active, else duration in milliseconds

	/* spu_bit contains COMM_SPU or 0 depending on if the strong pullup

	 * should be active or not for writes.

	/* Always allow strong pullup which allow individual writes to use

	 * the strong pullup.

 Chip strong pullup time was cleared. */

 lower 4 bits are 0, see ds_set_pullup */

	/* Careful on size.  If size is less than what is available in

	 * the input buffer, the device fails the bulk transfer and

	 * clears the input buffer.  It could read the maximum size of

	 * the data buffer, but then do you return the first, last, or

	 * some set of the middle size bytes?  As long as the rest of

	 * the code is correct there will be size bytes waiting.  A

	 * call to ds_wait_status will wait until the device is idle

	 * and any data to be received would have been available.

  0  */

 Always dump the device status. */

	/* Dump the status for errors or if there is extended return data.

	 * The extended status includes new device detection (maybe someone

	 * can do something with it).

	/* Extended data isn't an error.  Well, a short is, but the dump

	 * would have already told the user that and we can't do anything

	 * about it in software anyway.

	/* Other potentionally interesting flags for reset.

	 *

	 * COMM_NTF: Return result register feedback.  This could be used to

	 * detect some conditions such as short, alarming presence, or

	 * detect if a new device was detected.

	 *

	 * COMM_SE which allows SPEED_NORMAL, SPEED_FLEXIBLE, SPEED_OVERDRIVE:

	 * Select the data transfer rate.

  0  */

 Just storing delay would not get the trunication and roundup. */

 Enable spu_bit if a delay is set. */

	/* If delay is zero, it has already been disabled, if the time is

	 * the same as the hardware was last programmed to, there is also

	 * nothing more to do.  Compare with the recalculated value ms

	 * rather than del or delay which can have a different value.

	/* Set COMM_ICP to write without a readback.  Note, this will

	 * produce one time slot, a down followed by an up with COMM_D

	 * only determing the timing.

	/* When starting with an existing id, the first id returned will

	 * be that device (if it is still on the bus most likely).

	 *

	 * If the number of devices found is less than or equal to the

	 * search_limit, that number of IDs will be returned.  If there are

	 * more, search_limit IDs will be returned followed by a non-zero

	 * discrepency value.

	/* DS18b20 spec, 13.16 ms per device, 75 per second, sleep for

	 * discovering 8 devices (1 bulk transfer and 1/2 FIFO size) at a time.

	/* FIFO 128 bytes, bulk packet size 64, read a multiple of the

	 * packet size.

	/*

	 * We are holding the bus mutex during the scan, but adding devices via the

	 * callback needs the bus to be unlocked. So we queue up found ids here.

 address to start searching at */

			/* Bulk in can receive partial ids, but when it does

			 * they fail crc and will be discarded anyway.

			 * That has only been seen when status in buffer

			 * is 0 and bulk is read anyway, so don't read

			 * bulk without first checking if status says there

			 * is data to read.

				/* can't know if there will be a discrepancy

 only continue the search if some weren't found */

		/* Only max_slave_count will be scanned in a search,

		 * but it will start where it left off next search

		 * until all ids are identified and then it will start

		 * over.  A continued search will report the previous

		 * last id as the first id (provided it is still on the

		 * bus).

 run callback for all queued up IDs */

/*

 * FIXME: if this disabled code is ever used in the future all ds_send_data()

 * calls must be changed to use a DMAable buffer.

  0  */

	/* Reset the device as it can be in a bad state.

	 * This is necessary because a block write will wait for data

	 * to be placed in the output buffer and block any later

	 * commands which will keep accumulating and the device will

	 * not be idle.  Another case is removing the ds2490 module

	 * while a bus search is in progress, somehow a few commands

	 * get through, but the input transfers fail leaving data in

	 * the input buffer.  This will cause the next read to fail

	 * see the note in ds_recv_data.

	/* read_bit and write_bit in w1_bus_master are expected to set and

	 * sample the line level.  For write_bit that means it is expected to

	 * set it to that value and leave it there.  ds2490 only supports an

	 * individual time slot at the lowest level.  The requirement from

	 * pulling the bus state down to reading the state is 15us, something

	 * that isn't realistic on the USB bus anyway.

	dev->master.read_bit	= &ds9490r_read_bit;

	dev->master.write_bit	= &ds9490r_write_bit;

 alternative 3, 1ms interrupt (greatly speeds search), 64 byte bulk */

	/*

	 * This loop doesn'd show control 0 endpoint,

	 * so we will fill only 1-3 endpoints entry.

 SPDX-License-Identifier: GPL-2.0-only

/*

 * ds2482.c - provides i2c to w1-master bridge(s)

 * Copyright (C) 2005  Ben Gardner <bgardner@wabtec.com>

 *

 * The DS2482 is a sensor chip made by Dallas Semiconductor (Maxim).

 * It is a I2C to 1-wire bridge.

 * There are two variations: -100 and -800, which have 1 or 8 1-wire ports.

 * The complete datasheet can be obtained from MAXIM's website at:

 *   http://www.maxim-ic.com/quick_view2.cfm/qv_pk/4382

/*

 * Allow the active pullup to be disabled, default is enabled.

 *

 * Note from the DS2482 datasheet:

 * The APU bit controls whether an active pullup (controlled slew-rate

 * transistor) or a passive pullup (Rwpu resistor) will be used to drive

 * a 1-Wire line from low to high. When APU = 0, active pullup is disabled

 * (resistor mode). Active Pullup should always be selected unless there is

 * only a single slave on the 1-Wire line.

 extra configurations - e.g. 1WS */

/*

 * The DS2482 registers - there are 3 registers that are addressed by a read

 * pointer. The read pointer is set by the last command executed.

 *

 * To read the data, issue a register read for any address

 No param */

 Param: DS2482_PTR_CODE_xxx */

 Param: Channel byte - DS2482-800 only */

 Param: Config byte */

 Param: None */

 Param: Bit byte (bit7) */

 Param: Data byte */

 Param: None */

 Note to read the byte, Set the ReadPtr to Data then read (any addr) */

 Param: Dir byte (bit7) */

 Values for DS2482_CMD_SET_READ_PTR */

 DS2482-800 only */

/*

 * Configure Register bit definitions

 * The top 4 bits always read 0.

 * To write, the top nibble must be the 1's compl. of the low nibble.

 1-wire speed */

 strong pull-up */

 presence pulse masking */

 active pull-up */

/*

 * Write and verify codes for the CHANNEL_SELECT command (DS2482-800 only).

 * To set the channel, write the value at the index of the channel.

 * Read and compare against the corresponding value to verify the change.

/*

 * Status Register bit definitions (read only)

/*

 * Client data (each client gets its own)

 1-wire interface(s) */

 1 or 8 */

 per-device values */

 see DS2482_PTR_CODE_xxx */

/**

 * ds2482_calculate_config - Helper to calculate values for configuration register

 * @conf: the raw config value

 * Return: the value w/ complements that can be written to register

/**

 * ds2482_select_register - Sets the read pointer.

 * @pdev:		The ds2482 client pointer

 * @read_ptr:	see DS2482_PTR_CODE_xxx above

 * Return: -1 on failure, 0 on success

/**

 * ds2482_send_cmd - Sends a command without a parameter

 * @pdev:	The ds2482 client pointer

 * @cmd:	DS2482_CMD_RESET,

 *		DS2482_CMD_1WIRE_RESET,

 *		DS2482_CMD_1WIRE_READ_BYTE

 * Return: -1 on failure, 0 on success

/**

 * ds2482_send_cmd_data - Sends a command with a parameter

 * @pdev:	The ds2482 client pointer

 * @cmd:	DS2482_CMD_WRITE_CONFIG,

 *		DS2482_CMD_1WIRE_SINGLE_BIT,

 *		DS2482_CMD_1WIRE_WRITE_BYTE,

 *		DS2482_CMD_1WIRE_TRIPLET

 * @byte:	The data to send

 * Return: -1 on failure, 0 on success

 all cmds leave in STATUS, except CONFIG */

/*

 * 1-Wire interface code

/**

 * ds2482_wait_1wire_idle - Waits until the 1-wire interface is idle (not busy)

 *

 * @pdev: Pointer to the device structure

 * Return: the last value read from status or -1 (failure)

/**

 * ds2482_set_channel - Selects a w1 channel.

 * The 1-wire interface must be idle before calling this function.

 *

 * @pdev:		The ds2482 client pointer

 * @channel:		0-7

 * Return:		-1 (failure) or 0 (success)

/**

 * ds2482_w1_touch_bit - Performs the touch-bit function, which writes a 0 or 1 and reads the level.

 *

 * @data:	The ds2482 channel pointer

 * @bit:	The level to write: 0 or non-zero

 * Return:	The level read: 0 or 1

 Select the channel */

 Send the touch command, wait until 1WB == 0, return the status */

/**

 * ds2482_w1_triplet - Performs the triplet function, which reads two bits and writes a bit.

 * The bit written is determined by the two reads:

 *   00 => dbit, 01 => 0, 10 => 1

 *

 * @data:	The ds2482 channel pointer

 * @dbit:	The direction to choose if both branches are valid

 * Return:	b0=read1 b1=read2 b3=bit written

 Select the channel */

 Send the triplet command, wait until 1WB == 0, return the status */

 Decode the status */

/**

 * ds2482_w1_write_byte - Performs the write byte function.

 *

 * @data:	The ds2482 channel pointer

 * @byte:	The value to write

 Select the channel */

 Send the write byte command */

/**

 * ds2482_w1_read_byte - Performs the read byte function.

 *

 * @data:	The ds2482 channel pointer

 * Return:	The value read

 Select the channel */

 Send the read byte command */

 Wait until 1WB == 0 */

 Select the data register */

 Read the data byte */

/**

 * ds2482_w1_reset_bus - Sends a reset on the 1-wire interface

 *

 * @data:	The ds2482 channel pointer

 * Return:	0=Device present, 1=No device present or error

 Select the channel */

 Send the reset command */

 Wait until the reset is complete */

 If the chip did reset since detect, re-config it */

	/* if delay is non-zero activate the pullup,

	 * the strong pullup will be automatically deactivated

	 * by the master, so do not explicitly deactive it

		/* both waits are crucial, otherwise devices might not be

		 * powered long enough, causing e.g. a w1_therm sensor to

		 * provide wrong conversion results

 note: it seems like both SPU and APU have to be set! */

 Reset the device (sets the read_ptr to status) */

 Sleep at least 525ns to allow the reset to complete */

 Read the status byte - only reset bit and line should be set */

 Detect the 8-port version */

 Set all config items to 0 (off) */

 Register 1-wire interface(s) */

 Populate all the w1 bus master stuff */

 Unregister the 1-wire bridge(s) */

 Free the memory */

/*

 * Driver data (common to all clients)

/*

 * 1-wire busmaster driver for DS1WM and ASICs with embedded DS1WMs

 * such as HP iPAQs (including h5xxx, h2200, and devices with ASIC3

 * like hx4700).

 *

 * Copyright (c) 2004-2005, Szabolcs Gyurko <szabolcs.gyurko@tlt.hu>

 * Copyright (c) 2004-2007, Matt Reimer <mreimer@vpop.net>

 *

 * Use consistent with the GNU GPL is permitted,

 * provided that this copyright notice is

 * preserved in its entirety in all copies and derived works.

 R/W 4 bits command */

 R/W 8 bits, transmit/receive buffer */

 R/W interrupt status */

 R/W interrupt enable */

 R/W 5 bits of divisor and pre-scale */

 R/W master control register (not used yet) */

 force reset on 1-wire bus */

 enable Search ROM accelerator mode */

 write only - forces bus low */

 read only - reflects state of bus */

 software reset */

 overdrive */

 presence detect */

 presence detect result */

 tx buffer empty */

 tx shift register empty */

 rx buffer full */

 rx shift register full */

 enable presence detect int */

 INTR active state */

 enable tx buffer empty int */

 enable tx shift register empty int */

 enable rx buffer full int */

 enable rx shift register full int */

 enable direct bus driving ops */

 all but INTR active state */

/* you can continue this table, consult the OPERATION - CLOCK DIVISOR

 # of shifts to calc register offsets */

 last byte received */

 byte to write that makes all intr disabled, */

 considering active_state (IAS) (optimization) */

 see ds1wm.h */

	/* if no bits are set in int enable register (except the IAS)

 this read action clears the INTR and certain flags in ds1wm */

 this read clears the RBF flag */

 enable Presence detect only */

 Let the w1 clock stabilize. */

 Disable interrupts. */

 --------------------------------------------------------------------- */

 w1 methods */

 holds the progress of the search */

 we work one nibble at a time */

 each nibble is interleaved to form a byte */

 writes _r, then reads back: */

 start over */

		/* any discrepency found which we already choose the

		   '1' branch is now is now irrelevant we reveal the

 find last bit set, i.e. the most signif. bit set */

		/* prev_ms_discrep_bit = ms_discrep_bit;

 end while true */

 --------------------------------------------------------------------- */

 how many bits to shift register number to get register offset */

 make sure resource has space for 8 registers */

 Mask interrupts, set IAS before claiming interrupt */

 SPDX-License-Identifier: GPL-2.0

/*

 * sgi_w1.c - w1 master driver for one wire support in SGI ASICs

/*

 * this is the low level routine to

 * reset the device on the One Wire interface

 * on the hardware

 recovery time */

/*

 * this is the low level routine to read/write a bit on the One Wire

 * interface on the hardware. It does write 0 if parameter bit is set

 * to 0, otherwise a write 1/read.

 recovery */

/*

 * disassociate the w1 device from the driver

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	matrox_w1.c

 *

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

/*

 * Matrox G400 DDC registers.

/*

 * These functions read and write DDC Data bit.

 *

 * Using tristate pins, since i can't find any open-drain pin in whole motherboard.

 * Unfortunately we can't connect to Intel's 82801xx IO controller

 * since we don't know motherboard schema, which has pretty unused(may be not) GPIO.

 *

 * I've heard that PIIX also has open drain pin.

 *

 * Port mapping.

	/*

	 * True for G400, for some other we need resource 0, see drivers/video/matrox/matroxfb_base.c

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1-gpio - GPIO w1 bus master driver

 *

 * Copyright (C) 2007 Ville Syrjala <syrjala@sci.fi>

			/*

			 * This will OVERRIDE open drain emulation and force-pull

			 * the line high for some time.

			/*

			 * This will simply set the line as input since we are doing

			 * open drain emulation in the GPIO library.

 Enforce open drain mode by default */

		/*

		 * This parameter means that something else than the gpiolib has

		 * already set the line into open drain mode, so we should just

		 * driver it high/low like we are in full control of the line and

		 * open drain will happen transparently.

	/*

	 * If we are using open drain emulation from the GPIO library,

	 * we need to use this pullup function that hammers the line

	 * high using a raw accessor to provide pull-up for the w1

	 * line.

/*

 * drivers/w1/masters/omap_hdq.c

 *

 * Copyright (C) 2007,2012 Texas Instruments, Inc.

 *

 * This file is licensed under the terms of the GNU General Public License

 * version 2. This program is licensed "as is" without any warranty of any

 * kind, whether express or implied.

 *

 lock read/write/break operations */

 interrupt status and a lock for it */

 mode: 0-HDQ 1-W1 */

 HDQ register I/O routines */

/*

 * Wait for one or more bits in flag change.

 * HDQ_FLAG_SET: wait until any bit in the flag is set.

 * HDQ_FLAG_CLEAR: wait until all bits in the flag are cleared.

 * return 0 on success and -ETIMEDOUT in the case of timeout.

 wait for the flag clear */

 wait for the flag set */

 Clear saved irqstatus after using an interrupt */

 this is a read-modify-write */

 write out a byte and fill *status with HDQ_INT_STATUS */

 set the GO bit */

 wait for the TXCOMPLETE bit */

 check irqstatus */

 wait for the GO bit return to zero */

 HDQ Interrupt service routine */

 wake up sleeping process */

 W1 search callback function  in HDQ mode */

	/*

	 * HDQ might not obey truly the 1-wire spec.

	 * So calculate CRC based on module parameter.

 Issue break pulse to the device */

 set the INIT and GO bit */

 wait for the TIMEOUT bit */

 check irqstatus */

	/*

	 * check for the presence detect bit to get

	 * set to show that the slave is responding

	/*

	 * wait for both INIT and GO bits rerurn to zero.

	 * zero wait time expected for interrupt mode.

		/*

		 * The RX comes immediately after TX.

 check irqstatus */

 interrupt had occurred before hdq_read_byte was called */

 the data is ready. Read it in! */

/*

 * W1 triplet callback function - used for searching ROM addresses.

 * Registered only when controller is in 1-wire mode.

 no slaves responded */

 read id_bit */

 Must clear irqstatus for another RXCOMPLETE interrupt */

 read comp_bit */

 Must clear irqstatus for another RXCOMPLETE interrupt */

 no slaves responded */

 Both bits are valid, take the direction given */

 Only one bit is valid, take that direction */

 write bdir bit */

 Must clear irqstatus for another TXCOMPLETE interrupt */

 reset callback */

 Read a byte of data from the device */

 Write a byte of data to the device */

	/*

	 * We need to reset the slave before

	 * issuing the SKIP ROM command, else

	 * the slave will not work.

 select HDQ/1W mode & enable clocks */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 * Copyright 2005-2008 Freescale Semiconductor, Inc. All Rights Reserved.

 * Copyright 2008 Luotao Fu, kernel@pengutronix.de

/*

 * MXC W1 Register offsets

/*

 * this is the low level routine to

 * reset the device on the One Wire interface

 * on the hardware

 Wait for reset sequence 511+512us, use 1500us for sure */

 PST bit is valid after the RPP bit is self-cleared */

/*

 * this is the low level routine to read/write a bit on the One Wire

 * interface on the hardware. It does write 0 if parameter bit is set

 * to 0, otherwise a write 1/read.

 Wait for read/write bit (60us, Max 120us), use 200us for sure */

 RDST bit is valid after the WR1/RD bit is self-cleared */

 Software reset 1-Wire module */

/*

 * disassociate the w1 device from the driver

 sentinel */ }

 SPDX-License-Identifier: GPL-2.0

/*

 * w1_ds250x.c - w1 family 09/0b/89/91 (DS250x) driver

 page already present */

 mark page present */

 page already present */

 redir, crc16 */

 crc16 */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1_ds2805 - w1 family 0d (DS28E05) driver

 *

 * Copyright (c) 2016 Andrew Worsley amworsley@gmail.com

 Chip Status Ok */

/*

 * Check the file size bounds and adjusts count as needed.

 * This would not be needed if the file size didn't reset to 0 after a write.

/*

 * Read a block from W1 ROM two times and compares the results.

 * If they are equal they are returned, otherwise the read

 * is repeated W1_F0D_READ_RETRIES times.

 *

 * count must not exceed W1_F0D_READ_MAXLEN.

 read directly from the EEPROM in chunks of W1_F0D_READ_MAXLEN */

/*

 * Writes to the scratchpad and reads it back for verification.

 * Then copies the scratchpad to EEPROM.

 * The data must be aligned at W1_F0D_SCRATCH_SIZE bytes and

 * must be W1_F0D_SCRATCH_SIZE bytes long.

 * The master must be locked.

 *

 * @param sl	The slave structure

 * @param addr	Address for the write

 * @param len   length must be <= (W1_F0D_PAGE_SIZE - (addr & W1_F0D_PAGE_MASK))

 * @param data	The data to write

 * @return	0=Success -1=failure

 Write the data to the scratchpad */

 ?? from Example */

 Compare what was read against the data written */

 Trigger write out to EEPROM */

 Sleep for tprog ms to wait for the write to complete */

 Check CS (Command Status) == 0xAA ? */

 Can only write data in blocks of the size of the scratchpad */

 if len too short or addr not aligned */

 read the block and update the parts to be written */

 copy at most to the boundary of the PAGE or len */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * 1-Wire implementation for the ds2438 chip

 *

 * Copyright (c) 2017 Mariusz Bialonczyk <manio@skyboo.net>

 Memory commands */

 Register commands */

 ms */

 Page #0 definitions */

 Status/Configuration Register */

 Current A/D Control Bit */

 Current Accumulator Configuration */

 Current Accumulator Shadow Selector bit */

 Voltage A/D Input Select Bit */

 Temperature Busy Flag */

 Nonvolatile Memory Busy Flag */

 A/D Converter Busy Flag */

 Page #1 definitions */

 check for correct CRC */

for CRC*/];

 reading one byte of result */

 if bit0=1, set a value to a mask for easy compare */

 already set as requested */

 changing bit */

for CRC*/];

 last register reserved */

 change only offset register */

 write to page 1 */

for CRC*/];

for CRC*/];

 The voltage measured across current sense resistor RSENS. */

for CRC*/];

 Read no more than page0 size */

for CRC*/];

 Read no more than page1 size */

 real length varies */);

 real length varies */);

 real length varies */);

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	w1_ds2423.c

 *

 * Copyright (c) 2010 Mika Laitio <lamikr@pilppa.org>

 *

 * This driver will read and write the value of 4 counters to w1_slave file in

 * sys filesystem.

 * Inspired by the w1_therm and w1_ds2431 drivers.

			/*

			 * 1 byte for first bytes in ram page read

			 * 4 bytes for counter

			 * 4 bytes for zero bits

			 * 2 bytes for crc

			 * 31 remaining bytes from the ram page

					/*

					 * DS2423 calculates crc from all bytes

					 * read after the previous crc bytes.

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	w1_therm.c

 *

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

/*

 * Allow the strong pullup to be disabled, but default to enabled.

 * If it was disabled a parasite powered device might not get the require

 * current to do a temperature conversion.  If it is enabled parasite powered

 * devices have a better chance of getting the current required.

 * In case the parasite power-detection is not working (seems to be the case

 * for some DS18S20) the strong pullup can also be forced, regardless of the

 * power state of the devices.

 *

 * Summary of options:

 * - strong_pullup = 0	Disable strong pullup completely

 * - strong_pullup = 1	Enable automatic strong pullup detection

 * - strong_pullup = 2	Force strong pullup

 Counter for devices supporting bulk reading */

 =0 as per C standard */

 This command should be in public header w1.h but is not */

 Nb of try for an operation */

 ms delay to retry bus mutex */

 delay in ms to write in EEPROM */

 cmd for write eeprom sysfs */

 cmd for read eeprom sysfs */

 cmd to trigger a bulk read */

 min temperature that can be measured */

 max temperature that can be measured */

 Allowed values for sysfs conv_time attribute */

 Bits in sysfs "features" value */

 Enable conversion success check */

 Poll for conversion completion */

 All values mask */

 Poll period in milliseconds. Should be less then a shortest operation on the device */

 Timeout for W1_CONVERT_TEMP, ms */

 Timeout for W1_RECALL_EEPROM, ms*/

 Masks for resolution functions, work with all devices */

 Bit mask for config register for all devices, bits 7,6,5 */

 Bit offset of resolution in config register for all devices */

 Bit offset of resolution in config register for all devices */

 Add this to bit value to get resolution */

 Maximum allowed value */

 Helpers Macros */

/*

 * return a pointer on the slave w1_therm_family_converter struct:

 * always test family data existence before using this macro

/*

 * return the power mode of the sl slave : 1-ext, 0-parasite, <0 unknown

 * always test family data existence before using this macro

/*

 * return the resolution in bit of the sl slave : <0 unknown

 * always test family data existence before using this macro

/*

 * return the conv_time_override of the sl slave

 * always test family data existence before using this macro

/*

 * return the features of the sl slave

 * always test family data existence before using this macro

/*

 * return whether or not a converT command has been issued to the slave

 * * 0: no bulk read is pending

 * * -1: conversion is in progress

 * * 1: conversion done, result to be read

 return the address of the refcnt in the family data */

 Structs definition */

/**

 * struct w1_therm_family_converter - bind device specific functions

 * @broken: flag for non-registred families

 * @reserved: not used here

 * @f: pointer to the device binding structure

 * @convert: pointer to the device conversion function

 * @get_conversion_time: pointer to the device conversion time function

 * @set_resolution: pointer to the device set_resolution function

 * @get_resolution: pointer to the device get_resolution function

 * @write_data: pointer to the device writing function (2 or 3 bytes)

 * @bulk_read: true if device family support bulk read, false otherwise

/**

 * struct w1_therm_family_data - device data

 * @rom: ROM device id (64bit Lasered ROM code + 1 CRC byte)

 * @refcnt: ref count

 * @external_powered:	1 device powered externally,

 *				0 device parasite powered,

 *				-x error or undefined

 * @resolution: current device resolution

 * @convert_triggered: conversion state of the device

 * @conv_time_override: user selected conversion time or CONV_TIME_DEFAULT

 * @features: bit mask - enable temperature validity check, poll for completion

 * @specific_functions: pointer to struct of device specific function

/**

 * struct therm_info - store temperature reading

 * @rom: read device data (8 data bytes + 1 CRC byte)

 * @crc: computed crc from rom

 * @verdict: 1 crc checked, 0 crc not matching

 Hardware Functions declaration */

/**

 * reset_select_slave() - reset and select a slave

 * @sl: the slave to select

 *

 * Resets the bus and select the slave by sending a ROM MATCH cmd

 * w1_reset_select_slave() from w1_io.c could not be used here because

 * it sent a SKIP ROM command if only one device is on the line.

 * At the beginning of the such process, sl->master->slave_count is 1 even if

 * more devices are on the line, causing collision on the line.

 *

 * Context: The w1 master lock must be held.

 *

 * Return: 0 if success, negative kernel error code otherwise.

/**

 * convert_t() - Query the device for temperature conversion and read

 * @sl: pointer to the slave to read

 * @info: pointer to a structure to store the read results

 *

 * Return: 0 if success, -kernel error code otherwise

/**

 * read_scratchpad() - read the data in device RAM

 * @sl: pointer to the slave to read

 * @info: pointer to a structure to store the read results

 *

 * Return: 0 if success, -kernel error code otherwise

/**

 * write_scratchpad() - write nb_bytes in the device RAM

 * @sl: pointer to the slave to write in

 * @data: pointer to an array of 3 bytes, as 3 bytes MUST be written

 * @nb_bytes: number of bytes to be written (2 for DS18S20, 3 otherwise)

 *

 * Return: 0 if success, -kernel error code otherwise

/**

 * copy_scratchpad() - Copy the content of scratchpad in device EEPROM

 * @sl: slave involved

 *

 * Return: 0 if success, -kernel error code otherwise

/**

 * recall_eeprom() - Restore EEPROM data to device RAM

 * @sl: slave involved

 *

 * Return: 0 if success, -kernel error code otherwise

/**

 * read_powermode() - Query the power mode of the slave

 * @sl: slave to retrieve the power mode

 *

 * Ask the device to get its power mode (external or parasite)

 * and store the power status in the &struct w1_therm_family_data.

 *

 * Return:

 * * 0 parasite powered device

 * * 1 externally powered device

 * * <0 kernel error code

/**

 * trigger_bulk_read() - function to trigger a bulk read on the bus

 * @dev_master: the device master of the bus

 *

 * Send a SKIP ROM follow by a CONVERT T commmand on the bus.

 * It also set the status flag in each slave &struct w1_therm_family_data

 * to signal that a conversion is in progress.

 *

 * Return: 0 if success, -kernel error code otherwise

 Sysfs interface declaration */

 Attributes declarations */

 attribut at master level */

 Interface Functions declaration */

/**

 * w1_therm_add_slave() - Called when a new slave is discovered

 * @sl: slave just discovered by the master.

 *

 * Called by the master when the slave is discovered on the bus. Used to

 * initialize slave state before the beginning of any communication.

 *

 * Return: 0 - If success, negative kernel code otherwise

/**

 * w1_therm_remove_slave() - Called when a slave is removed

 * @sl: slave to be removed.

 *

 * Called by the master when the slave is considered not to be on the bus

 * anymore. Used to free memory.

 Family attributes */

 Attribute groups */

 Family operations */

 Family binding operations struct */

 Device dependent func */

 device unknown */

	/* Return the conversion time, depending on resolution,

	 * select maximum conversion time among all compatible devices

 GX20MH01 only. Datasheet says 500ms, but that's not enough. */

 GX20MH01 only. Datasheet says 1000ms - not enough */

 device unknown */

 default for DS18S20 */

 No config register */

 DS18B20 resolution is 9 to 12 bits */

 GX20MH01 resolution is 9 to 14 bits */

 Calc bit value from resolution */

	/*

	 * Read the scratchpad to change only the required bits

	 * (bit5 & bit 6 from byte 4)

 Write data in the device RAM */

	/* Have to read back the resolution to verify an actual value

	 * GX20MH01 and DS18B20 are indistinguishable by family number, but resolutions differ

	 * Some DS18B20 clones don't support resolution change

 Scratchpad read fail */

 Resolution verify error */

	/* GX20MH01 has one special case:

	 *   >=14 means 14 bits when getting resolution from bit value.

	 * Other devices have no more then 12 bits.

/**

 * w1_DS18B20_convert_temp() - temperature computation for DS18B20

 * @rom: data read from device RAM (8 data bytes + 1 CRC byte)

 *

 * Can be called for any DS18B20 compliant device.

 *

 * Return: value in millidegrees Celsius.

 Signed 16-bit value to unsigned, cpu order */

 Config register bit R2 = 1 - GX20MH01 in 13 or 14 bit resolution mode */

 Insert two temperature bits from config register */

 Avoid arithmetic shift of signed value */

 Degrees, lowest bit is 2^-6 */

 Sign-extend to int; millidegrees */

 Degrees, lowest bit is 2^-4 */

 Sign-extend to int; millidegrees */

/**

 * w1_DS18S20_convert_temp() - temperature computation for DS18S20

 * @rom: data read from device RAM (8 data bytes + 1 CRC byte)

 *

 * Can be called for any DS18S20 compliant device.

 *

 * Return: value in millidegrees Celsius.

 Device capability description */

 GX20MH01 device shares family number and structure with DS18B20 */

 no config register */

 no config register */

 Also used for GX20MH01 */

 Helpers Functions */

/**

 * device_family() - Retrieve a pointer on &struct w1_therm_family_converter

 * @sl: slave to retrieve the device specific structure

 *

 * Return: pointer to the slaves's family converter, NULL if not known

/**

 * bus_mutex_lock() - Acquire the mutex

 * @lock: w1 bus mutex to acquire

 *

 * It try to acquire the mutex W1_THERM_MAX_TRY times and wait

 * W1_THERM_RETRY_DELAY between 2 attempts.

 *

 * Return: true is mutex is acquired and lock, false otherwise

 try to acquire the mutex, if not, sleep retry_delay before retry) */

 Didn't acquire the bus mutex */

/**

 * check_family_data() - Check if family data and specific functions are present

 * @sl: W1 device data

 *

 * Return: 0 - OK, negative value - error

 No device family */

/**

 * bulk_read_support() - check if slave support bulk read

 * @sl: device to check the ability

 *

 * Return: true if bulk read is supported, false if not or error

 No device family */

/**

 * conversion_time() - get the Tconv for the slave

 * @sl: device to get the conversion time

 *

 * On device supporting resolution settings, conversion time depend

 * on the resolution setting. This helper function get the slave timing,

 * depending on its current setting.

 *

 * Return: conversion time in ms, negative values are kernel error code

 No device family */

/**

 * temperature_from_RAM() - Convert the read info to temperature

 * @sl: device that sent the RAM data

 * @rom: read value on the slave device RAM

 *

 * Device dependent, the function bind the correct computation method.

 *

 * Return: temperature in 1/1000degC, 0 on error.

 No device family */

/**

 * int_to_short() - Safe casting of int to short

 *

 * @i: integer to be converted to short

 *

 * Device register use 1 byte to store signed integer.

 * This helper function convert the int in a signed short,

 * using the min/max values that device can measure as limits.

 * min/max values are defined by macro.

 *

 * Return: a short in the range of min/max value

 Prepare to cast to short by eliminating out of range values */

 Interface Functions */

 Allocate memory */

 Get a pointer to the device specific function struct */

 save this pointer to the device structure */

		/*

		 * add the sys entry to trigger bulk_read

		 * at master level only the 1st time

 Increment the counter */

 Getting the power mode of the device {external, parasite} */

 no error returned as device has been added */

 Getting the resolution of the device */

 no error returned as device has been added */

 Finally initialize convert_triggered flag */

 Delete the entry if no more device support the feature */

 Hardware Functions */

 Safe version of reset_select_slave - avoid using the one in w_io.c */

/**

 * w1_poll_completion - Poll for operation completion, with timeout

 * @dev_master: the device master of the bus

 * @tout_ms: timeout in milliseconds

 *

 * The device is answering 0's while an operation is in progress and 1's after it completes

 * Timeout may happen if the previous command was not recognised due to a line noise

 *

 * Return: 0 - OK, negative error - timeout

 Delay is before poll, for device to recognize a command */

 Compare all 8 bits to mitigate a noise on the bus */

 get conversion duration device and id dependent */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

 750ms strong pullup (or delay) after the convert */

some device need pullup */

no device need pullup */

 Fixed delay */

 If enabled, check for conversion success */

				/* Invalid reading (scratchpad byte 6 = 0xC)

				 * due to insufficient conversion time

				 * or power failure.

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

no device need pullup */

 1.2x increase for variation and changes over temperature range */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

 CRC not checked */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

 10ms strong pullup (or delay) after the convert */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 ret should be 0 */

 safe version to select slave */

 prevent the slave from going away in sleep */

 Didn't acquire the mutex */

 safe version to select slave */

			/*

			 * Emit a read time slot and read only one bit,

			 * 1 is externally powered,

			 * 0 is parasite powered

 ret should be either 1 either 0 */

 used to iterate through slaves */

	/*

	 * Check whether there are parasite powered device on the bus,

	 * and compute duration of conversion for these devices

	 * so we can apply a strong pullup if required

	/*

	 * t_conv is the max conversion time required on the bus

	 * If its 0, no device support the bulk read feature

 Didn't acquire the mutex */

 ret should be either 0 */

 Just reset the bus */

 Apply pullup if required */

 set a flag to instruct that converT pending */

 some device need pullup */

 set a flag to register convsersion is done */

 Sysfs Interface definition */

 A bulk read has been issued, read the device RAM */

 converting user entry to int */

 conversion error */

 return size to avoid call back again */

 No device family */

 val=0 : trigger a EEPROM save */

 Propagate error to userspace */

 Reset the conversion time to default - it depends on resolution */

 always return size to avoid infinite calling */

 No device family */

 A bulk read has been issued, read the device RAM */

 No device family */

 Getting the power mode of the device {external, parasite} */

 No device family */

 get the correct function depending on the device */

 converting user entry to int */

 conversion error */

 return size to avoid call back again */

 No device family */

	/*

	 * Don't deal with the val enterd by user,

	 * only device knows what is correct or not

 get the correct function depending on the device */

 Reset the conversion time to default because it depends on resolution */

 Invalid argument */

 TH is byte 2 */

 TL is byte 3 */

 array of data to be written */

 1 byte per value + temp ring order */

 Safe string copys as buf is const */

 Split string using space char */

 Convert 1st entry to int */

 Split string using space char */

 Convert 2nd entry to int */

 Prepare to cast to short by eliminating out of range values */

 Reorder if required th and tl */

	/*

	 * Read the scratchpad to change only the required bits

	 * (th : byte 2 - tl: byte 3)

 Byte 2 */

 Byte 3 */

 Byte 4 */

 Write data in the device RAM */

 free allocated memory */

 Invalid argument */

 continue to check other slaves */

 No device family */

 converting user entry to int */

 No device family */

 converting user entry to int */

 invalid number */

 Place all devices in CHAIN state */

 check for acknowledgment */

 In case the bus fails to send 0xFF, limit */

 check for acknowledgment */

 Exit from CHAIN state */

 check for acknowledgment */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1_ds2413.c - w1 family 3a (DS2413) driver

 * based on w1_ds2408.c by Jean-Francois Dagenais <dagenaisj@sonatest.com>

 *

 * Copyright (c) 2013 Mariusz Bialonczyk <manio@skyboo.net>

 complement is correct */

 slave didn't respond, try to select it again */

 unrecoverable error */

	/* according to the DS2413 datasheet the most significant 6 bits

 unrecoverable error */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *	w1_ds28e17.c - w1 family 19 (DS28E17) driver

 *

 * Copyright (c) 2016 Jan Kandziora <jjj@gmx.de>

 Module setup. */

 Default I2C speed to be set when a DS28E17 is detected. */

 Default I2C stretch value to be set when a DS28E17 is detected. */

 DS28E17 device command codes. */

 DS28E17 status bits */

/*

 * Maximum number of I2C bytes to transfer within one CRC16 protected onewire

 * command.

 Maximum number of I2C bytes to read with one onewire command. */

 Constants for calculating the busy sleep. */

 Number of checks for the busy flag before timeout. */

 Slave specific data. */

 Wait a while until the busy flag clears. */

 Check the busy flag first in any case.*/

	/*

	 * Do a generously long sleep in the beginning,

	 * as we have to wait at least this time for all

	 * the I2C bytes at the given speed to be transferred.

 Now continusly check the busy flag sent by the DS28E17. */

 Return success if the busy flag is cleared. */

 Wait one non-streched byte timeslot. */

 Timeout. */

 Utility function: result. */

 Warnings. */

 Check error conditions. */

 All ok. */

 Utility function: write data to I2C slave, single chunk. */

 Send command and I2C data to DS28E17. */

 Wait until busy flag clears (or timeout). */

 Read status from DS28E17. */

 Check error conditions. */

 Return number of bytes written. */

 Write data to I2C slave. */

 Check input. */

 Check whether we need multiple commands. */

		/*

		 * Small data amount. Data can be sent with

		 * a single onewire command.

 Send all data to DS28E17. */

 Large data amount. Data has to be sent in multiple chunks. */

 Send first chunk to DS28E17. */

 Resume to same DS28E17. */

 Next data chunk. */

 Send intermediate chunk to DS28E17. */

 Resume to same DS28E17. */

 Next data chunk. */

 Send final chunk to DS28E17. */

 Read data from I2C slave. */

 Check input. */

 Send command to DS28E17. */

 Wait until busy flag clears (or timeout). */

 Read status from DS28E17. */

 Check error conditions. */

 Read received I2C data from DS28E17. */

 Write to, then read data from I2C slave. */

 Check input. */

 Send command and I2C data to DS28E17. */

 Wait until busy flag clears (or timeout). */

 Read status from DS28E17. */

 Check error conditions. */

 Read received I2C data from DS28E17. */

 Do an I2C master transfer. */

 Start onewire transaction. */

 Select DS28E17. */

 Loop while there are still messages to transfer. */

		/*

		 * Check for special case: Small write followed

		 * by read to same I2C device.

			/*

			 * The DS28E17 has a combined transfer

			 * for small write+read.

			/*

			 * Check if we should interpret the read data

			 * as a length byte. The DS28E17 unfortunately

			 * has no read without stop, so we can just do

			 * another simple read in that case.

 Eat up read message, too. */

 Read transfer. */

			/*

			 * Check if we should interpret the read data

			 * as a length byte. The DS28E17 unfortunately

			 * has no read without stop, so we can just do

			 * another simple read in that case.

			/*

			 * Write transfer.

			 * Stop condition only for last

			 * transfer.

 Next message. */

 Are there still messages to send/receive? */

 Yes. Resume to same DS28E17. */

 End onewire transaction. */

 Return number of messages processed or error. */

 Get I2C adapter functionality. */

	/*

	 * Plain I2C functions only.

	 * SMBus is emulated by the kernel's I2C layer.

	 * No "I2C_FUNC_SMBUS_QUICK"

	 * No "I2C_FUNC_SMBUS_READ_BLOCK_DATA"

	 * No "I2C_FUNC_SMBUS_BLOCK_PROC_CALL"

 I2C adapter quirks. */

 I2C algorithm. */

 Read I2C speed from DS28E17. */

 Start onewire transaction. */

 Select slave. */

 Read slave configuration byte. */

 Update speed in slave specific data. */

 End onewire transaction. */

 Set I2C speed on DS28E17. */

 Select slave. */

 Update speed in slave specific data. */

 Start onewire transaction. */

 Set I2C speed on DS28E17. */

 End onewire transaction. */

 Sysfs attributes. */

 I2C speed attribute for a single chip. */

 Read current speed from slave. Updates data->speed. */

 Return current speed value. */

 Valid values are: "100", "400", "900" */

 Set speed on slave. */

 Return bytes written. */

 Busy stretch attribute for a single chip. */

 Return current stretch value. */

 Valid values are '1' to '9' */

 Set busy stretch value. */

 Return bytes written. */

 All attributes. */

 Slave add and remove functions. */

 Allocate memory for slave specific data. */

 Setup default I2C speed on slave. */

		/*

		 * A i2c_speed module parameter of anything else

		 * than 100, 400, 900 means not to touch the

		 * speed of the DS28E17.

		 * We assume 400kBaud, the power-on value.

	/*

	 * Setup default busy stretch

	 * configuration for the DS28E17.

 Setup I2C adapter. */

 Delete I2C adapter. */

 Free slave specific data. */

 Declarations within the w1 subsystem. */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * 1-Wire implementation for the ds2780 chip

 *

 * Copyright (C) 2010 Indesign, LLC

 *

 * Author: Clifton Barnes <cabarnes@indesign-llc.com>

 *

 * Based on w1-ds2760 driver

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1_ds2431.c - w1 family 2d (DS2431) driver

 *

 * Copyright (c) 2008 Bernhard Weirich <bernhard.weirich@riedel.net>

 *

 * Heavily inspired by w1_DS2433 driver from Ben Gardner <bgardner@wabtec.com>

/*

 * Check the file size bounds and adjusts count as needed.

 * This would not be needed if the file size didn't reset to 0 after a write.

/*

 * Read a block from W1 ROM two times and compares the results.

 * If they are equal they are returned, otherwise the read

 * is repeated W1_F2D_READ_RETRIES times.

 *

 * count must not exceed W1_F2D_READ_MAXLEN.

 read directly from the EEPROM in chunks of W1_F2D_READ_MAXLEN */

/*

 * Writes to the scratchpad and reads it back for verification.

 * Then copies the scratchpad to EEPROM.

 * The data must be aligned at W1_F2D_SCRATCH_SIZE bytes and

 * must be W1_F2D_SCRATCH_SIZE bytes long.

 * The master must be locked.

 *

 * @param sl	The slave structure

 * @param addr	Address for the write

 * @param len   length must be <= (W1_F2D_PAGE_SIZE - (addr & W1_F2D_PAGE_MASK))

 * @param data	The data to write

 * @return	0=Success -1=failure

 Write the data to the scratchpad */

 Read the scratchpad and verify */

 Compare what was read against the data written */

 Copy the scratchpad to EEPROM */

 Sleep for tprog ms to wait for the write to complete */

 Reset the bus to wake up the EEPROM  */

 Can only write data in blocks of the size of the scratchpad */

 if len too short or addr not aligned */

 read the block and update the parts to be written */

 copy at most to the boundary of the PAGE or len */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *	w1_ds28e04.c - w1 family 1C (DS28E04) driver

 *

 * Copyright (c) 2012 Markus Franke <franke.m@sebakmt.com>

/* Allow the strong pullup to be disabled, but default to enabled.

 * If it was disabled a parasite powered device might not get the required

 * current to copy the data from the scratchpad to EEPROM.  If it is enabled

 * parasite powered devices have a better chance of getting the current

 * required.

 enable/disable CRC checking on DS28E04-100 memory accesses */

/**

 * Check the file size bounds and adjusts count as needed.

 * This would not be needed if the file size didn't reset to 0 after a write.

 cache the block if the CRC is valid */

 read directly from the EEPROM */

/**

 * Writes to the scratchpad and reads it back for verification.

 * Then copies the scratchpad to EEPROM.

 * The data must be on one page.

 * The master must be locked.

 *

 * @param sl	The slave structure

 * @param addr	Address for the write

 * @param len   length must be <= (W1_PAGE_SIZE - (addr & W1_PAGE_MASK))

 * @param data	The data to write

 * @return	0=Success -1=failure

 Write the data to the scratchpad */

 Read the scratchpad and verify */

 Compare what was read against the data written */

 Copy the scratchpad to EEPROM */

		/* issue 10ms strong pullup (or delay) on the last byte

 invalidate cached data */

 Reset the bus to wake up the EEPROM (this may not be needed) */

 can only write full blocks in cached mode */

 make sure the block CRCs are valid */

 Can only write data to one page at a time */

 check arguments */

 check arguments */

 Write the PIO data */

 set bit 7..2 to value '1' */

 check for acknowledgement */

 convert to decimal */

 set the new value */

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	w1_ds2405.c

 *

 * Copyright (c) 2017 Maciej S. Szmigiero <mail@maciej.szmigiero.name>

 * Based on w1_therm.c copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

	/*

	 * We cannot use a normal Match ROM command

	 * since doing so would toggle PIO state

 no devices found */

 wrong direction taken - no such device */

 "active" means PIO is low */

	/*

	 * can't use w1_reset_select_slave() here since it uses Skip ROM if

	 * there is only one device on bus

 SPDX-License-Identifier: GPL-2.0-only

/*

 *	w1_ds2408.c - w1 family 29 (DS2408) driver

 *

 * Copyright (c) 2010 Jean-Francois Dagenais <dagenaisj@sonatest.com>

 R */

 R */

 R */

 RW */

 RW */

 RW */

 also used to write the control/status reg (0x8D): */

 unrecoverable error */

 try again, the slave is ready for a command */

/**

 * Writing to the activity file resets the activity latches.

 success! */

/*

 * This is a special sequence we must do to ensure the P0 output is not stuck

 * in test mode. This is described in rev 2 of the ds2408's datasheet

 * (http://datasheets.maximintegrated.com/en/ds/DS2408.pdf) under

 * "APPLICATION INFORMATION/Power-up timing".

 SPDX-License-Identifier: GPL-2.0-or-later

/*

 *	w1_smem.c

 *

 * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1_ds2406.c - w1 family 12 (DS2406) driver

 * based on w1_ds2413.c by Mariusz Bialonczyk <manio@skyboo.net>

 *

 * Copyright (c) 2014 Scott Alfter <scott@alfter.us>

 good read? */

 good read? */

 SPDX-License-Identifier: GPL-2.0-only

/*

 *	w1_ds2433.c - w1 family 23 (DS2433) driver

 *

 * Copyright (c) 2005 Ben Gardner <bgardner@wabtec.com>

/**

 * Check the file size bounds and adjusts count as needed.

 * This would not be needed if the file size didn't reset to 0 after a write.

 cache the block if the CRC is valid */

 CONFIG_W1_SLAVE_DS2433_CRC */

 CONFIG_W1_SLAVE_DS2433_CRC */

 read directly from the EEPROM */

 CONFIG_W1_SLAVE_DS2433_CRC */

/**

 * Writes to the scratchpad and reads it back for verification.

 * Then copies the scratchpad to EEPROM.

 * The data must be on one page.

 * The master must be locked.

 *

 * @param sl	The slave structure

 * @param addr	Address for the write

 * @param len   length must be <= (W1_PAGE_SIZE - (addr & W1_PAGE_MASK))

 * @param data	The data to write

 * @return	0=Success -1=failure

 Write the data to the scratchpad */

 Read the scratchpad and verify */

 Compare what was read against the data written */

 Copy the scratchpad to EEPROM */

 Sleep for 5 ms to wait for the write to complete */

 Reset the bus to wake up the EEPROM (this may not be needed) */

 can only write full blocks in cached mode */

 make sure the block CRCs are valid */

 CONFIG_W1_SLAVE_DS2433_CRC */

 Can only write data to one page at a time */

 CONFIG_W1_SLAVE_DS2433_CRC */

 CONFIG_W1_SLAVE_DS2433_CRC */

 SPDX-License-Identifier: GPL-2.0-only

/*

 * 1-Wire implementation for the ds2781 chip

 *

 * Author: Renata Sayakhova <renata@oktetlabs.ru>

 *

 * Based on w1-ds2780 driver

 SPDX-License-Identifier: GPL-2.0-only

/*

 * w1_ds2430.c - w1 family 14 (DS2430) driver

 **

 * Copyright (c) 2019 Angelo Dureghello <angelo.dureghello@timesys.com>

 *

 * Cloned and modified from ds2431

 * Copyright (c) 2008 Bernhard Weirich <bernhard.weirich@riedel.net>

 *

/*

 * Check the file size bounds and adjusts count as needed.

 * This would not be needed if the file size didn't reset to 0 after a write.

/*

 * Read a block from W1 ROM two times and compares the results.

 * If they are equal they are returned, otherwise the read

 * is repeated W1_F14_READ_RETRIES times.

 *

 * count must not exceed W1_F14_READ_MAXLEN.

 read directly from the EEPROM in chunks of W1_F14_READ_MAXLEN */

/*

 * Writes to the scratchpad and reads it back for verification.

 * Then copies the scratchpad to EEPROM.

 * The data must be aligned at W1_F14_SCRATCH_SIZE bytes and

 * must be W1_F14_SCRATCH_SIZE bytes long.

 * The master must be locked.

 *

 * @param sl	The slave structure

 * @param addr	Address for the write

 * @param len   length must be <= (W1_F14_PAGE_SIZE - (addr & W1_F14_PAGE_MASK))

 * @param data	The data to write

 * @return	0=Success -1=failure

 Write the data to the scratchpad */

 Read the scratchpad and verify */

	/*

	 * Compare what was read against the data written

	 * Note: on read scratchpad, device returns 2 bulk 0xff bytes,

	 * to be discarded.

 Copy the scratchpad to EEPROM */

 Sleep for tprog ms to wait for the write to complete */

 Reset the bus to wake up the EEPROM  */

 Can only write data in blocks of the size of the scratchpad */

 if len too short or addr not aligned */

 read the block and update the parts to be written */

 copy at most to the boundary of the PAGE or len */

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-18 Intel Corporation.

/*

 *  stream.c - SoundWire Bus stream operations.

/*

 * Array of supported rows and columns as per MIPI SoundWire Specification 1.1

 *

 * The rows are arranged as per the array index value programmed

 * in register. The index 15 has dummy value 0 in order to fill hole.

 Program DPN_OffsetCtrl2 registers */

 Program DPN_BlockCtrl3 register */

	/*

	 * Data ports are FULL, SIMPLE and REDUCED. This function handles

	 * FULL and REDUCED only and beyond this point only FULL is

	 * handled, so bail out if we are not FULL data port type

 Program DPN_SampleCtrl2 register */

 Program DPN_HCtrl register */

 Program DPN_PortCtrl register */

 Program DPN_BlockCtrl1 register */

 Program DPN_SampleCtrl1 register */

 Program DPN_OffsetCtrl1 registers */

 Program DPN_BlockCtrl2 register*/

 program DPN_LaneCtrl register */

	/*

	 * we need to set transport and port parameters for the port.

	 * Transport parameters refers to the sample interval, offsets and

	 * hstart/stop etc of the data. Port parameters refers to word

	 * length, flow mode etc of the port

/**

 * sdw_program_port_params() - Programs transport parameters of Master(s)

 * and Slave(s)

 *

 * @m_rt: Master stream runtime

 Program transport & port parameters for Slave(s) */

 Program transport & port parameters for Master(s) */

/**

 * sdw_enable_disable_slave_ports: Enable/disable slave data port

 *

 * @bus: bus instance

 * @s_rt: slave runtime

 * @p_rt: port runtime

 * @en: enable or disable operation

 *

 * This function only sets the enable/disable bits in the relevant bank, the

 * actual enable/disable is done with a bank switch

	/*

	 * Since bus doesn't support sharing a port across two streams,

	 * it is safe to reset this register

 Perform Master port channel(s) enable/disable */

/**

 * sdw_enable_disable_ports() - Enable/disable port(s) for Master and

 * Slave(s)

 *

 * @m_rt: Master stream runtime

 * @en: mode (enable/disable)

 Enable/Disable Slave port(s) */

 Enable/Disable Master port(s) */

	/*

	 * Enable interrupt before Port prepare.

	 * For Port de-prepare, it is assumed that port

	 * was prepared earlier

 Inform slave about the impending port prepare */

 Prepare Slave port implementing CP_SM */

 Wait for completion on port ready */

 Inform slaves about ports prepared */

 Disable interrupt after Port de-prepare */

 Prepare/De-prepare */

 Pre-prepare/Pre-deprepare port(s) */

/**

 * sdw_prep_deprep_ports() - Prepare/De-prepare port(s) for Master(s) and

 * Slave(s)

 *

 * @m_rt: Master runtime handle

 * @prep: Prepare or De-prepare

 Prepare/De-prepare Slave port(s) */

 Prepare/De-prepare Master port(s) */

/**

 * sdw_notify_config() - Notify bus configuration

 *

 * @m_rt: Master runtime handle

 *

 * This function notifies the Master(s) and Slave(s) of the

 * new bus configuration.

/**

 * sdw_program_params() - Program transport and port parameters for Master(s)

 * and Slave(s)

 *

 * @bus: SDW bus instance

 * @prepare: true if sdw_program_params() is called by _prepare.

		/*

		 * this loop walks through all master runtimes for a

		 * bus, but the ports can only be configured while

		 * explicitly preparing a stream or handling an

		 * already-prepared stream otherwise.

 Enable port(s) on alternate bank for all active streams */

 Get row and column index to program register */

	/*

	 * Set the multi_link flag only when both the hardware supports

	 * and hardware-based sync is required

/**

 * sdw_ml_sync_bank_switch: Multilink register bank switch

 *

 * @bus: SDW bus instance

 *

 * Caller function should free the buffers on error

 Wait for completion of transfer */

 Pre-bank switch */

		/*

		 * Perform Bank switch operation.

		 * For multi link cases, the actual bank switch is

		 * synchronized across all Masters and happens later as a

		 * part of post_bank_switch ops.

	/*

	 * For multi link cases, it is expected that the bank switch is

	 * triggered by the post_bank_switch for the first Master in the list

	 * and for the other Masters the post_bank_switch() should return doing

	 * nothing.

 Post-bank switch */

 Set the bank switch timeout to default, if not set */

 Check if bank switch was successful */

/**

 * sdw_release_stream() - Free the assigned stream runtime

 *

 * @stream: SoundWire stream runtime

 *

 * sdw_release_stream should be called only once per stream

/**

 * sdw_alloc_stream() - Allocate and return stream runtime

 *

 * @stream_name: SoundWire stream name

 *

 * Allocates a SoundWire stream runtime instance.

 * sdw_alloc_stream should be called only once per stream. Typically

 * invoked from ALSA/ASoC machine/platform driver.

 Retrieve Bus handle if already available */

/**

 * sdw_alloc_master_rt() - Allocates and initialize Master runtime handle

 *

 * @bus: SDW bus instance

 * @stream_config: Stream configuration

 * @stream: Stream runtime handle.

 *

 * This function is to be called with bus_lock held.

	/*

	 * check if Master is already allocated (as a result of Slave adding

	 * it first), if so skip allocation and go to configure

 Initialization of Master runtime handle */

/**

 * sdw_alloc_slave_rt() - Allocate and initialize Slave runtime handle.

 *

 * @slave: Slave handle

 * @stream_config: Stream configuration

 * @stream: Stream runtime handle

 *

 * This function is to be called with bus_lock held.

/**

 * sdw_release_slave_stream() - Free Slave(s) runtime handle

 *

 * @slave: Slave handle.

 * @stream: Stream runtime handle.

 *

 * This function is to be called with bus_lock held.

 Retrieve Slave runtime handle */

/**

 * sdw_release_master_stream() - Free Master runtime handle

 *

 * @m_rt: Master runtime node

 * @stream: Stream runtime handle.

 *

 * This function is to be called with bus_lock held

 * It frees the Master runtime handle and associated Slave(s) runtime

 * handle. If this is called first then sdw_release_slave_stream() will have

 * no effect as Slave(s) runtime handle would already be freed up.

/**

 * sdw_stream_remove_master() - Remove master from sdw_stream

 *

 * @bus: SDW Bus instance

 * @stream: SoundWire stream

 *

 * This removes and frees port_rt and master_rt from a stream

/**

 * sdw_stream_remove_slave() - Remove slave from sdw_stream

 *

 * @slave: SDW Slave instance

 * @stream: SoundWire stream

 *

 * This removes and frees port_rt and slave_rt from a stream

/**

 * sdw_config_stream() - Configure the allocated stream

 *

 * @dev: SDW device

 * @stream: SoundWire stream

 * @stream_config: Stream configuration for audio stream

 * @is_slave: is API called from Slave or Master

 *

 * This function is to be called with bus_lock held.

	/*

	 * Update the stream rate, channel and bps based on data

	 * source. For more than one data source (multilink),

	 * match the rate, bps, stream type and increment number of channels.

	 *

	 * If rate/bps is zero, it means the values are not set, so skip

	 * comparison and allow the value to be set and stored in stream

 TODO: Update this check during Device-device support */

 Iterate for number of ports to perform initialization */

		/*

		 * TODO: Check port capabilities for requested

		 * configuration (audio mode support)

 Iterate for number of ports to perform initialization */

		/*

		 * TODO: Check valid port range as defined by DisCo/

		 * slave

		/*

		 * TODO: Check port capabilities for requested

		 * configuration (audio mode support)

/**

 * sdw_stream_add_master() - Allocate and add master runtime to a stream

 *

 * @bus: SDW Bus instance

 * @stream_config: Stream configuration for audio stream

 * @port_config: Port configuration for audio stream

 * @num_ports: Number of ports

 * @stream: SoundWire stream

	/*

	 * For multi link streams, add the second master only if

	 * the bus supports it.

	 * Check if bus->multi_link is set

/**

 * sdw_stream_add_slave() - Allocate and add master/slave runtime to a stream

 *

 * @slave: SDW Slave instance

 * @stream_config: Stream configuration for audio stream

 * @stream: SoundWire stream

 * @port_config: Port configuration for audio stream

 * @num_ports: Number of ports

 *

 * It is expected that Slave is added before adding Master

 * to the Stream.

 *

	/*

	 * If this API is invoked by Slave first then m_rt is not valid.

	 * So, allocate m_rt and add Slave to it.

		/*

		 * sdw_release_master_stream will release s_rt in slave_rt_list in

		 * stream_error case, but s_rt is only added to slave_rt_list

		 * when sdw_config_stream is successful, so free s_rt explicitly

		 * when sdw_config_stream is failed.

	/*

	 * Change stream state to CONFIGURED on first Slave add.

	 * Bus is not aware of number of Slave(s) in a stream at this

	 * point so cannot depend on all Slave(s) to be added in order to

	 * change stream state to CONFIGURED.

	/*

	 * we hit error so cleanup the stream, release all Slave(s) and

	 * Master runtime

/**

 * sdw_get_slave_dpn_prop() - Get Slave port capabilities

 *

 * @slave: Slave handle

 * @direction: Data direction.

 * @port_num: Port number

/**

 * sdw_acquire_bus_lock: Acquire bus lock for all Master runtime(s)

 *

 * @stream: SoundWire stream

 *

 * Acquire bus_lock for each of the master runtime(m_rt) part of this

 * stream to reconfigure the bus.

 * NOTE: This function is called from SoundWire stream ops and is

 * expected that a global lock is held before acquiring bus_lock.

 Iterate for all Master(s) in Master list */

/**

 * sdw_release_bus_lock: Release bus lock for all Master runtime(s)

 *

 * @stream: SoundWire stream

 *

 * Release the previously held bus_lock after reconfiguring the bus.

 * NOTE: This function is called from SoundWire stream ops and is

 * expected that a global lock is held before releasing bus_lock.

 Iterate for all Master(s) in Master list */

 Prepare  Master(s) and Slave(s) port(s) associated with stream */

 TODO: Support Asynchronous mode */

 Increment cumulative bus bandwidth */

 TODO: Update this during Device-Device support */

 Compute params */

 Program params */

 Prepare port(s) on the new clock configuration */

/**

 * sdw_prepare_stream() - Prepare SoundWire stream

 *

 * @stream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

	/*

	 * when the stream is DISABLED, this means sdw_prepare_stream()

	 * is called as a result of an underflow or a resume operation.

	 * In this case, the bus parameters shall not be recomputed, but

	 * still need to be re-applied

 Enable Master(s) and Slave(s) port(s) associated with stream */

 Program params */

 Enable port(s) */

/**

 * sdw_enable_stream() - Enable SoundWire stream

 *

 * @stream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

 Disable port(s) */

 Program params */

 make sure alternate bank (previous current) is also disabled */

 Disable port(s) */

/**

 * sdw_disable_stream() - Disable SoundWire stream

 *

 * @stream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

 De-prepare port(s) */

 TODO: Update this during Device-Device support */

 Compute params */

 Program params */

/**

 * sdw_deprepare_stream() - Deprepare SoundWire stream

 *

 * @stream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

 Set stream pointer on all DAIs */

/**

 * sdw_startup_stream() - Startup SoundWire stream

 *

 * @sdw_substream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

/**

 * sdw_shutdown_stream() - Shutdown SoundWire stream

 *

 * @sdw_substream: Soundwire stream

 *

 * Documentation/driver-api/soundwire/stream.rst explains this API in detail

 Find stream from first CPU DAI */

 release memory */

 clear DAI data */

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-17 Intel Corporation.

/**

 * sdw_bus_master_add() - add a bus Master instance

 * @bus: bus instance

 * @parent: parent device

 * @fwnode: firmware node handle

 *

 * Initializes the bus instance, read properties and create child

 * devices.

	/*

	 * Initialize multi_link flag

	 * TODO: populate this flag by reading property from FW node

	/*

	 * Device numbers in SoundWire are 0 through 15. Enumeration device

	 * number (0), Broadcast device number (15), Group numbers (12 and

	 * 13) and Master device number (14) are not used for assignment so

	 * mask these and other higher bits.

 Set higher order bits */

 Set enumuration device number and broadcast device number */

 Set group device numbers and master device number */

	/*

	 * SDW is an enumerable bus, but devices can be powered off. So,

	 * they won't be able to report as present.

	 *

	 * Create Slave devices based on Slaves described in

	 * the respective firmware (ACPI/DT)

 No ACPI/DT so error out */

	/*

	 * Initialize clock values based on Master properties. The max

	 * frequency is read from max_clk_freq property. Current assumption

	 * is that the bus will start at highest clock frequency when

	 * powered on.

	 *

	 * Default active bank will be 0 as out of reset the Slaves have

	 * to start with bank 0 (Table 40 of Spec)

 clear dev_num if assigned */

/**

 * sdw_bus_master_delete() - delete the bus master instance

 * @bus: bus to be deleted

 *

 * Remove the instance, delete the child devices.

/*

 * SDW IO Calls

 if cmd is ok or ignored return */

 if cmd is ok or ignored return */

 if cmd is ok or ignored return */

/**

 * sdw_transfer() - Synchronous transfer message to a SDW Slave device

 * @bus: SDW bus

 * @msg: SDW message to be xfered

/**

 * sdw_transfer_defer() - Asynchronously transfer message to a SDW Slave device

 * @bus: SDW bus

 * @msg: SDW message to be xfered

 * @defer: Defer block for signal completion

 *

 * Caller needs to hold the msg_lock lock while calling this

 addr is 16 bit and truncated here */

 no paging area */

 illegal addr */

 32k but no page */

 no need for else as that will fall-through to paging */

 paging mandatory */

/*

 * Read/Write IO functions.

 * no_pm versions can only be called by the bus, e.g. while enumerating or

 * handling suspend-resume sequences.

 * all clients need to use the pm versions

 Read-Modify-Write Slave register */

/**

 * sdw_nread() - Read "n" contiguous SDW Slave registers

 * @slave: SDW Slave

 * @addr: Register address

 * @count: length

 * @val: Buffer for values to be read

/**

 * sdw_nwrite() - Write "n" contiguous SDW Slave registers

 * @slave: SDW Slave

 * @addr: Register address

 * @count: length

 * @val: Buffer for values to be written

/**

 * sdw_read() - Read a SDW Slave register

 * @slave: SDW Slave

 * @addr: Register address

/**

 * sdw_write() - Write a SDW Slave register

 * @slave: SDW Slave

 * @addr: Register address

 * @value: Register value

/*

 * SDW alert handling

 called with bus_lock held */

 called with bus_lock held */

	/*

	 * Do not update dev_num in Slave data structure here,

	 * Update once program dev_num is successful

 check first if device number is assigned, if so reuse that */

 Clear the slave->dev_num to transfer message on device 0 */

 After xfer of msg, restore dev_num */

 No Slave, so use raw xfer api */

 end of device id reads */

		/*

		 * Construct the addr and extract. Cast the higher shift

		 * bits to avoid truncation due to size limit.

 Now compare with entries */

				/*

				 * Assign a new dev_num to this Slave and

				 * not mark it present. It will be marked

				 * present after it reports ATTACHED on new

				 * dev_num

 TODO: Park this device in Group 13 */

			/*

			 * add Slave device even if there is no platform

			 * firmware description. There will be no driver probe

			 * but the user/integration will be able to see the

			 * device, enumeration status and device number in sysfs

		/*

		 * Check till error out or retry (count) exhausts.

		 * Device can drop off and rejoin during enumeration

		 * so count till twice the bound.

/**

 * sdw_bus_prep_clk_stop: prepare Slave(s) for clock stop

 *

 * @bus: SDW bus instance

 *

 * Query Slave for clock stop mode and prepare for that mode.

	/*

	 * In order to save on transition time, prepare

	 * each Slave and then wait for all Slave(s) to be

	 * prepared for clock stop.

	 * If one of the Slave devices has lost sync and

	 * replies with Command Ignored/-ENODATA, we continue

	 * the loop

 Identify if Slave(s) are available on Bus */

 Only prepare a Slave device if needed */

 Skip remaining clock stop preparation if no Slave is attached */

	/*

	 * Don't wait for all Slaves to be ready if they follow the simple

	 * state machine

		/*

		 * if there are no Slave devices present and the reply is

		 * Command_Ignored/-ENODATA, we don't need to continue with the

		 * flow and can just return here. The error code is not modified

		 * and its handling left as an exercise for the caller.

 Inform slaves that prep is done */

/**

 * sdw_bus_clk_stop: stop bus clock

 *

 * @bus: SDW bus instance

 *

 * After preparing the Slaves for clock stop, stop the clock by broadcasting

 * write to SCP_CTRL register.

	/*

	 * broadcast clock stop now, attached Slaves will ACK this,

	 * unattached will ignore

/**

 * sdw_bus_exit_clk_stop: Exit clock stop mode

 *

 * @bus: SDW bus instance

 *

 * This De-prepares the Slaves by exiting Clock Stop Mode 0. For the Slaves

 * exiting Clock Stop Mode 1, they will be de-prepared after they enumerate

 * back.

	/*

	 * In order to save on transition time, de-prepare

	 * each Slave and then wait for all Slave(s) to be

	 * de-prepared after clock resume.

 Identify if Slave(s) are available on Bus */

 Only de-prepare a Slave device if needed */

 Skip remaining clock stop de-preparation if no Slave is attached */

	/*

	 * Don't wait for all Slaves to be ready if they follow the simple

	 * state machine

 Set/Clear port ready interrupt mask */

	/*

	 * frequency base and scale registers are required for SDCA

	 * devices. They may also be used for 1.2+/non-SDCA devices,

	 * but we will need a DisCo property to cover this case

	/*

	 * map base frequency using Table 89 of SoundWire 1.2 spec.

	 * The order of the tests just follows the specification, this

	 * is not a selection between possible values or a search for

	 * the best value but just a mapping.  Only one case per platform

	 * is relevant.

	 * Some BIOS have inconsistent values for mclk_freq but a

	 * correct root so we force the mclk_freq to avoid variations.

	/*

	 * map scale to Table 90 of SoundWire 1.2 spec - and check

	 * that the scale is a power of two and maximum 64

 initialize scale for both banks */

 Clear bus clash interrupt before enabling interrupt mask */

 Clear parity interrupt before enabling interrupt mask */

	/*

	 * Set SCP_INT1_MASK register, typically bus clash and

	 * implementation-defined interrupt mask. The Parity detection

	 * may not always be correct on startup so its use is

	 * device-dependent, it might e.g. only be enabled in

	 * steady-state after a couple of frames.

 Enable SCP interrupts */

 No need to continue if DP0 is not present */

 Enable DP0 interrupts */

		/*

		 * Assumption: PORT_READY interrupt will be received only for

		 * ports implementing Channel Prepare state machine (CP_SM)

 clear the interrupts but don't touch reserved and SDCA_CASCADE fields */

 Read DP0 interrupt again */

 filter to limit loop to interrupts identified in the first status read */

 we can get alerts while processing so keep retrying */

		/*

		 * Assumption: PORT_READY interrupt will be received only

		 * for ports implementing CP_SM.

 clear the interrupt but don't touch reserved fields */

 Read DPN interrupt again */

 filter to limit loop to interrupts identified in the first status read */

 we can get alerts while processing so keep retrying */

 Read Intstat 1, Intstat 2 and Intstat 3 registers */

		/*

		 * Check parity, bus clash and Slave (impl defined)

		 * interrupt

		/*

		 * When bus clash or parity errors are detected, such errors

		 * are unlikely to be recoverable errors.

		 * TODO: In such scenario, reset bus. Make this configurable

		 * via sysfs property with bus reset being the default.

 the SDCA interrupts are cleared in the codec driver .interrupt_callback() */

 Check port 0 - 3 interrupts */

 To get port number corresponding to bits, shift it */

 Check if cascade 2 interrupt is present */

 scp2 ports start from 4 */

 now check last cascade */

 scp3 ports start from 11 */

 Update the Slave driver */

 Ack interrupt */

 at this point all initial interrupt sources were handled */

		/*

		 * Read status again to ensure no new interrupts arrived

		 * while servicing interrupts.

		/*

		 * Make sure no interrupts are pending, but filter to limit loop

		 * to interrupts identified in the first status read

		/*

		 * Exit loop if Slave is continuously in ALERT state even

		 * after servicing the interrupt multiple times.

 we can get alerts while processing so keep retrying */

		/*

		 * the slave status update is typically handled in an

		 * interrupt thread, which can race with the driver

		 * probe, e.g. when a module needs to be loaded.

		 *

		 * make sure the probe is complete before updating

		 * status.

/**

 * sdw_handle_slave_status() - Handle Slave status

 * @bus: SDW bus instance

 * @status: Status for all Slave(s)

 first check if any Slaves fell off the bus */

		/*

		 * programming a device number will have side effects,

		 * so we deal with other devices at a later time

 Continue to check other slave statuses */

 Check all non-zero devices */

 keep track of request, used in pm_runtime resume */

 SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)

 Copyright(c) 2015-2020 Intel Corporation.

/*

 * Bandwidth management algorithm based on 2^n gears

 *

			/*

			 * Slave devices were configured to access all channels

			 * of the stream, which indicates that they operate in

			 * 'mirror mode'. Make sure we reset the port offset for

			 * the next device in the list

 Check for first entry */

 Run loop for all groups to compute transport parameters */

 Calculate bandwidth per group */

/**

 * sdw_compute_port_params: Compute transport and port parameters

 *

 * @bus: SDW Bus instance

 Compute transport parameters for grouped streams */

/**

 * sdw_compute_bus_params: Compute bus parameters

 *

 * @bus: SDW Bus instance

		/*

		 * TODO: Check all the Slave(s) port(s) audio modes and find

		 * whether given clock rate is supported with glitchless

		 * transition.

/**

 * sdw_compute_params: Compute bus, transport and port parameters

 *

 * @bus: SDW Bus instance

 Computes clock frequency, frame shape and frame frequency */

 Compute transport and port params */

 SPDX-License-Identifier: GPL-2.0-only

 Copyright(c) 2015-2020 Intel Corporation.

/*

 * Slave sysfs

/*

 * The sysfs for Slave reflects the MIPI description as given

 * in the MIPI DisCo spec.

 * status and device_number come directly from the MIPI SoundWire

 * 1.x specification.

 *

 * Base file is device

 *	|---- status

 *	|---- device_number

 *	|---- modalias

 *	|---- dev-properties

 *		|---- mipi_revision

 *		|---- wake_capable

 *		|---- test_mode_capable

 *		|---- clk_stop_mode1

 *		|---- simple_clk_stop_capable

 *		|---- clk_stop_timeout

 *		|---- ch_prep_timeout

 *		|---- reset_behave

 *		|---- high_PHY_capable

 *		|---- paging_support

 *		|---- bank_delay_support

 *		|---- p15_behave

 *		|---- master_count

 *		|---- source_ports

 *		|---- sink_ports

 *	|---- dp0

 *		|---- max_word

 *		|---- min_word

 *		|---- words

 *		|---- BRA_flow_controlled

 *		|---- simple_ch_prep_sm

 *		|---- imp_def_interrupts

 *	|---- dpN_<sink/src>

 *		|---- max_word

 *		|---- min_word

 *		|---- words

 *		|---- type

 *		|---- max_grouping

 *		|---- simple_ch_prep_sm

 *		|---- ch_prep_timeout

 *		|---- imp_def_interrupts

 *		|---- min_ch

 *		|---- max_ch

 *		|---- channels

 *		|---- ch_combinations

 *		|---- max_async_buffer

 *		|---- block_pack_mode

 *		|---- port_encoding

 *

/*

 * we don't use ATTRIBUTES_GROUP here since we want to add a subdirectory

 * for device-level properties

/*

 * DP0 sysfs

/*

 * we don't use ATTRIBUTES_GROUP here since we want to add a subdirectory

 * for dp0-level properties

/*

 * the status is shown in capital letters for UNATTACHED and RESERVED

 * on purpose, to highligh users to the fact that these status values

 * are not expected.

/*

 * we don't use ATTRIBUTES_GROUP here since the group is used in a

 * separate file and can't be handled as a static.

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-17 Intel Corporation.

 Initialize data structure */

 name shall be sdw:link:mfg:part:class */

 name shall be sdw:link:mfg:part:class:unique */

		/*

		 * On err, don't free but drop ref as this will be freed

		 * when release method is invoked.

 Extract link id from ADR, Bit 51 to 48 (included) */

 Check for link_id match */

/*

 * sdw_acpi_find_slaves() - Find Slave devices in Master ACPI node

 * @bus: SDW bus instance

 *

 * Scans Master ACPI node for SDW child Slave devices and registers it.

 brute-force O(N^2) search for duplicates */

		/*

		 * don't error check for sdw_slave_add as we want to continue

		 * adding Slaves

/*

 * sdw_of_find_slaves() - Find Slave devices in master device tree node

 * @bus: SDW bus instance

 *

 * Scans Master DT node for SDW child Slave devices and registers it.

 Check for link_id match */

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-17 Intel Corporation.

/*

 * SDW Intel Init Routines

 *

 * Initializes and creates SDW devices based on ACPI and Hardware values

 alloc, init and add link devices */

 we don't use an IDA since we already have a link ID */

	/*

	 * keep a handle on the allocated memory, to be used in all other functions.

	 * Since the same pattern is used to skip links that are not enabled, there is

	 * no need to check if ctx->ldev[i] is NULL later on.

 Add link information used in the driver probe */

 now follow the two-step init/add sequence */

 ldev will be freed with the put_device() and .release sequence */

/**

 * sdw_intel_enable_irq() - enable/disable Intel SoundWire IRQ

 * @mmio_base: The mmio base of the control register

 * @enable: true if enable

	/*

	 * we need to alloc/free memory manually and can't use devm:

	 * this routine may be called from a workqueue, and not from

	 * the parent .probe.

	 * If devm_ was used, the memory might never be freed on errors.

	/*

	 * allocate the array of pointers. The link-specific data is allocated

	 * as part of the first loop below and released with the auxiliary_device_uninit().

	 * If some links are disabled, the link pointer will remain NULL. Given that the

	 * number of links is small, this is simpler than using a list to keep track of links.

		/*

		 * init and add a device for each link

		 *

		 * The name of the device will be soundwire_intel.link.[i],

		 * with the "soundwire_intel" module prefix automatically added

		 * by the auxiliary bus core.

			/*

			 * 1 will be subtracted from i in the err label, but we need to call

			 * intel_link_dev_unregister for this ldev, so plus 1 now

 Calculate number of slaves */

 Check SNDWLCAP.LCOUNT */

 Check HW supported vs property value */

 Startup SDW Master devices */

			/*

			 * we need to prevent the parent PCI device

			 * from entering pm_runtime suspend, so that

			 * power rails to the SoundWire IP are not

			 * turned off.

/**

 * sdw_intel_probe() - SoundWire Intel probe routine

 * @res: resource data

 *

 * This registers an auxiliary device for each Master handled by the controller,

 * and SoundWire Master and Slave devices will be created by the auxiliary

 * device probe. All the information necessary is stored in the context, and

 * the res argument pointer can be freed after this step.

 * This function will be called after sdw_intel_acpi_scan() by SOF probe.

/**

 * sdw_intel_startup() - SoundWire Intel startup

 * @ctx: SoundWire context allocated in the probe

 *

 * Startup Intel SoundWire controller. This function will be called after

 * Intel Audio DSP is powered up.

/**

 * sdw_intel_exit() - SoundWire Intel exit

 * @ctx: SoundWire context allocated in the probe

 *

 * Delete the controller instances created and cleanup

 Startup SDW Master devices */

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-17 Intel Corporation.

/*

 * MIPI Discovery And Configuration (DisCo) Specification for SoundWire

 * specifies properties to be implemented for SoundWire Masters and Slaves.

 * The DisCo spec doesn't mandate these properties. However, SDW bus cannot

 * work without knowing these values.

 *

 * The helper functions read the Master and Slave properties. Implementers

 * of Master or Slave drivers can use any of the below three mechanisms:

 *    a) Use these APIs here as .read_prop() callback for Master and Slave

 *    b) Implement own methods and set those as .read_prop(), but invoke

 *    APIs in this file for generic read and override the values with

 *    platform specific data

 *    c) Implement ones own methods which do not use anything provided

 *    here

/**

 * sdw_master_read_prop() - Read Master properties

 * @bus: SDW bus instance

 Find master handle */

	/*

	 * Check the frequencies supported. If FW doesn't provide max

	 * freq, then populate here by checking values.

 valid ports are 1 to 14 so apply mask */

 TODO: Read audio mode */

/**

 * sdw_slave_read_prop() - Read Slave properties

 * @slave: SDW Slave

 Read dp0 properties */

	/*

	 * Based on each DPn port, get source and sink dpn properties.

	 * Also, some ports can operate as both source or sink.

 Allocate memory for set bits in port lists */

 Read dpn properties for source port(s) */

 Read dpn properties for sink port(s) */

 SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)

 Copyright(c) 2015-17 Intel Corporation.

/*

 * Cadence SoundWire Master module

 * Used by Master driver

 Driver defaults */

/*

 * register accessor helpers

 Wait for bit to be set */

 Wait for bit to be self cleared */

/*

 * all changes to the MCP_CONFIG, MCP_CONTROL, MCP_CMDCTRL and MCP_PHYCTRL

 * need to be confirmed with a write to MCP_CONFIG_UPDATE

/*

 * debugfs

 8 MCP registers */

 13 Status & Intr registers (offsets 0x70 and 0x74 not defined) */

 number of PDI and ports is interchangeable */

 Userspace changed the hardware state behind the kernel's back */

	/*

	 * Resume Master device. If this results in a bus reset, the

	 * Slave devices will re-attach and be re-enumerated.

	/*

	 * wait long enough for Slave(s) to be in steady state. This

	 * does not need to be super precise.

	/*

	 * Take the bus lock here to make sure that any bus transactions

	 * will be queued while we inject a parity error on a dummy read

 program hardware to inject parity error */

 commit changes */

 do a broadcast dummy read to avoid bus clashes */

 program hardware to disable parity error */

 commit changes */

 Continue bus operation with parity error injection disabled */

 Userspace changed the hardware state behind the kernel's back */

	/*

	 * allow Master device to enter pm_runtime suspend. This may

	 * also result in Slave devices suspending.

 Userspace changed the hardware state behind the kernel's back */

 Userspace changed the hardware state behind the kernel's back */

/**

 * sdw_cdns_debugfs_init() - Cadence debugfs init

 * @cdns: Cadence instance

 * @root: debugfs root

 CONFIG_DEBUG_FS */

/*

 * IO Calls

 check message response */

 fill response */

 Program the watermark level for RX FIFO */

 wait for timeout or response */

 Program the watermark level for RX FIFO */

 check response the writes */

 For NACK, NO ack, don't return err if we are in Broadcast mode */

 for defer only 1 message is supported */

 Create dummy message with valid device number */

/*

 * IRQ handling

 first check if Slave reported multiple status */

 check latest status extracted from PING commands */

/**

 * sdw_cdns_irq() - Cadence interrupt handler

 * @irq: irq number

 * @dev_id: irq context

 Check if the link is up */

 check for reserved values read as zero */

 Parity error detected by Master */

 Slave is driving bit slot during control word */

		/*

		 * Multiple slaves trying to drive bit slot, or issue with

		 * ownership of data bits or Slave gone bonkers

 just log which ports report an error */

 clear status w/ write1 */

 Mask the Slave interrupt and wake thread */

		/*

		 * Deal with possible race condition between interrupt

		 * handling and disabling interrupts on suspend.

		 *

		 * If the master is in the process of disabling

		 * interrupts, don't schedule a workqueue

/**

 * cdns_update_slave_status_work - update slave status in a work since we will need to handle

 * other interrupts eg. CDNS_MCP_INT_RX_WL during the update slave

 * process.

 * @work: cdns worker thread

 combine the two status */

 clear and unmask Slave interrupt now */

 paranoia check to make sure self-cleared bits are indeed cleared */

 the following bits should be cleared immediately */

/*

 * init routines

/**

 * sdw_cdns_exit_reset() - Program reset parameters and start bus operations

 * @cdns: Cadence instance

 keep reset delay unchanged to 4096 cycles */

 use hardware generated reset */

 commit changes */

 don't wait here */

/**

 * cdns_enable_slave_interrupts() - Enable SDW slave interrupts

 * @cdns: Cadence instance

 * @state: boolean for true/false

/**

 * sdw_cdns_enable_interrupt() - Enable SDW interrupts

 * @cdns: Cadence instance

 * @state: True if we are trying to enable interrupt.

 enable detection of all slave state changes */

 enable detection of bus issues */

 port interrupt limited to test modes for now */

 enable detection of RX fifo level */

	/*

	 * CDNS_MCP_INT_IRQ needs to be set otherwise all previous

	 * settings are irrelevant

 parameter override */

 clear slave interrupt status before enabling interrupt */

	/*

	 * Complete any on-going status updates before updating masks,

	 * and cancel queued status updates.

	 *

	 * There could be a race with a new interrupt thrown before

	 * the 3 mask updates below are complete, so in the interrupt

	 * we use the 'interrupt_enabled' status to prevent new work

	 * from being queued.

/**

 * sdw_cdns_pdi_init() - PDI initialization routine

 *

 * @cdns: Cadence instance

 * @config: Stream configurations

 Allocate PDIs for PCMs */

 we allocate PDI0 and PDI1 which are used for Bulk */

 Update total number of PCM PDIs */

 Allocate PDIs for PDMs */

 Update total number of PDM PDIs */

 Set clock divider */

	/*

	 * Frame shape changes after initialization have to be done

	 * with the bank switch mechanism

 Set SSP interval to default value */

/**

 * sdw_cdns_init() - Cadence initialization

 * @cdns: Cadence instance

 reset msg_count to default value of FIFOLEVEL */

 flush command FIFOs */

 Set cmd accept mode */

 Configure mcp config */

 enable bus operations with clock and data */

 Set cmd mode for Tx and Rx cmds */

 Disable sniffer mode */

 Disable auto bus release */

 Set Multi-master mode to take gsync into account */

 leave frame delay to hardware default of 0x1F */

 leave command retry to hardware default of 0 */

 changes will be committed later */

 divider is 1/(N+1) */

 use port params if there is no loopback, otherwise use source as is */

	/*

	 * Note: Only full data port is supported on the Master side for

	 * both PCM and PDM ports.

/**

 * sdw_cdns_is_clock_stop: Check clock status

 *

 * @cdns: Cadence instance

/**

 * sdw_cdns_clock_stop: Cadence clock stop configuration routine

 *

 * @cdns: Cadence instance

 * @block_wake: prevent wakes if required by the platform

 Check suspend status */

	/*

	 * Before entering clock stop we mask the Slave

	 * interrupts. This helps avoid having to deal with e.g. a

	 * Slave becoming UNATTACHED while the clock is being stopped

	/*

	 * For specific platforms, it is required to be able to put

	 * master into a state in which it ignores wake-up trials

	 * in clock stop state

 commit changes */

 Prepare slaves for clock stop */

	/*

	 * Enter clock stop mode and only report errors if there are

	 * Slave devices present (ALERT or ATTACHED)

/**

 * sdw_cdns_clock_restart: Cadence PM clock restart configuration routine

 *

 * @cdns: Cadence instance

 * @bus_reset: context may be lost while in low power modes and the bus

 * may require a Severe Reset and re-enumeration after a wake.

 unmask Slave interrupts that were masked when stopping the clock */

 enable bus operations with clock and data */

/**

 * sdw_cdns_probe() - Cadence probe routine

 * @cdns: Cadence instance

 first paranoia check */

 allocate and set dma info */

 for NULL stream we release allocated dma_data */

/**

 * cdns_find_pdi() - Find a free PDI

 *

 * @cdns: Cadence instance

 * @offset: Starting offset

 * @num: Number of PDIs

 * @pdi: PDI instances

 * @dai_id: DAI id

 *

 * Find a PDI for a given PDI array. The PDI num and dai_id are

 * expected to match, return NULL otherwise.

/**

 * sdw_cdns_config_stream: Configure a stream

 *

 * @cdns: Cadence instance

 * @ch: Channel count

 * @dir: Data direction

 * @pdi: PDI to be used

/**

 * sdw_cdns_alloc_pdi() - Allocate a PDI

 *

 * @cdns: Cadence instance

 * @stream: Stream to be allocated

 * @ch: Channel count

 * @dir: Data direction

 * @dai_id: DAI id

 check if we found a PDI, else find in bi-directional */

