<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>adder_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 14 07:55:00 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:bd25ec1c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_veriloginstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>adder_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>adder_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>adder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adder_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>adder_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdbab0f_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d00182_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20803d05_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d8bef6_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e152d4_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263a6c3f_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e669a93_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f1957c_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c83749b_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246b70ec_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1529ee5e_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3b82d9_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1b9f82_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa328b_ARCHIVE_LOCATION">c:/users/guan/desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77daf166_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1c419e_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f346e75_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ecd928_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485248e4_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6704ecd2_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a017d0a_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54132e7f_ARCHIVE_LOCATION">c:/Users/guan/Desktop/adder/adder.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="73857778"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="83e508c9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="88d76755"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
