INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/sintetizacao_tensao_senoidal/sintetizacao_tensao_senoidal.sim/sim_1/synth/func/xsim/Div_Clk_func_synth.vhd" into library xil_defaultlib
