##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for FT232_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. FT232_UART_IntClock:R)
		5.2::Critical Path Report for (FT232_UART_IntClock:R vs. FT232_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 51.48 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: FT232_UART_IntClock  | Frequency: 51.00 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            FT232_UART_IntClock  41666.7          22242       N/A              N/A         N/A              N/A         N/A              N/A         
FT232_UART_IntClock  FT232_UART_IntClock  1.08333e+006     1063725     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase       
-------------------  ------------  ---------------------  
FT232_Detect(0)_PAD  24712         FT232_UART_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
FT232_Tx(0)_PAD  30086         FT232_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)   Port Name (Destination)  Delay  
-------------------  -----------------------  -----  
FT232_Detect(0)_PAD  FT232_Tx(0)_PAD          41810  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.48 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_3         macrocell5      6173   8658  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell5      3350  12008  22242  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3947  15954  22242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FT232_UART_IntClock
*************************************************
Clock: FT232_UART_IntClock
Frequency: 51.00 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13418
-------------------------------------   ----- 
End-of-path arrival time (ps)           13418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/main_0           macrocell1      6522   7772  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/q                macrocell1      3350  11122  1063725  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2297  13418  1063725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. FT232_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_3         macrocell5      6173   8658  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell5      3350  12008  22242  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3947  15954  22242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (FT232_UART_IntClock:R vs. FT232_UART_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13418
-------------------------------------   ----- 
End-of-path arrival time (ps)           13418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/main_0           macrocell1      6522   7772  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/q                macrocell1      3350  11122  1063725  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2297  13418  1063725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                                iocell3         2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_3         macrocell5      6173   8658  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/q              macrocell5      3350  12008  22242  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3947  15954  22242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_state_0\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_3  macrocell5    6173   8658  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/q       macrocell5    3350  12008  22242  RISE       1
\FT232_UART:BUART:rx_state_0\/main_3   macrocell15   3246  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_status_3\/main_3
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/main_3  macrocell5    6173   8658  22242  RISE       1
\FT232_UART:BUART:rx_postpoll\/q       macrocell5    3350  12008  22242  RISE       1
\FT232_UART:BUART:rx_status_3\/main_3  macrocell23   3246  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:pollcount_1\/main_5
Capture Clock  : \FT232_UART:BUART:pollcount_1\/clock_0
Path slack     : 29499p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:pollcount_1\/main_5  macrocell21   6173   8658  29499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_last\/main_1
Capture Clock  : \FT232_UART:BUART:rx_last\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8620
-------------------------------------   ---- 
End-of-path arrival time (ps)           8620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                     iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_last\/main_1  macrocell24   6135   8620  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:pollcount_0\/main_4
Capture Clock  : \FT232_UART:BUART:pollcount_0\/clock_0
Path slack     : 30401p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:pollcount_0\/main_4  macrocell22   5271   7756  30401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : FT232_Rx(0)/fb
Path End       : \FT232_UART:BUART:rx_state_2\/main_10
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 30422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. FT232_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FT232_Rx(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
FT232_Rx(0)/fb                         iocell3       2485   2485  22242  RISE       1
\FT232_UART:BUART:rx_state_2\/main_10  macrocell18   5250   7735  30422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13418
-------------------------------------   ----- 
End-of-path arrival time (ps)           13418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/main_0           macrocell1      6522   7772  1063725  RISE       1
\FT232_UART:BUART:counter_load_not\/q                macrocell1      3350  11122  1063725  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2297  13418  1063725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \FT232_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065862p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q            macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_counter_load\/main_2  macrocell4    4598   5848  1065862  RISE       1
\FT232_UART:BUART:rx_counter_load\/q       macrocell4    3350   9198  1065862  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/load   count7cell    2913  12111  1065862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \FT232_UART:BUART:sTX:TxSts\/clock
Path slack     : 1067538p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15296
-------------------------------------   ----- 
End-of-path arrival time (ps)           15296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q        macrocell10    1250   1250  1063725  RISE       1
\FT232_UART:BUART:tx_status_0\/main_0  macrocell2     7075   8325  1067538  RISE       1
\FT232_UART:BUART:tx_status_0\/q       macrocell2     3350  11675  1067538  RISE       1
\FT232_UART:BUART:sTX:TxSts\/status_0  statusicell1   3620  15296  1067538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:txn\/main_4
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1068869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10954
-------------------------------------   ----- 
End-of-path arrival time (ps)           10954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  1066743  RISE       1
\FT232_UART:BUART:txn\/main_4    macrocell9    9704  10954  1068869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1069405p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1066743  RISE       1
\FT232_UART:BUART:tx_state_1\/main_3  macrocell10   9168  10418  1069405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \FT232_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \FT232_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070027p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12806
-------------------------------------   ----- 
End-of-path arrival time (ps)           12806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070027  RISE       1
\FT232_UART:BUART:rx_status_4\/main_1                 macrocell6      2248   5828  1070027  RISE       1
\FT232_UART:BUART:rx_status_4\/q                      macrocell6      3350   9178  1070027  RISE       1
\FT232_UART:BUART:sRX:RxSts\/status_4                 statusicell2    3628  12806  1070027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070625p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1067846  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5449   6699  1070625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1066743  RISE       1
\FT232_UART:BUART:tx_state_0\/main_4  macrocell11   7837   9087  1070736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071481p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1063725  RISE       1
\FT232_UART:BUART:tx_state_2\/main_0  macrocell12   7092   8342  1071481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071481p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  1063725  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_0  macrocell13   7092   8342  1071481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072141p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  1064950  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3932   5182  1072141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1072248  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3825   5075  1072248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  1063725  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3765   5015  1072308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \FT232_UART:BUART:tx_state_0\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069067  RISE       1
\FT232_UART:BUART:tx_state_0\/main_3                  macrocell11     3858   7438  1072386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  1066604  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3654   4904  1072419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \FT232_UART:BUART:txn\/main_3
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072563  RISE       1
\FT232_UART:BUART:txn\/main_3                macrocell9      2891   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_0  macrocell16   5998   7248  1072575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:txn\/main_6
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1073057p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  1073057  RISE       1
\FT232_UART:BUART:txn\/main_6   macrocell9    5517   6767  1073057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \FT232_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067892  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4068   4258  1073065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073290p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1064950  RISE       1
\FT232_UART:BUART:tx_state_2\/main_1  macrocell12   5283   6533  1073290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073290p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  1064950  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_1  macrocell13   5283   6533  1073290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073421p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   5153   6403  1073421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073057  RISE       1
\FT232_UART:BUART:tx_state_0\/main_5  macrocell11   4983   6233  1073590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_2\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073669  RISE       1
\FT232_UART:BUART:rx_state_2\/main_6         macrocell18   4214   6154  1073669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073746p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073669  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_5       macrocell16   4137   6077  1073746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073961p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073057  RISE       1
\FT232_UART:BUART:tx_state_1\/main_5  macrocell10   4612   5862  1073961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_3
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074104p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1066743  RISE       1
\FT232_UART:BUART:tx_state_2\/main_3  macrocell12   4469   5719  1074104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_2\/q
Path End       : \FT232_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074104p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  1066743  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_3  macrocell13   4469   5719  1074104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074163p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074163  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_6       macrocell16   3720   5660  1074163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \FT232_UART:BUART:pollcount_1\/main_1
Capture Clock  : \FT232_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074219p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074219  RISE       1
\FT232_UART:BUART:pollcount_1\/main_1        macrocell21   3664   5604  1074219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_0\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073669  RISE       1
\FT232_UART:BUART:rx_state_0\/main_6         macrocell15   3656   5596  1074227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \FT232_UART:BUART:rx_state_3\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073669  RISE       1
\FT232_UART:BUART:rx_state_3\/main_5         macrocell17   3656   5596  1074227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:txn\/main_5
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1074273p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074273  RISE       1
\FT232_UART:BUART:txn\/main_5                      macrocell9      5360   5550  1074273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \FT232_UART:BUART:pollcount_1\/main_2
Capture Clock  : \FT232_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074351  RISE       1
\FT232_UART:BUART:pollcount_1\/main_2        macrocell21   3533   5473  1074351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074362  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_7       macrocell16   3521   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_1\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067892  RISE       1
\FT232_UART:BUART:tx_state_1\/main_2               macrocell10     5233   5423  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_0\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074409p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067892  RISE       1
\FT232_UART:BUART:tx_state_0\/main_2               macrocell11     5224   5414  1074409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074710p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   3864   5114  1074710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1072248  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_2  macrocell16   3838   5088  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:tx_state_1\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074273  RISE       1
\FT232_UART:BUART:tx_state_1\/main_4               macrocell10     4834   5024  1074799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_state_2\/main_1    macrocell18   3713   4963  1074861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_state_0\/main_0    macrocell15   3700   4950  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_state_3\/main_0    macrocell17   3700   4950  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_0
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_status_3\/main_0   macrocell23   3700   4950  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_3  macrocell16   3696   4946  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074883p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_1  macrocell16   3690   4940  1074883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074884p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   3690   4940  1074884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074351  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   2939   4879  1074945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \FT232_UART:BUART:pollcount_0\/main_2
Capture Clock  : \FT232_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074954p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074351  RISE       1
\FT232_UART:BUART:pollcount_0\/main_2        macrocell22   2929   4869  1074954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_2\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074163  RISE       1
\FT232_UART:BUART:rx_state_2\/main_7         macrocell18   2831   4771  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \FT232_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_load_fifo\/main_4  macrocell16   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_0\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074163  RISE       1
\FT232_UART:BUART:rx_state_0\/main_7         macrocell15   2818   4758  1075065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \FT232_UART:BUART:rx_state_3\/main_6
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074163  RISE       1
\FT232_UART:BUART:rx_state_3\/main_6         macrocell17   2818   4758  1075065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074219  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   2791   4731  1075093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \FT232_UART:BUART:pollcount_0\/main_1
Capture Clock  : \FT232_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074219  RISE       1
\FT232_UART:BUART:pollcount_0\/main_1        macrocell22   2783   4723  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_2\/main_8
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074362  RISE       1
\FT232_UART:BUART:rx_state_2\/main_8         macrocell18   2633   4573  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_0\/main_8
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074362  RISE       1
\FT232_UART:BUART:rx_state_0\/main_8         macrocell15   2621   4561  1075262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \FT232_UART:BUART:rx_state_3\/main_7
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074362  RISE       1
\FT232_UART:BUART:rx_state_3\/main_7         macrocell17   2621   4561  1075262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:txn\/main_2
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1075266p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  1064950  RISE       1
\FT232_UART:BUART:txn\/main_2    macrocell9    3308   4558  1075266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1064950  RISE       1
\FT232_UART:BUART:tx_state_1\/main_1  macrocell10   3304   4554  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:pollcount_0\/q
Path End       : \FT232_UART:BUART:pollcount_1\/main_4
Capture Clock  : \FT232_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075372p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068115  RISE       1
\FT232_UART:BUART:pollcount_1\/main_4  macrocell21   3202   4452  1075372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_0\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_1
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075407p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1064950  RISE       1
\FT232_UART:BUART:tx_state_0\/main_1  macrocell11   3166   4416  1075407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \FT232_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \FT232_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075557  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2326   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_0\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1063725  RISE       1
\FT232_UART:BUART:tx_state_0\/main_0  macrocell11   2969   4219  1075604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:txn\/main_1
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1075608p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  1063725  RISE       1
\FT232_UART:BUART:txn\/main_1    macrocell9    2965   4215  1075608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_state_0\/main_5  macrocell15   2915   4165  1075658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_state_3\/main_4  macrocell17   2915   4165  1075658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_5
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_status_3\/main_5  macrocell23   2915   4165  1075658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_2\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_5
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1066767  RISE       1
\FT232_UART:BUART:rx_state_2\/main_5  macrocell18   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_last\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_9
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075730p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_last\/q          macrocell24   1250   1250  1075730  RISE       1
\FT232_UART:BUART:rx_state_2\/main_9  macrocell18   2844   4094  1075730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_state_1\/q
Path End       : \FT232_UART:BUART:tx_state_1\/main_0
Capture Clock  : \FT232_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1063725  RISE       1
\FT232_UART:BUART:tx_state_1\/main_0  macrocell10   2841   4091  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_state_2\/main_4  macrocell18   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_4
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_state_0\/main_4  macrocell15   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_state_3\/main_3  macrocell17   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_3\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_4
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1065862  RISE       1
\FT232_UART:BUART:rx_status_3\/main_4  macrocell23   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_state_2\/main_2  macrocell18   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_state_0\/main_1  macrocell15   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_1
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_state_3\/main_1  macrocell17   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_state_0\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_1
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1066604  RISE       1
\FT232_UART:BUART:rx_status_3\/main_1  macrocell23   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_2\/main_3
Capture Clock  : \FT232_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072248  RISE       1
\FT232_UART:BUART:rx_state_2\/main_3   macrocell18   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_0\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072248  RISE       1
\FT232_UART:BUART:rx_state_0\/main_2   macrocell15   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_state_3\/main_2
Capture Clock  : \FT232_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072248  RISE       1
\FT232_UART:BUART:rx_state_3\/main_2   macrocell17   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_bitclk_enable\/q
Path End       : \FT232_UART:BUART:rx_status_3\/main_2
Capture Clock  : \FT232_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072248  RISE       1
\FT232_UART:BUART:rx_status_3\/main_2  macrocell23   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \FT232_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \FT232_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1067846  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   2613   3863  1075960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_state_2\/main_2
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076207p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3616
-------------------------------------   ---- 
End-of-path arrival time (ps)           3616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067892  RISE       1
\FT232_UART:BUART:tx_state_2\/main_2               macrocell12     3426   3616  1076207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \FT232_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \FT232_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076207p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3616
-------------------------------------   ---- 
End-of-path arrival time (ps)           3616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067892  RISE       1
\FT232_UART:BUART:tx_bitclk\/main_2                macrocell13     3426   3616  1076207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:tx_bitclk\/q
Path End       : \FT232_UART:BUART:tx_state_2\/main_5
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073057  RISE       1
\FT232_UART:BUART:tx_state_2\/main_5  macrocell12   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:pollcount_1\/q
Path End       : \FT232_UART:BUART:pollcount_1\/main_3
Capture Clock  : \FT232_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1069010  RISE       1
\FT232_UART:BUART:pollcount_1\/main_3  macrocell21   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:pollcount_0\/q
Path End       : \FT232_UART:BUART:pollcount_0\/main_3
Capture Clock  : \FT232_UART:BUART:pollcount_0\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068115  RISE       1
\FT232_UART:BUART:pollcount_0\/main_3  macrocell22   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:txn\/q
Path End       : \FT232_UART:BUART:txn\/main_0
Capture Clock  : \FT232_UART:BUART:txn\/clock_0
Path slack     : 1076349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\FT232_UART:BUART:txn\/q       macrocell9    1250   1250  1076349  RISE       1
\FT232_UART:BUART:txn\/main_0  macrocell9    2224   3474  1076349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_load_fifo\/q
Path End       : \FT232_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \FT232_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1072066  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2550   3800  1076404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \FT232_UART:BUART:tx_state_2\/main_4
Capture Clock  : \FT232_UART:BUART:tx_state_2\/clock_0
Path slack     : 1077321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074273  RISE       1
\FT232_UART:BUART:tx_state_2\/main_4               macrocell12     2312   2502  1077321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FT232_UART:BUART:rx_status_3\/q
Path End       : \FT232_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \FT232_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FT232_UART_IntClock:R#1 vs. FT232_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\FT232_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  1078652  RISE       1
\FT232_UART:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FT232_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

