Analysis & Synthesis report for CV_8052
Tue Mar  5 12:18:47 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Mar  5 12:18:47 2024              ;
; Quartus Prime Version       ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name               ; CV_8052                                        ;
; Top-level Entity Name       ; CV_8052                                        ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; CV_8052            ; CV_8052            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |CV_8052|CV_PLL:pll_33_MHz ; CV_PLL.vhd      ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Mar  5 12:18:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ssram2.vhd
    Info (12022): Found design unit 1: ssram2-SYN File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 40
    Info (12023): Found entity 1: SSRAM2 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cv_8052.vhd
    Info (12022): Found design unit 1: CV_8052-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 106
    Info (12023): Found entity 1: CV_8052 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cv_fifo.vhd
    Info (12022): Found design unit 1: CV_fifo-SYN File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Fifo.vhd Line: 57
    Info (12023): Found entity 1: CV_Fifo File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cv_memctrl.vhd
    Info (12022): Found design unit 1: Memory_Control-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_MemCtrl.vhd Line: 37
    Info (12023): Found entity 1: Memory_Control File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_MemCtrl.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file cv_usbblaster.vhd
    Info (12022): Found design unit 1: USB_BLASTER-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_UsbBlaster.vhd Line: 44
    Info (12023): Found entity 1: USB_BLASTER File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_UsbBlaster.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file cv_dpram.vhd
    Info (12022): Found design unit 1: CV_dpram-SYN File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_DPRAM.vhd Line: 55
    Info (12023): Found entity 1: CV_DPRAM File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_DPRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cv_debug.vhd
    Info (12022): Found design unit 1: CV_Debug-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Debug.vhd Line: 59
    Info (12023): Found entity 1: CV_Debug File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Debug.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file cv_rom.vhd
    Info (12022): Found design unit 1: ROM52-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_ROM.vhd Line: 36
    Info (12023): Found entity 1: ROM52 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_ROM.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cv_portio.vhd
    Info (12022): Found design unit 1: CV_PortIO-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PortIO.vhd Line: 37
    Info (12023): Found entity 1: CV_PortIO File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PortIO.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file cv_ram.vhd
    Info (12022): Found design unit 1: T51_RAM-rtl_altera File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_RAM.vhd Line: 44
    Info (12023): Found entity 1: T51_RAM File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_RAM.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file t51.vhd
    Info (12022): Found design unit 1: T51-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51.vhd Line: 93
    Info (12023): Found entity 1: T51 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file t51_alu.vhd
    Info (12022): Found design unit 1: T51_ALU-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_ALU.vhd Line: 84
    Info (12023): Found entity 1: T51_ALU File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_ALU.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file t51_glue.vhd
    Info (12022): Found design unit 1: T51_Glue-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Glue.vhd Line: 191
    Info (12023): Found entity 1: T51_Glue File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Glue.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_md.vhd
    Info (12022): Found design unit 1: T51_MD-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_MD.vhd Line: 67
    Info (12023): Found entity 1: T51_MD File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_MD.vhd Line: 54
Info (12021): Found 2 design units, including 0 entities, in source file t51_pack.vhd
    Info (12022): Found design unit 1: T51_Pack File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Pack.vhd Line: 53
    Info (12022): Found design unit 2: T51_Pack-body File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Pack.vhd Line: 511
Info (12021): Found 2 design units, including 1 entities, in source file t51_port.vhd
    Info (12022): Found design unit 1: T51_Port-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Port.vhd Line: 72
    Info (12023): Found entity 1: T51_Port File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_Port.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc01.vhd
    Info (12022): Found design unit 1: T51_TC01-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_TC01.vhd Line: 84
    Info (12023): Found entity 1: T51_TC01 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_TC01.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc2.vhd
    Info (12022): Found design unit 1: T51_TC2-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_TC2.vhd Line: 82
    Info (12023): Found entity 1: T51_TC2 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_TC2.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_uart.vhd
    Info (12022): Found design unit 1: T51_UART-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_UART.vhd Line: 81
    Info (12023): Found entity 1: T51_UART File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_UART.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file serial_flash.vhd
    Info (12022): Found design unit 1: serial_flash-SYN File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/Serial_Flash.vhd Line: 57
    Info (12023): Found entity 1: Serial_Flash File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/Serial_Flash.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cv_pll.vhd
    Info (12022): Found design unit 1: CV_PLL-rtl File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL.vhd Line: 19
    Info (12023): Found entity 1: CV_PLL File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cv_pll/cv_pll_0002.v
    Info (12023): Found entity 1: CV_PLL_0002 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL/CV_PLL_0002.v Line: 2
Info (12127): Elaborating entity "CV_8052" for the top level hierarchy
Info (12128): Elaborating entity "Serial_Flash" for hierarchy "Serial_Flash:SPI_FLASH" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 434
Info (12128): Elaborating entity "altserial_flash_loader" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/Serial_Flash.vhd Line: 88
Info (12130): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/Serial_Flash.vhd Line: 88
Info (12133): Instantiated megafunction "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/Serial_Flash.vhd Line: 88
    Info (12134): Parameter "enable_quad_spi_support" = "1"
    Info (12134): Parameter "enable_shared_access" = "ON"
    Info (12134): Parameter "enhanced_mode" = "1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altserial_flash_loader"
Info (12128): Elaborating entity "alt_sfl_enhanced" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altserial_flash_loader.vhd Line: 394
Info (12131): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced", which is child of megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altserial_flash_loader.vhd Line: 394
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 159
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:opcode_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 609
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rstatus_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 622
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rsiid_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 635
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rdi_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 648
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_write_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 661
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_data_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 675
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 688
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 701
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:en4b_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 715
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 728
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:powerful_reg" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 741
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 770
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_88i.tdf
    Info (12023): Found entity 1: cntr_88i File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/cntr_88i.tdf Line: 26
Info (12128): Elaborating entity "cntr_88i" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter|cntr_88i:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "ROM52" for hierarchy "ROM52:rom" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 491
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM52:rom|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_ROM.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ROM52:rom|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_ROM.vhd Line: 67
Info (12133): Instantiated megafunction "ROM52:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_ROM.vhd Line: 67
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Boot_SPI.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qqe1.tdf
    Info (12023): Found entity 1: altsyncram_qqe1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_qqe1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_qqe1" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated|decode_u0a:rden_decode" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_qqe1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated|mux_lfb:mux2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_qqe1.tdf Line: 41
Info (12128): Elaborating entity "CV_PLL" for hierarchy "CV_PLL:pll_33_MHz" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 499
Info (12128): Elaborating entity "CV_PLL_0002" for hierarchy "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL/CV_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL/CV_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_PLL/CV_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "33.333333 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram1b" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 526
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibj1.tdf
    Info (12023): Found entity 1: altsyncram_ibj1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_ibj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ibj1" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf
    Info (12023): Found entity 1: altsyncram_lre2 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_lre2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lre2" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_ibj1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode4" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_lre2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_11a:rden_decode_a" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_lre2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_lre2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_ibj1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_ibj1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_ibj1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129268293"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram2b" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 539
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8cj1.tdf
    Info (12023): Found entity 1: altsyncram_8cj1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_8cj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8cj1" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_8cj1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_8cj1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_8cj1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1480868180"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram3b" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 552
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbj1.tdf
    Info (12023): Found entity 1: altsyncram_jbj1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_jbj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jbj1" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bre2.tdf
    Info (12023): Found entity 1: altsyncram_bre2 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_bre2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_bre2" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_jbj1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|decode_5la:decode4" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_bre2.tdf Line: 50
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_jbj1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_jbj1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_jbj1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145389653"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "T51" for hierarchy "T51:core51" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 610
Info (12128): Elaborating entity "T51_ALU" for hierarchy "T51:core51|T51_ALU:alu" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51.vhd Line: 1184
Info (12128): Elaborating entity "T51_MD" for hierarchy "T51:core51|T51_ALU:alu|T51_MD:md" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51_ALU.vhd Line: 503
Info (12128): Elaborating entity "T51_RAM" for hierarchy "T51:core51|T51_RAM:\Generic_MODEL:ram" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/T51.vhd Line: 1235
Info (12128): Elaborating entity "T51_Glue" for hierarchy "T51_Glue:glue51" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 638
Info (12128): Elaborating entity "CV_PortIO" for hierarchy "CV_PortIO:tp0" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 773
Info (12128): Elaborating entity "T51_Port" for hierarchy "T51_Port:thex0" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 837
Info (12128): Elaborating entity "T51_TC01" for hierarchy "T51_TC01:tc01" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 950
Info (12128): Elaborating entity "T51_TC2" for hierarchy "T51_TC2:tc2" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 980
Info (12128): Elaborating entity "T51_UART" for hierarchy "T51_UART:uart" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 1008
Info (12128): Elaborating entity "USB_BLASTER" for hierarchy "USB_BLASTER:JTAG_ctrl" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 1035
Info (12128): Elaborating entity "CV_Fifo" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_UsbBlaster.vhd Line: 87
Info (12128): Elaborating entity "scfifo" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Fifo.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Fifo.vhd Line: 96
Info (12133): Instantiated megafunction "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Fifo.vhd Line: 96
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "510"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_56c1.tdf
    Info (12023): Found entity 1: scfifo_56c1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/scfifo_56c1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_56c1" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o91.tdf
    Info (12023): Found entity 1: a_dpfifo_1o91 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_1o91" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/scfifo_56c1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf
    Info (12023): Found entity 1: altsyncram_fhn1 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_fhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fhn1" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_fhn1:FIFOram" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf
    Info (12023): Found entity 1: cmpr_8l8 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/cmpr_8l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cmpr_8l8:three_comparison" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/cntr_lgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_lgb:rd_ptr_msb" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf
    Info (12023): Found entity 1: cntr_2h7 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/cntr_2h7.tdf Line: 26
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_2h7:usedw_counter" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/cntr_mgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_mgb:wr_ptr" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/a_dpfifo_1o91.tdf Line: 59
Info (12128): Elaborating entity "Memory_Control" for hierarchy "Memory_Control:memctrl" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 1057
Info (12128): Elaborating entity "CV_Debug" for hierarchy "CV_Debug:BPctrl" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_8052.vhd Line: 1071
Info (12128): Elaborating entity "CV_DPRAM" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_Debug.vhd Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_DPRAM.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_DPRAM.vhd Line: 97
Info (12133): Instantiated megafunction "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/CV_DPRAM.vhd Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Zeros.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu12.tdf
    Info (12023): Found entity 1: altsyncram_gu12 File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_gu12.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_gu12" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/mux_hfb.tdf Line: 23
Info (12128): Elaborating entity "mux_hfb" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|mux_hfb:mux3" File: C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 4/CV_8052/db/altsyncram_gu12.tdf Line: 48
Error (12006): Node instance "altclkctrl_component" instantiates undefined entity "altclkctrl_inst". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sfl_enhanced.v Line: 200
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4958 megabytes
    Error: Processing ended: Tue Mar  5 12:18:48 2024
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:13


