Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Apr  3 10:27:16 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.834        0.000                      0                 7995        0.039        0.000                      0                 7995        3.500        0.000                       0                  3210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.834        0.000                      0                 7995        0.039        0.000                      0                 7995        3.500        0.000                       0                  3210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rRes_reg[291]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.506%)  route 5.521ns (90.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.649     5.723    uart_i/uart_top_0/inst/iClk
    SLICE_X47Y89         FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/Q
                         net (fo=528, routed)         5.521    11.700    uart_i/uart_top_0/inst/MP_ADDER_INST/FSM_onehot_rFSM_reg[4][2]
    SLICE_X48Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.824 r  uart_i/uart_top_0/inst/MP_ADDER_INST/rRes[291]_i_1/O
                         net (fo=1, routed)           0.000    11.824    uart_i/uart_top_0/inst/MP_ADDER_INST_n_222
    SLICE_X48Y93         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[291]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.477    13.241    uart_i/uart_top_0/inst/iClk
    SLICE_X48Y93         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[291]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X48Y93         FDRE (Setup_fdre_C_D)        0.029    13.658    uart_i/uart_top_0/inst/rRes_reg[291]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rRes_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.580ns (9.618%)  route 5.450ns (90.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.649     5.723    uart_i/uart_top_0/inst/iClk
    SLICE_X47Y89         FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/Q
                         net (fo=528, routed)         5.450    11.629    uart_i/uart_top_0/inst/MP_ADDER_INST/FSM_onehot_rFSM_reg[4][2]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.753 r  uart_i/uart_top_0/inst/MP_ADDER_INST/rRes[17]_i_1/O
                         net (fo=1, routed)           0.000    11.753    uart_i/uart_top_0/inst/MP_ADDER_INST_n_496
    SLICE_X48Y96         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.477    13.241    uart_i/uart_top_0/inst/iClk
    SLICE_X48Y96         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[17]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.029    13.658    uart_i/uart_top_0/inst/rRes_reg[17]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rRes_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.580ns (9.722%)  route 5.386ns (90.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.649     5.723    uart_i/uart_top_0/inst/iClk
    SLICE_X47Y89         FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/Q
                         net (fo=528, routed)         5.386    11.565    uart_i/uart_top_0/inst/MP_ADDER_INST/FSM_onehot_rFSM_reg[4][2]
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.689 r  uart_i/uart_top_0/inst/MP_ADDER_INST/rRes[313]_i_1/O
                         net (fo=1, routed)           0.000    11.689    uart_i/uart_top_0/inst/MP_ADDER_INST_n_200
    SLICE_X50Y94         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.466    13.230    uart_i/uart_top_0/inst/iClk
    SLICE_X50Y94         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[313]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)        0.079    13.597    uart_i/uart_top_0/inst/rRes_reg[313]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rRes_reg[302]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.580ns (9.747%)  route 5.371ns (90.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.649     5.723    uart_i/uart_top_0/inst/iClk
    SLICE_X47Y89         FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/Q
                         net (fo=528, routed)         5.371    11.549    uart_i/uart_top_0/inst/MP_ADDER_INST/FSM_onehot_rFSM_reg[4][2]
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.673 r  uart_i/uart_top_0/inst/MP_ADDER_INST/rRes[302]_i_1/O
                         net (fo=1, routed)           0.000    11.673    uart_i/uart_top_0/inst/MP_ADDER_INST_n_211
    SLICE_X49Y94         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[302]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.477    13.241    uart_i/uart_top_0/inst/iClk
    SLICE_X49Y94         FDRE                                         r  uart_i/uart_top_0/inst/rRes_reg[302]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.031    13.660    uart_i/uart_top_0/inst/rRes_reg[302]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[312]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.347    10.932    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[312]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.469    13.233    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[312]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[312]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[328]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.347    10.932    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[328]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.469    13.233    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[328]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[328]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.347    10.932    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.469    13.233    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[352]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.347    10.932    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[352]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.469    13.233    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[352]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[352]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.456ns (9.372%)  route 4.410ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 13.296 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.410    10.995    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X58Y86         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.532    13.296    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y86         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[103]/C
                         clock pessimism              0.323    13.619    
                         clock uncertainty           -0.035    13.584    
    SLICE_X58Y86         FDRE (Setup_fdre_C_R)       -0.524    13.060    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[103]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.456ns (9.372%)  route 4.410ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 13.296 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        2.056     6.130    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y142       FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3192, routed)        4.410    10.995    uart_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X58Y86         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        1.532    13.296    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y86         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[55]/C
                         clock pessimism              0.323    13.619    
                         clock uncertainty           -0.035    13.584    
    SLICE_X58Y86         FDRE (Setup_fdre_C_R)       -0.524    13.060    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[55]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.743%)  route 0.152ns (38.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.550     1.636    uart_i/uart_top_0/inst/iClk
    SLICE_X50Y89         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  uart_i/uart_top_0/inst/rTxByte_reg[7]/Q
                         net (fo=1, routed)           0.152     1.937    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[7]
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.098     2.035 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2/O
                         net (fo=1, routed)           0.000     2.035    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2_n_0
    SLICE_X49Y88         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.822     2.164    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X49Y88         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.092     1.995    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.793%)  route 0.153ns (38.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.550     1.636    uart_i/uart_top_0/inst/iClk
    SLICE_X50Y89         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  uart_i/uart_top_0/inst/rTxByte_reg[2]/Q
                         net (fo=1, routed)           0.153     1.937    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[2]
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.099     2.036 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.036    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.822     2.164    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X49Y89         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092     1.995    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.530%)  route 0.235ns (62.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.551     1.637    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X49Y86         FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/Q
                         net (fo=3, routed)           0.235     2.013    uart_i/uart_top_0/inst/wRxByte[5]
    SLICE_X51Y88         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.818     2.160    uart_i/uart_top_0/inst/iClk
    SLICE_X51Y88         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[5]/C
                         clock pessimism             -0.261     1.899    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.071     1.970    uart_i/uart_top_0/inst/rB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.551     1.637    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X49Y86         FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/Q
                         net (fo=2, routed)           0.209     1.987    uart_i/uart_top_0/inst/wRxByte[0]
    SLICE_X53Y85         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.815     2.157    uart_i/uart_top_0/inst/iClk
    SLICE_X53Y85         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[0]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.046     1.942    uart_i/uart_top_0/inst/rB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[310]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.501%)  route 0.245ns (63.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.552     1.638    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y95         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[310]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[310]/Q
                         net (fo=2, routed)           0.245     2.024    uart_i/uart_top_0/inst/MP_ADDER_INST/wRes[310]
    SLICE_X49Y92         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.823     2.165    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y92         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.071     1.975    uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rA_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rA_reg[221]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.932%)  route 0.185ns (59.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.540     1.626    uart_i/uart_top_0/inst/iClk
    SLICE_X51Y76         FDRE                                         r  uart_i/uart_top_0/inst/rA_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.128     1.754 r  uart_i/uart_top_0/inst/rA_reg[213]/Q
                         net (fo=2, routed)           0.185     1.939    uart_i/uart_top_0/inst/rA_reg_n_0_[213]
    SLICE_X49Y75         FDRE                                         r  uart_i/uart_top_0/inst/rA_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.808     2.150    uart_i/uart_top_0/inst/iClk
    SLICE_X49Y75         FDRE                                         r  uart_i/uart_top_0/inst/rA_reg[221]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)        -0.007     1.882    uart_i/uart_top_0/inst/rA_reg[221]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.341%)  route 0.189ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.551     1.637    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X49Y86         FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     1.765 r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/Q
                         net (fo=3, routed)           0.189     1.954    uart_i/uart_top_0/inst/wRxByte[2]
    SLICE_X50Y86         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.815     2.157    uart_i/uart_top_0/inst/iClk
    SLICE_X50Y86         FDRE                                         r  uart_i/uart_top_0/inst/rB_reg[2]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)        -0.001     1.895    uart_i/uart_top_0/inst/rB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.961%)  route 0.209ns (50.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.539     1.625    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y75         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.789 r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[190]/Q
                         net (fo=1, routed)           0.209     1.999    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[190]
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.045     2.044 r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[174]_i_1/O
                         net (fo=1, routed)           0.000     2.044    uart_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[174]
    SLICE_X48Y76         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.809     2.151    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y76         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/C
                         clock pessimism             -0.261     1.890    
    SLICE_X48Y76         FDRE (Hold_fdre_C_D)         0.092     1.982    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.246ns (57.287%)  route 0.183ns (42.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.550     1.636    uart_i/uart_top_0/inst/iClk
    SLICE_X50Y89         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  uart_i/uart_top_0/inst/rTxByte_reg[6]/Q
                         net (fo=1, routed)           0.183     1.968    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[6]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.098     2.066 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1/O
                         net (fo=1, routed)           0.000     2.066    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.822     2.164    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X49Y88         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.092     1.995    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.660%)  route 0.244ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.552     1.638    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y96         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/Q
                         net (fo=2, routed)           0.244     2.023    uart_i/uart_top_0/inst/MP_ADDER_INST/wRes[296]
    SLICE_X47Y94         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3209, routed)        0.824     2.166    uart_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y94         FDRE                                         r  uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[280]/C
                         clock pessimism             -0.261     1.905    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.047     1.952    uart_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y83    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[288]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X44Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[289]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[298]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[271]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[282]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y78    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[285]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[287]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y82    uart_i/uart_top_0/inst/rA_reg[242]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[312]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[314]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y81    uart_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[322]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y78    uart_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[292]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



