{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427487087383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427487087384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 16:11:26 2015 " "Processing started: Fri Mar 27 16:11:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427487087384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427487087384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAlogic -c VGAlogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAlogic -c VGAlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427487087384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1427487087866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgalogic.v 1 1 " "Found 1 design units, including 1 entities, in source file vgalogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAlogic " "Found entity 1: VGAlogic" {  } { { "VGAlogic.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/VGAlogic.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427487087956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427487087956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/VGADriver.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427487087983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427487087983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockarray.v 1 1 " "Found 1 design units, including 1 entities, in source file blockarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockArray " "Found entity 1: blockArray" {  } { { "blockArray.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/blockArray.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427487087988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427487087988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputtester.v 1 1 " "Found 1 design units, including 1 entities, in source file inputtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputTester " "Found entity 1: inputTester" {  } { { "inputTester.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/inputTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427487087992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427487087992 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' blockFormat.v(20) " "Verilog HDL syntax error at blockFormat.v(20) near text '" {  } { { "blockFormat.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/blockFormat.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1427487087997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \")\" blockFormat.v(20) " "Verilog HDL syntax error at blockFormat.v(20) near text \"'\";  expecting \")\"" {  } { { "blockFormat.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/blockFormat.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1427487087997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "blockFormat blockFormat.v(1) " "Ignored design unit \"blockFormat\" at blockFormat.v(1) due to previous errors" {  } { { "blockFormat.v" "" { Text "C:/Users/Lab_User/Desktop/3400/fpga/blockFormat.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1427487087998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockformat.v 0 0 " "Found 0 design units, including 0 entities, in source file blockformat.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427487087998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427487088128 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 27 16:11:28 2015 " "Processing ended: Fri Mar 27 16:11:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427487088128 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427487088128 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427487088128 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427487088128 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427487088750 ""}
