
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <NearestNeighbor>:
800000b8: 13 01 c1 00  	addi	sp, sp, 12
800000bc: 13 02 42 00  	addi	tp, tp, 4
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 2a 11 fe  	sw	ra, -12(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 23 2c a1 fe  	sw	a0, -8(sp)
800000d8: 83 22 85 00  	lw	t0, 8(a0)
800000dc: 23 2e 51 fe  	sw	t0, -4(sp)
800000e0: 57 40 00 5e  	vmv.v.x	v0, zero
800000e4: ef 00 80 0c  	jal	0x800001ac <_Z13get_global_idj>
800000e8: 83 22 c1 ff  	lw	t0, -4(sp)
800000ec: d7 c0 02 5e  	vmv.v.x	v1, t0

800000f0 <.Lpcrel_hi0>:
800000f0: 17 03 00 00  	auipc	t1, 0
800000f4: 5b 30 83 06  	setrpc	zero, t1, 104
800000f8: 5b d0 00 06  	vbge	v0, v1, 0x80000158 <.LBB0_2>
800000fc: 83 24 81 ff  	lw	s1, -8(sp)
80000100: 83 a2 44 00  	lw	t0, 4(s1)
80000104: 03 a3 04 00  	lw	t1, 0(s1)
80000108: 83 a3 04 01  	lw	t2, 16(s1)
8000010c: 83 a4 c4 00  	lw	s1, 12(s1)
80000110: d7 c0 02 5e  	vmv.v.x	v1, t0
80000114: 57 41 03 5e  	vmv.v.x	v2, t1
80000118: d7 c1 03 5e  	vmv.v.x	v3, t2
8000011c: 57 c2 04 5e  	vmv.v.x	v4, s1
80000120: d7 b2 01 96  	vsll.vi	v5, v0, 3
80000124: 57 81 22 02  	vadd.vv	v2, v2, v5
80000128: 57 30 01 96  	vsll.vi	v0, v0, 2
8000012c: fb 22 01 00  	vlw12.v	v5, 0(v2)
80000130: 7b 21 41 00  	vlw12.v	v2, 4(v2)
80000134: 0b 20 10 00  	regext	zero, zero, 1
80000138: d7 00 10 02  	vadd.vv	v1, v1, v0
8000013c: 57 90 42 0a  	vfsub.vv	v0, v4, v5
80000140: d7 10 31 0a  	vfsub.vv	v1, v3, v2
80000144: d7 90 10 92  	vfmul.vv	v1, v1, v1
80000148: 57 10 10 a2  	vfmadd.vv	v0, v0, v1
8000014c: ef 00 00 03  	jal	0x8000017c <_Z4sqrtf>
80000150: 0b 20 80 00  	regext	zero, zero, 8
80000154: 7b e0 00 00  	vsw12.v	v0, 0(v1)

80000158 <.LBB0_2>:
80000158: 5b 20 00 00  	join	zero, zero, 0
8000015c: 83 20 41 ff  	lw	ra, -12(sp)
80000160: 0b 20 90 00  	regext	zero, zero, 9
80000164: ab 20 c0 7f  	vlw.v	v1, -4(v0)
80000168: 13 01 41 ff  	addi	sp, sp, -12
8000016c: 13 02 c2 ff  	addi	tp, tp, -4
80000170: 0b 20 10 00  	regext	zero, zero, 1
80000174: 57 40 02 5e  	vmv.v.x	v0, tp
80000178: 67 80 00 00  	ret

8000017c <_Z4sqrtf>:
8000017c: 13 01 41 00  	addi	sp, sp, 4
80000180: 23 2e 11 fe  	sw	ra, -4(sp)
80000184: ef 00 00 01  	jal	0x80000194 <_Z10__clc_sqrtf>
80000188: 83 20 c1 ff  	lw	ra, -4(sp)
8000018c: 13 01 c1 ff  	addi	sp, sp, -4
80000190: 67 80 00 00  	ret

80000194 <_Z10__clc_sqrtf>:
80000194: 13 01 41 00  	addi	sp, sp, 4
80000198: 23 2e 11 fe  	sw	ra, -4(sp)
8000019c: 57 10 00 4e  	vfsqrt.v	v0, v0
800001a0: 83 20 c1 ff  	lw	ra, -4(sp)
800001a4: 13 01 c1 ff  	addi	sp, sp, -4
800001a8: 67 80 00 00  	ret

800001ac <_Z13get_global_idj>:
800001ac: 13 01 41 00  	addi	sp, sp, 4
800001b0: 23 2e 11 fe  	sw	ra, -4(sp)
800001b4: 93 02 20 00  	li	t0, 2
800001b8: d7 c0 02 5e  	vmv.v.x	v1, t0

800001bc <.Lpcrel_hi0>:
800001bc: 17 03 00 00  	auipc	t1, 0
800001c0: 5b 30 c3 04  	setrpc	zero, t1, 76
800001c4: 5b 88 00 02  	vbeq	v0, v1, 0x800001f4 <.LBB0_4>
800001c8: 93 02 10 00  	li	t0, 1
800001cc: d7 c0 02 5e  	vmv.v.x	v1, t0

800001d0 <.Lpcrel_hi1>:
800001d0: 17 03 00 00  	auipc	t1, 0
800001d4: 5b 30 83 03  	setrpc	zero, t1, 56
800001d8: 5b 82 00 02  	vbeq	v0, v1, 0x800001fc <.LBB0_5>
800001dc: d7 40 00 5e  	vmv.v.x	v1, zero

800001e0 <.Lpcrel_hi2>:
800001e0: 17 03 00 00  	auipc	t1, 0
800001e4: 5b 30 83 02  	setrpc	zero, t1, 40
800001e8: 5b 9e 00 00  	vbne	v0, v1, 0x80000204 <.LBB0_6>
800001ec: ef 00 00 1a  	jal	0x8000038c <__builtin_riscv_global_id_x>
800001f0: 6f 00 80 01  	j	0x80000208 <.LBB0_7>

800001f4 <.LBB0_4>:
800001f4: ef 00 c0 1f  	jal	0x800003f0 <__builtin_riscv_global_id_z>
800001f8: 6f 00 00 01  	j	0x80000208 <.LBB0_7>

800001fc <.LBB0_5>:
800001fc: ef 00 40 1c  	jal	0x800003c0 <__builtin_riscv_global_id_y>
80000200: 6f 00 80 00  	j	0x80000208 <.LBB0_7>

80000204 <.LBB0_6>:
80000204: 57 40 00 5e  	vmv.v.x	v0, zero

80000208 <.LBB0_7>:
80000208: 5b 20 00 00  	join	zero, zero, 0
8000020c: 83 20 c1 ff  	lw	ra, -4(sp)
80000210: 13 01 c1 ff  	addi	sp, sp, -4
80000214: 67 80 00 00  	ret

80000218 <__builtin_riscv_global_linear_id>:
80000218: 13 01 41 00  	addi	sp, sp, 4
8000021c: 23 2e 11 fe  	sw	ra, -4(sp)
80000220: f3 26 30 80  	csrr	a3, 2051
80000224: 83 a2 86 00  	lw	t0, 8(a3)
80000228: ef 00 40 16  	jal	0x8000038c <__builtin_riscv_global_id_x>
8000022c: 83 ae 46 02  	lw	t4, 36(a3)
80000230: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000234: 13 0f 10 00  	li	t5, 1
80000238: 63 82 e2 05  	beq	t0, t5, 0x8000027c <.GLR>

8000023c <.GL_2DIM>:
8000023c: ef 00 40 18  	jal	0x800003c0 <__builtin_riscv_global_id_y>
80000240: 83 af c6 00  	lw	t6, 12(a3)
80000244: 03 af 86 02  	lw	t5, 40(a3)
80000248: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000024c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000250: d7 02 53 02  	vadd.vv	v5, v5, v6
80000254: 13 0f 20 00  	li	t5, 2
80000258: 63 82 e2 03  	beq	t0, t5, 0x8000027c <.GLR>

8000025c <.GL_3DIM>:
8000025c: ef 00 40 19  	jal	0x800003f0 <__builtin_riscv_global_id_z>
80000260: 83 af c6 00  	lw	t6, 12(a3)
80000264: 03 a3 06 01  	lw	t1, 16(a3)
80000268: 03 af c6 02  	lw	t5, 44(a3)
8000026c: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000270: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000274: 57 63 63 96  	vmul.vx	v6, v6, t1
80000278: d7 02 53 02  	vadd.vv	v5, v5, v6

8000027c <.GLR>:
8000027c: 57 40 50 02  	vadd.vx	v0, v5, zero
80000280: 83 20 c1 ff  	lw	ra, -4(sp)
80000284: 13 01 c1 ff  	addi	sp, sp, -4
80000288: 67 80 00 00  	ret

8000028c <__builtin_riscv_workgroup_id_x>:
8000028c: 73 25 80 80  	csrr	a0, 2056
80000290: 57 40 05 5e  	vmv.v.x	v0, a0
80000294: 67 80 00 00  	ret

80000298 <__builtin_riscv_workgroup_id_y>:
80000298: 73 25 90 80  	csrr	a0, 2057
8000029c: 57 40 05 5e  	vmv.v.x	v0, a0
800002a0: 67 80 00 00  	ret

800002a4 <__builtin_riscv_workgroup_id_z>:
800002a4: 73 25 a0 80  	csrr	a0, 2058
800002a8: 57 40 05 5e  	vmv.v.x	v0, a0
800002ac: 67 80 00 00  	ret

800002b0 <__builtin_riscv_workitem_id_x>:
800002b0: 13 01 41 00  	addi	sp, sp, 4
800002b4: 23 2e 11 fe  	sw	ra, -4(sp)
800002b8: 73 25 30 80  	csrr	a0, 2051
800002bc: 83 22 85 00  	lw	t0, 8(a0)
800002c0: 73 23 00 80  	csrr	t1, 2048
800002c4: 57 a1 08 52  	vid.v	v2
800002c8: 57 40 23 02  	vadd.vx	v0, v2, t1
800002cc: 03 2e 85 01  	lw	t3, 24(a0)
800002d0: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800002d4: 83 20 c1 ff  	lw	ra, -4(sp)
800002d8: 13 01 c1 ff  	addi	sp, sp, -4
800002dc: 67 80 00 00  	ret

800002e0 <__builtin_riscv_workitem_id_y>:
800002e0: 13 01 41 00  	addi	sp, sp, 4
800002e4: 23 2e 11 fe  	sw	ra, -4(sp)
800002e8: 73 25 30 80  	csrr	a0, 2051
800002ec: 83 22 85 00  	lw	t0, 8(a0)
800002f0: 73 23 00 80  	csrr	t1, 2048
800002f4: 57 a1 08 52  	vid.v	v2
800002f8: 57 40 23 02  	vadd.vx	v0, v2, t1
800002fc: 03 2e 85 01  	lw	t3, 24(a0)
80000300: 83 2e c5 01  	lw	t4, 28(a0)
80000304: 33 8f ce 03  	mul	t5, t4, t3
80000308: 57 60 0f 8a  	vremu.vx	v0, v0, t5
8000030c: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000310: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000314 <.hi2>:
80000314: 17 03 00 00  	auipc	t1, 0
80000318: 5b 30 43 01  	setrpc	zero, t1, 20
8000031c: 5b c6 00 00  	vblt	v0, v1, 0x80000328 <.end2>
80000320: 13 0f f0 ff  	li	t5, -1
80000324: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000328 <.end2>:
80000328: 5b 20 00 00  	join	zero, zero, 0
8000032c: 83 20 c1 ff  	lw	ra, -4(sp)
80000330: 13 01 c1 ff  	addi	sp, sp, -4
80000334: 67 80 00 00  	ret

80000338 <__builtin_riscv_workitem_id_z>:
80000338: 13 01 41 00  	addi	sp, sp, 4
8000033c: 23 2e 11 fe  	sw	ra, -4(sp)
80000340: 73 25 30 80  	csrr	a0, 2051
80000344: 73 23 00 80  	csrr	t1, 2048
80000348: 57 a1 08 52  	vid.v	v2
8000034c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000350: 03 2e 85 01  	lw	t3, 24(a0)
80000354: 83 2e c5 01  	lw	t4, 28(a0)
80000358: 03 2f 05 02  	lw	t5, 32(a0)
8000035c: b3 8e ce 03  	mul	t4, t4, t3
80000360: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000364: d7 40 0f 5e  	vmv.v.x	v1, t5

80000368 <.hi3>:
80000368: 17 03 00 00  	auipc	t1, 0
8000036c: 5b 30 43 01  	setrpc	zero, t1, 20
80000370: 5b c6 00 00  	vblt	v0, v1, 0x8000037c <.end3>
80000374: 13 0f f0 ff  	li	t5, -1
80000378: 57 40 1f 02  	vadd.vx	v0, v1, t5

8000037c <.end3>:
8000037c: 5b 20 00 00  	join	zero, zero, 0
80000380: 83 20 c1 ff  	lw	ra, -4(sp)
80000384: 13 01 c1 ff  	addi	sp, sp, -4
80000388: 67 80 00 00  	ret

8000038c <__builtin_riscv_global_id_x>:
8000038c: 13 01 41 00  	addi	sp, sp, 4
80000390: 23 2e 11 fe  	sw	ra, -4(sp)
80000394: ef f0 df f1  	jal	0x800002b0 <__builtin_riscv_workitem_id_x>
80000398: 73 25 30 80  	csrr	a0, 2051
8000039c: 73 23 80 80  	csrr	t1, 2056
800003a0: 03 2e 85 01  	lw	t3, 24(a0)
800003a4: 83 2e 45 02  	lw	t4, 36(a0)
800003a8: b3 0f c3 03  	mul	t6, t1, t3
800003ac: b3 8f df 01  	add	t6, t6, t4
800003b0: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800003b4: 83 20 c1 ff  	lw	ra, -4(sp)
800003b8: 13 01 c1 ff  	addi	sp, sp, -4
800003bc: 67 80 00 00  	ret

800003c0 <__builtin_riscv_global_id_y>:
800003c0: 13 01 41 00  	addi	sp, sp, 4
800003c4: 23 2e 11 fe  	sw	ra, -4(sp)
800003c8: ef f0 9f f1  	jal	0x800002e0 <__builtin_riscv_workitem_id_y>
800003cc: 73 23 90 80  	csrr	t1, 2057
800003d0: 83 23 c5 01  	lw	t2, 28(a0)
800003d4: 83 2e 85 02  	lw	t4, 40(a0)
800003d8: 33 0e 73 02  	mul	t3, t1, t2
800003dc: 33 0e de 01  	add	t3, t3, t4
800003e0: 57 40 0e 02  	vadd.vx	v0, v0, t3
800003e4: 83 20 c1 ff  	lw	ra, -4(sp)
800003e8: 13 01 c1 ff  	addi	sp, sp, -4
800003ec: 67 80 00 00  	ret

800003f0 <__builtin_riscv_global_id_z>:
800003f0: 13 01 41 00  	addi	sp, sp, 4
800003f4: 23 2e 11 fe  	sw	ra, -4(sp)
800003f8: ef f0 1f f4  	jal	0x80000338 <__builtin_riscv_workitem_id_z>
800003fc: 73 25 30 80  	csrr	a0, 2051
80000400: 73 23 a0 80  	csrr	t1, 2058
80000404: 83 23 05 02  	lw	t2, 32(a0)
80000408: 03 2e c5 02  	lw	t3, 44(a0)
8000040c: b3 83 63 02  	mul	t2, t2, t1
80000410: b3 83 c3 01  	add	t2, t2, t3
80000414: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000418: 83 20 c1 ff  	lw	ra, -4(sp)
8000041c: 13 01 c1 ff  	addi	sp, sp, -4
80000420: 67 80 00 00  	ret

80000424 <__builtin_riscv_local_size_x>:
80000424: 73 25 30 80  	csrr	a0, 2051
80000428: 83 22 85 01  	lw	t0, 24(a0)
8000042c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000430: 67 80 00 00  	ret

80000434 <__builtin_riscv_local_size_y>:
80000434: 73 25 30 80  	csrr	a0, 2051
80000438: 83 22 c5 01  	lw	t0, 28(a0)
8000043c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000440: 67 80 00 00  	ret

80000444 <__builtin_riscv_local_size_z>:
80000444: 73 25 30 80  	csrr	a0, 2051
80000448: 83 22 05 02  	lw	t0, 32(a0)
8000044c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000450: 67 80 00 00  	ret

80000454 <__builtin_riscv_global_size_x>:
80000454: 73 25 30 80  	csrr	a0, 2051
80000458: 83 22 c5 00  	lw	t0, 12(a0)
8000045c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000460: 67 80 00 00  	ret

80000464 <__builtin_riscv_global_size_y>:
80000464: 73 25 30 80  	csrr	a0, 2051
80000468: 83 22 05 01  	lw	t0, 16(a0)
8000046c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000470: 67 80 00 00  	ret

80000474 <__builtin_riscv_global_size_z>:
80000474: 73 25 30 80  	csrr	a0, 2051
80000478: 83 22 45 01  	lw	t0, 20(a0)
8000047c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000480: 67 80 00 00  	ret

80000484 <__builtin_riscv_global_offset_x>:
80000484: 73 25 30 80  	csrr	a0, 2051
80000488: 83 22 45 02  	lw	t0, 36(a0)
8000048c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000490: 67 80 00 00  	ret

80000494 <__builtin_riscv_global_offset_y>:
80000494: 73 25 30 80  	csrr	a0, 2051
80000498: 83 22 85 02  	lw	t0, 40(a0)
8000049c: 57 c0 02 5e  	vmv.v.x	v0, t0
800004a0: 67 80 00 00  	ret

800004a4 <__builtin_riscv_global_offset_z>:
800004a4: 73 25 30 80  	csrr	a0, 2051
800004a8: 83 22 c5 02  	lw	t0, 44(a0)
800004ac: 57 c0 02 5e  	vmv.v.x	v0, t0
800004b0: 67 80 00 00  	ret

800004b4 <__builtin_riscv_num_groups_x>:
800004b4: 73 25 30 80  	csrr	a0, 2051
800004b8: 03 23 c5 00  	lw	t1, 12(a0)
800004bc: 83 22 85 01  	lw	t0, 24(a0)
800004c0: 33 53 53 02  	divu	t1, t1, t0
800004c4: 57 40 03 5e  	vmv.v.x	v0, t1
800004c8: 67 80 00 00  	ret

800004cc <__builtin_riscv_num_groups_y>:
800004cc: 73 25 30 80  	csrr	a0, 2051
800004d0: 03 23 05 01  	lw	t1, 16(a0)
800004d4: 83 22 c5 01  	lw	t0, 28(a0)
800004d8: 33 53 53 02  	divu	t1, t1, t0
800004dc: 57 40 03 5e  	vmv.v.x	v0, t1
800004e0: 67 80 00 00  	ret

800004e4 <__builtin_riscv_num_groups_z>:
800004e4: 73 25 30 80  	csrr	a0, 2051
800004e8: 03 23 45 01  	lw	t1, 20(a0)
800004ec: 83 23 05 02  	lw	t2, 32(a0)
800004f0: 33 53 73 02  	divu	t1, t1, t2
800004f4: 57 40 03 5e  	vmv.v.x	v0, t1
800004f8: 67 80 00 00  	ret

800004fc <__builtin_riscv_work_dim>:
800004fc: 73 25 30 80  	csrr	a0, 2051
80000500: 83 22 85 00  	lw	t0, 8(a0)
80000504: 57 c0 02 5e  	vmv.v.x	v0, t0
80000508: 67 80 00 00  	ret
