{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu35p_CIV",
    "Package": "-fsvh2892",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Conv_MM_A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A_BUS",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "Conv_MM_A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "Conv_MM_A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Conv_Weight": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_CONV_BUS",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "Conv_Weight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "Conv_Weight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MM_Weight": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_MM_BUS",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "MM_Weight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "MM_Weight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Bias": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Bias",
          "name": "Bias",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Norm": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<128>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "Norm",
          "name": "Norm",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Output": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_OUTPUT_BUS",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control_r",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    },
    "R": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "R",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "C",
          "usage": "data",
          "direction": "in"
        }]
    },
    "N": {
      "index": "8",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "N",
          "usage": "data",
          "direction": "in"
        }]
    },
    "M": {
      "index": "9",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "M",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K": {
      "index": "10",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "K",
          "usage": "data",
          "direction": "in"
        }]
    },
    "P": {
      "index": "11",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "P",
          "name": "P",
          "usage": "data",
          "direction": "in"
        }]
    },
    "S": {
      "index": "12",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "S",
          "name": "S",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mode": {
      "index": "13",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mode",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top top -name top",
      "set_directive_top top -name top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2327 ~ 4144",
    "Latency": "2374"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "2113989457",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/tools.cpp",
      "..\/..\/top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/top_A_BUS_m_axi.vhd",
      "impl\/vhdl\/top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1.vhd",
      "impl\/vhdl\/top_Block_entry3_proc.vhd",
      "impl\/vhdl\/top_Compute.vhd",
      "impl\/vhdl\/top_control_r_s_axi.vhd",
      "impl\/vhdl\/top_control_s_axi.vhd",
      "impl\/vhdl\/top_CONV_BUS_m_axi.vhd",
      "impl\/vhdl\/top_ConvBias.vhd",
      "impl\/vhdl\/top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.vhd",
      "impl\/vhdl\/top_ConvBN.vhd",
      "impl\/vhdl\/top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.vhd",
      "impl\/vhdl\/top_ConvertBias_BN.vhd",
      "impl\/vhdl\/top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/top_ConvertInputToArray.vhd",
      "impl\/vhdl\/top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.vhd",
      "impl\/vhdl\/top_ConvertInputToStream.vhd",
      "impl\/vhdl\/top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.vhd",
      "impl\/vhdl\/top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.vhd",
      "impl\/vhdl\/top_ConvertToOutStream.vhd",
      "impl\/vhdl\/top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.vhd",
      "impl\/vhdl\/top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.vhd",
      "impl\/vhdl\/top_ConvertWeightToStream.vhd",
      "impl\/vhdl\/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.vhd",
      "impl\/vhdl\/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.vhd",
      "impl\/vhdl\/top_ConvToOutStream.vhd",
      "impl\/vhdl\/top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.vhd",
      "impl\/vhdl\/top_ConvWeightToArray.vhd",
      "impl\/vhdl\/top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.vhd",
      "impl\/vhdl\/top_entry_proc.vhd",
      "impl\/vhdl\/top_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/top_fdiv_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/top_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w30_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d5_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d7_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d16_S.vhd",
      "impl\/vhdl\/top_fifo_w64_d11_S.vhd",
      "impl\/vhdl\/top_fifo_w128_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w128_d4_S.vhd",
      "impl\/vhdl\/top_fifo_w128_d8_S.vhd",
      "impl\/vhdl\/top_fifo_w512_d4_A.vhd",
      "impl\/vhdl\/top_fifo_w512_d8_A.vhd",
      "impl\/vhdl\/top_fifo_w512_d128_A.vhd",
      "impl\/vhdl\/top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/top_fsqrt_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/top_fsub_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/top_mac_muladd_12s_12s_12ns_12_4_1.vhd",
      "impl\/vhdl\/top_MM_BUS_m_axi.vhd",
      "impl\/vhdl\/top_MMWeightToArray.vhd",
      "impl\/vhdl\/top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1.vhd",
      "impl\/vhdl\/top_mul_9s_2ns_9_1_1.vhd",
      "impl\/vhdl\/top_mul_12s_12s_12_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_32ns_60_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_32s_32_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_36ns_64_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_60ns_88_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_64ns_92_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_92ns_120_1_1.vhd",
      "impl\/vhdl\/top_mul_28ns_96ns_124_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_28ns_60_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_30ns_62_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_60ns_92_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_64ns_96_1_1.vhd",
      "impl\/vhdl\/top_mul_32s_2ns_32_1_1.vhd",
      "impl\/vhdl\/top_mul_32s_28ns_32_1_1.vhd",
      "impl\/vhdl\/top_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/top_MuxWeightStream.vhd",
      "impl\/vhdl\/top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1.vhd",
      "impl\/vhdl\/top_OUTPUT_BUS_m_axi.vhd",
      "impl\/vhdl\/top_Padding.vhd",
      "impl\/vhdl\/top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.vhd",
      "impl\/vhdl\/top_PE.vhd",
      "impl\/vhdl\/top_PE_Pipeline_VITIS_LOOP_385_5.vhd",
      "impl\/vhdl\/top_ResOutput.vhd",
      "impl\/vhdl\/top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.vhd",
      "impl\/vhdl\/top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.vhd",
      "impl\/vhdl\/top_Sliding.vhd",
      "impl\/vhdl\/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.vhd",
      "impl\/vhdl\/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/top_start_for_ConvBias_U0.vhd",
      "impl\/vhdl\/top_start_for_ConvBN_U0.vhd",
      "impl\/vhdl\/top_start_for_ConvertToOutStream_U0.vhd",
      "impl\/vhdl\/top_start_for_MuxWeightStream_U0.vhd",
      "impl\/vhdl\/top_start_for_Padding_U0.vhd",
      "impl\/vhdl\/top_start_for_ResOutput_U0.vhd",
      "impl\/vhdl\/top_start_for_Sliding_U0.vhd",
      "impl\/vhdl\/top_udiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/top_udiv_32ns_32s_32_36_seq_1.vhd",
      "impl\/vhdl\/top_urem_4ns_32ns_4_8_1.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_A_BUS_m_axi.v",
      "impl\/verilog\/top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1.v",
      "impl\/verilog\/top_Block_entry3_proc.v",
      "impl\/verilog\/top_Compute.v",
      "impl\/verilog\/top_control_r_s_axi.v",
      "impl\/verilog\/top_control_s_axi.v",
      "impl\/verilog\/top_CONV_BUS_m_axi.v",
      "impl\/verilog\/top_ConvBias.v",
      "impl\/verilog\/top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.v",
      "impl\/verilog\/top_ConvBN.v",
      "impl\/verilog\/top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.v",
      "impl\/verilog\/top_ConvertBias_BN.v",
      "impl\/verilog\/top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/top_ConvertInputToArray.v",
      "impl\/verilog\/top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.v",
      "impl\/verilog\/top_ConvertInputToStream.v",
      "impl\/verilog\/top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.v",
      "impl\/verilog\/top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.v",
      "impl\/verilog\/top_ConvertToOutStream.v",
      "impl\/verilog\/top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.v",
      "impl\/verilog\/top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.v",
      "impl\/verilog\/top_ConvertWeightToStream.v",
      "impl\/verilog\/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.v",
      "impl\/verilog\/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.v",
      "impl\/verilog\/top_ConvToOutStream.v",
      "impl\/verilog\/top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.v",
      "impl\/verilog\/top_ConvWeightToArray.v",
      "impl\/verilog\/top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.v",
      "impl\/verilog\/top_entry_proc.v",
      "impl\/verilog\/top_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/top_fdiv_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/top_fifo_w1_d2_S.v",
      "impl\/verilog\/top_fifo_w30_d2_S.v",
      "impl\/verilog\/top_fifo_w32_d1_S.v",
      "impl\/verilog\/top_fifo_w32_d2_S.v",
      "impl\/verilog\/top_fifo_w32_d3_S.v",
      "impl\/verilog\/top_fifo_w32_d4_S.v",
      "impl\/verilog\/top_fifo_w32_d5_S.v",
      "impl\/verilog\/top_fifo_w32_d7_S.v",
      "impl\/verilog\/top_fifo_w32_d8_S.v",
      "impl\/verilog\/top_fifo_w32_d16_S.v",
      "impl\/verilog\/top_fifo_w64_d11_S.v",
      "impl\/verilog\/top_fifo_w128_d1_S.v",
      "impl\/verilog\/top_fifo_w128_d4_S.v",
      "impl\/verilog\/top_fifo_w128_d8_S.v",
      "impl\/verilog\/top_fifo_w512_d4_A.v",
      "impl\/verilog\/top_fifo_w512_d8_A.v",
      "impl\/verilog\/top_fifo_w512_d128_A.v",
      "impl\/verilog\/top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/top_fsqrt_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/top_fsub_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/top_mac_muladd_12s_12s_12ns_12_4_1.v",
      "impl\/verilog\/top_MM_BUS_m_axi.v",
      "impl\/verilog\/top_MMWeightToArray.v",
      "impl\/verilog\/top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1.v",
      "impl\/verilog\/top_mul_9s_2ns_9_1_1.v",
      "impl\/verilog\/top_mul_12s_12s_12_1_1.v",
      "impl\/verilog\/top_mul_28ns_32ns_60_1_1.v",
      "impl\/verilog\/top_mul_28ns_32s_32_1_1.v",
      "impl\/verilog\/top_mul_28ns_36ns_64_1_1.v",
      "impl\/verilog\/top_mul_28ns_60ns_88_1_1.v",
      "impl\/verilog\/top_mul_28ns_64ns_92_1_1.v",
      "impl\/verilog\/top_mul_28ns_92ns_120_1_1.v",
      "impl\/verilog\/top_mul_28ns_96ns_124_1_1.v",
      "impl\/verilog\/top_mul_32ns_28ns_60_1_1.v",
      "impl\/verilog\/top_mul_32ns_30ns_62_1_1.v",
      "impl\/verilog\/top_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/top_mul_32ns_60ns_92_1_1.v",
      "impl\/verilog\/top_mul_32ns_64ns_96_1_1.v",
      "impl\/verilog\/top_mul_32s_2ns_32_1_1.v",
      "impl\/verilog\/top_mul_32s_28ns_32_1_1.v",
      "impl\/verilog\/top_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/top_MuxWeightStream.v",
      "impl\/verilog\/top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1.v",
      "impl\/verilog\/top_OUTPUT_BUS_m_axi.v",
      "impl\/verilog\/top_Padding.v",
      "impl\/verilog\/top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.v",
      "impl\/verilog\/top_PE.v",
      "impl\/verilog\/top_PE_Pipeline_VITIS_LOOP_385_5.v",
      "impl\/verilog\/top_ResOutput.v",
      "impl\/verilog\/top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.v",
      "impl\/verilog\/top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.v",
      "impl\/verilog\/top_Sliding.v",
      "impl\/verilog\/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.v",
      "impl\/verilog\/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/top_start_for_ConvBias_U0.v",
      "impl\/verilog\/top_start_for_ConvBN_U0.v",
      "impl\/verilog\/top_start_for_ConvertToOutStream_U0.v",
      "impl\/verilog\/top_start_for_MuxWeightStream_U0.v",
      "impl\/verilog\/top_start_for_Padding_U0.v",
      "impl\/verilog\/top_start_for_ResOutput_U0.v",
      "impl\/verilog\/top_start_for_Sliding_U0.v",
      "impl\/verilog\/top_udiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/top_udiv_32ns_32s_32_36_seq_1.v",
      "impl\/verilog\/top_urem_4ns_32ns_4_8_1.v",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_0\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.yaml",
      "impl\/misc\/drivers\/top_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/top_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/top_fsub_32ns_32ns_32_2_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "top_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_fdiv_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fdiv_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_fsub_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fsub_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "R",
          "access": "W",
          "description": "Data signal of R",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "R",
              "access": "W",
              "description": "Bit 31 to 0 of R"
            }]
        },
        {
          "offset": "0x18",
          "name": "C",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x20",
          "name": "N",
          "access": "W",
          "description": "Data signal of N",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "description": "Bit 31 to 0 of N"
            }]
        },
        {
          "offset": "0x28",
          "name": "M",
          "access": "W",
          "description": "Data signal of M",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "M",
              "access": "W",
              "description": "Bit 31 to 0 of M"
            }]
        },
        {
          "offset": "0x30",
          "name": "K",
          "access": "W",
          "description": "Data signal of K",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "K",
              "access": "W",
              "description": "Bit 31 to 0 of K"
            }]
        },
        {
          "offset": "0x38",
          "name": "mode",
          "access": "W",
          "description": "Data signal of mode",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode",
              "access": "W",
              "description": "Bit 0 to 0 of mode"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "R"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "C"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "N"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "M"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "K"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "mode"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "Conv_MM_A_1",
          "access": "W",
          "description": "Data signal of Conv_MM_A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Conv_MM_A",
              "access": "W",
              "description": "Bit 31 to 0 of Conv_MM_A"
            }]
        },
        {
          "offset": "0x14",
          "name": "Conv_MM_A_2",
          "access": "W",
          "description": "Data signal of Conv_MM_A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Conv_MM_A",
              "access": "W",
              "description": "Bit 63 to 32 of Conv_MM_A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "Conv_Weight_1",
          "access": "W",
          "description": "Data signal of Conv_Weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Conv_Weight",
              "access": "W",
              "description": "Bit 31 to 0 of Conv_Weight"
            }]
        },
        {
          "offset": "0x20",
          "name": "Conv_Weight_2",
          "access": "W",
          "description": "Data signal of Conv_Weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Conv_Weight",
              "access": "W",
              "description": "Bit 63 to 32 of Conv_Weight"
            }]
        },
        {
          "offset": "0x28",
          "name": "MM_Weight_1",
          "access": "W",
          "description": "Data signal of MM_Weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MM_Weight",
              "access": "W",
              "description": "Bit 31 to 0 of MM_Weight"
            }]
        },
        {
          "offset": "0x2c",
          "name": "MM_Weight_2",
          "access": "W",
          "description": "Data signal of MM_Weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MM_Weight",
              "access": "W",
              "description": "Bit 63 to 32 of MM_Weight"
            }]
        },
        {
          "offset": "0x34",
          "name": "Output_r_1",
          "access": "W",
          "description": "Data signal of Output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output_r",
              "access": "W",
              "description": "Bit 31 to 0 of Output_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "Output_r_2",
          "access": "W",
          "description": "Data signal of Output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output_r",
              "access": "W",
              "description": "Bit 63 to 32 of Output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Conv_MM_A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "Conv_Weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "MM_Weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "Output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_A_BUS:m_axi_CONV_BUS:m_axi_MM_BUS:m_axi_OUTPUT_BUS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_BUS_",
      "paramPrefix": "C_M_AXI_A_BUS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_BUS_ARADDR",
        "m_axi_A_BUS_ARBURST",
        "m_axi_A_BUS_ARCACHE",
        "m_axi_A_BUS_ARID",
        "m_axi_A_BUS_ARLEN",
        "m_axi_A_BUS_ARLOCK",
        "m_axi_A_BUS_ARPROT",
        "m_axi_A_BUS_ARQOS",
        "m_axi_A_BUS_ARREADY",
        "m_axi_A_BUS_ARREGION",
        "m_axi_A_BUS_ARSIZE",
        "m_axi_A_BUS_ARUSER",
        "m_axi_A_BUS_ARVALID",
        "m_axi_A_BUS_AWADDR",
        "m_axi_A_BUS_AWBURST",
        "m_axi_A_BUS_AWCACHE",
        "m_axi_A_BUS_AWID",
        "m_axi_A_BUS_AWLEN",
        "m_axi_A_BUS_AWLOCK",
        "m_axi_A_BUS_AWPROT",
        "m_axi_A_BUS_AWQOS",
        "m_axi_A_BUS_AWREADY",
        "m_axi_A_BUS_AWREGION",
        "m_axi_A_BUS_AWSIZE",
        "m_axi_A_BUS_AWUSER",
        "m_axi_A_BUS_AWVALID",
        "m_axi_A_BUS_BID",
        "m_axi_A_BUS_BREADY",
        "m_axi_A_BUS_BRESP",
        "m_axi_A_BUS_BUSER",
        "m_axi_A_BUS_BVALID",
        "m_axi_A_BUS_RDATA",
        "m_axi_A_BUS_RID",
        "m_axi_A_BUS_RLAST",
        "m_axi_A_BUS_RREADY",
        "m_axi_A_BUS_RRESP",
        "m_axi_A_BUS_RUSER",
        "m_axi_A_BUS_RVALID",
        "m_axi_A_BUS_WDATA",
        "m_axi_A_BUS_WID",
        "m_axi_A_BUS_WLAST",
        "m_axi_A_BUS_WREADY",
        "m_axi_A_BUS_WSTRB",
        "m_axi_A_BUS_WUSER",
        "m_axi_A_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Conv_MM_A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "Conv_MM_A"
        }
      ]
    },
    "m_axi_CONV_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_CONV_BUS_",
      "paramPrefix": "C_M_AXI_CONV_BUS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_CONV_BUS_ARADDR",
        "m_axi_CONV_BUS_ARBURST",
        "m_axi_CONV_BUS_ARCACHE",
        "m_axi_CONV_BUS_ARID",
        "m_axi_CONV_BUS_ARLEN",
        "m_axi_CONV_BUS_ARLOCK",
        "m_axi_CONV_BUS_ARPROT",
        "m_axi_CONV_BUS_ARQOS",
        "m_axi_CONV_BUS_ARREADY",
        "m_axi_CONV_BUS_ARREGION",
        "m_axi_CONV_BUS_ARSIZE",
        "m_axi_CONV_BUS_ARUSER",
        "m_axi_CONV_BUS_ARVALID",
        "m_axi_CONV_BUS_AWADDR",
        "m_axi_CONV_BUS_AWBURST",
        "m_axi_CONV_BUS_AWCACHE",
        "m_axi_CONV_BUS_AWID",
        "m_axi_CONV_BUS_AWLEN",
        "m_axi_CONV_BUS_AWLOCK",
        "m_axi_CONV_BUS_AWPROT",
        "m_axi_CONV_BUS_AWQOS",
        "m_axi_CONV_BUS_AWREADY",
        "m_axi_CONV_BUS_AWREGION",
        "m_axi_CONV_BUS_AWSIZE",
        "m_axi_CONV_BUS_AWUSER",
        "m_axi_CONV_BUS_AWVALID",
        "m_axi_CONV_BUS_BID",
        "m_axi_CONV_BUS_BREADY",
        "m_axi_CONV_BUS_BRESP",
        "m_axi_CONV_BUS_BUSER",
        "m_axi_CONV_BUS_BVALID",
        "m_axi_CONV_BUS_RDATA",
        "m_axi_CONV_BUS_RID",
        "m_axi_CONV_BUS_RLAST",
        "m_axi_CONV_BUS_RREADY",
        "m_axi_CONV_BUS_RRESP",
        "m_axi_CONV_BUS_RUSER",
        "m_axi_CONV_BUS_RVALID",
        "m_axi_CONV_BUS_WDATA",
        "m_axi_CONV_BUS_WID",
        "m_axi_CONV_BUS_WLAST",
        "m_axi_CONV_BUS_WREADY",
        "m_axi_CONV_BUS_WSTRB",
        "m_axi_CONV_BUS_WUSER",
        "m_axi_CONV_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Conv_Weight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "Conv_Weight"
        }
      ]
    },
    "m_axi_MM_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_MM_BUS_",
      "paramPrefix": "C_M_AXI_MM_BUS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_MM_BUS_ARADDR",
        "m_axi_MM_BUS_ARBURST",
        "m_axi_MM_BUS_ARCACHE",
        "m_axi_MM_BUS_ARID",
        "m_axi_MM_BUS_ARLEN",
        "m_axi_MM_BUS_ARLOCK",
        "m_axi_MM_BUS_ARPROT",
        "m_axi_MM_BUS_ARQOS",
        "m_axi_MM_BUS_ARREADY",
        "m_axi_MM_BUS_ARREGION",
        "m_axi_MM_BUS_ARSIZE",
        "m_axi_MM_BUS_ARUSER",
        "m_axi_MM_BUS_ARVALID",
        "m_axi_MM_BUS_AWADDR",
        "m_axi_MM_BUS_AWBURST",
        "m_axi_MM_BUS_AWCACHE",
        "m_axi_MM_BUS_AWID",
        "m_axi_MM_BUS_AWLEN",
        "m_axi_MM_BUS_AWLOCK",
        "m_axi_MM_BUS_AWPROT",
        "m_axi_MM_BUS_AWQOS",
        "m_axi_MM_BUS_AWREADY",
        "m_axi_MM_BUS_AWREGION",
        "m_axi_MM_BUS_AWSIZE",
        "m_axi_MM_BUS_AWUSER",
        "m_axi_MM_BUS_AWVALID",
        "m_axi_MM_BUS_BID",
        "m_axi_MM_BUS_BREADY",
        "m_axi_MM_BUS_BRESP",
        "m_axi_MM_BUS_BUSER",
        "m_axi_MM_BUS_BVALID",
        "m_axi_MM_BUS_RDATA",
        "m_axi_MM_BUS_RID",
        "m_axi_MM_BUS_RLAST",
        "m_axi_MM_BUS_RREADY",
        "m_axi_MM_BUS_RRESP",
        "m_axi_MM_BUS_RUSER",
        "m_axi_MM_BUS_RVALID",
        "m_axi_MM_BUS_WDATA",
        "m_axi_MM_BUS_WID",
        "m_axi_MM_BUS_WLAST",
        "m_axi_MM_BUS_WREADY",
        "m_axi_MM_BUS_WSTRB",
        "m_axi_MM_BUS_WUSER",
        "m_axi_MM_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "MM_Weight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "MM_Weight"
        }
      ]
    },
    "m_axi_OUTPUT_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_OUTPUT_BUS_",
      "paramPrefix": "C_M_AXI_OUTPUT_BUS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_OUTPUT_BUS_ARADDR",
        "m_axi_OUTPUT_BUS_ARBURST",
        "m_axi_OUTPUT_BUS_ARCACHE",
        "m_axi_OUTPUT_BUS_ARID",
        "m_axi_OUTPUT_BUS_ARLEN",
        "m_axi_OUTPUT_BUS_ARLOCK",
        "m_axi_OUTPUT_BUS_ARPROT",
        "m_axi_OUTPUT_BUS_ARQOS",
        "m_axi_OUTPUT_BUS_ARREADY",
        "m_axi_OUTPUT_BUS_ARREGION",
        "m_axi_OUTPUT_BUS_ARSIZE",
        "m_axi_OUTPUT_BUS_ARUSER",
        "m_axi_OUTPUT_BUS_ARVALID",
        "m_axi_OUTPUT_BUS_AWADDR",
        "m_axi_OUTPUT_BUS_AWBURST",
        "m_axi_OUTPUT_BUS_AWCACHE",
        "m_axi_OUTPUT_BUS_AWID",
        "m_axi_OUTPUT_BUS_AWLEN",
        "m_axi_OUTPUT_BUS_AWLOCK",
        "m_axi_OUTPUT_BUS_AWPROT",
        "m_axi_OUTPUT_BUS_AWQOS",
        "m_axi_OUTPUT_BUS_AWREADY",
        "m_axi_OUTPUT_BUS_AWREGION",
        "m_axi_OUTPUT_BUS_AWSIZE",
        "m_axi_OUTPUT_BUS_AWUSER",
        "m_axi_OUTPUT_BUS_AWVALID",
        "m_axi_OUTPUT_BUS_BID",
        "m_axi_OUTPUT_BUS_BREADY",
        "m_axi_OUTPUT_BUS_BRESP",
        "m_axi_OUTPUT_BUS_BUSER",
        "m_axi_OUTPUT_BUS_BVALID",
        "m_axi_OUTPUT_BUS_RDATA",
        "m_axi_OUTPUT_BUS_RID",
        "m_axi_OUTPUT_BUS_RLAST",
        "m_axi_OUTPUT_BUS_RREADY",
        "m_axi_OUTPUT_BUS_RRESP",
        "m_axi_OUTPUT_BUS_RUSER",
        "m_axi_OUTPUT_BUS_RVALID",
        "m_axi_OUTPUT_BUS_WDATA",
        "m_axi_OUTPUT_BUS_WID",
        "m_axi_OUTPUT_BUS_WLAST",
        "m_axi_OUTPUT_BUS_WREADY",
        "m_axi_OUTPUT_BUS_WSTRB",
        "m_axi_OUTPUT_BUS_WUSER",
        "m_axi_OUTPUT_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "Output"
        }
      ]
    },
    "Bias": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Bias": "DATA"},
      "ports": ["Bias"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Bias"
        }]
    },
    "Norm": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"Norm": "DATA"},
      "ports": ["Norm"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Norm"
        }]
    },
    "P": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"P": "DATA"},
      "ports": ["P"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "P"
        }]
    },
    "S": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"S": "DATA"},
      "ports": ["S"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "S"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_A_BUS_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_A_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_CONV_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_CONV_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CONV_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CONV_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CONV_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CONV_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_CONV_BUS_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_CONV_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_CONV_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_CONV_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CONV_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CONV_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CONV_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CONV_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CONV_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_CONV_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_CONV_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CONV_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CONV_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_CONV_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CONV_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_MM_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MM_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MM_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MM_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MM_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MM_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_MM_BUS_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_MM_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_MM_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MM_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MM_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MM_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MM_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MM_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MM_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_MM_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MM_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MM_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MM_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MM_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MM_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_OUTPUT_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUTPUT_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_OUTPUT_BUS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_OUTPUT_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUTPUT_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_OUTPUT_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUTPUT_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "Bias": {
      "dir": "in",
      "width": "32"
    },
    "Norm": {
      "dir": "in",
      "width": "128"
    },
    "P": {
      "dir": "in",
      "width": "32"
    },
    "S": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry3_proc",
          "InstanceName": "Block_entry3_proc_U0"
        },
        {
          "ModuleName": "ConvertBias_BN",
          "InstanceName": "ConvertBias_BN_U0",
          "Instances": [{
              "ModuleName": "ConvertBias_BN_Pipeline_VITIS_LOOP_7_1",
              "InstanceName": "grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566"
            }]
        },
        {
          "ModuleName": "ConvertInputToStream",
          "InstanceName": "ConvertInputToStream_U0",
          "Instances": [
            {
              "ModuleName": "ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7",
              "InstanceName": "grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154"
            },
            {
              "ModuleName": "ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI",
              "InstanceName": "grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166"
            }
          ]
        },
        {
          "ModuleName": "ConvertWeightToStream",
          "InstanceName": "ConvertWeightToStream_U0",
          "Instances": [
            {
              "ModuleName": "ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s",
              "InstanceName": "grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168"
            },
            {
              "ModuleName": "ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s",
              "InstanceName": "grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180"
            }
          ]
        },
        {
          "ModuleName": "Padding",
          "InstanceName": "Padding_U0",
          "Instances": [{
              "ModuleName": "Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4",
              "InstanceName": "grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152"
            }]
        },
        {
          "ModuleName": "ConvWeightToArray",
          "InstanceName": "ConvWeightToArray_U0",
          "Instances": [{
              "ModuleName": "ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2",
              "InstanceName": "grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112"
            }]
        },
        {
          "ModuleName": "MMWeightToArray",
          "InstanceName": "MMWeightToArray_U0",
          "Instances": [{
              "ModuleName": "MMWeightToArray_Pipeline_VITIS_LOOP_295_1",
              "InstanceName": "grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78"
            }]
        },
        {
          "ModuleName": "Sliding",
          "InstanceName": "Sliding_U0",
          "Instances": [{
              "ModuleName": "Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2",
              "InstanceName": "grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192"
            }]
        },
        {
          "ModuleName": "MuxWeightStream",
          "InstanceName": "MuxWeightStream_U0",
          "Instances": [{
              "ModuleName": "MuxWeightStream_Pipeline_VITIS_LOOP_314_1",
              "InstanceName": "grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140"
            }]
        },
        {
          "ModuleName": "ConvertInputToArray",
          "InstanceName": "ConvertInputToArray_U0",
          "Instances": [{
              "ModuleName": "ConvertInputToArray_Pipeline_VITIS_LOOP_201_1",
              "InstanceName": "grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104"
            }]
        },
        {
          "ModuleName": "Compute",
          "InstanceName": "Compute_U0",
          "Instances": [
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_278",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_300",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_322",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_344",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_366",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_388",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_410",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_432",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_454",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_476",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_498",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_520",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_542",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_564",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_586",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            },
            {
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_608",
              "Instances": [{
                  "ModuleName": "PE_Pipeline_VITIS_LOOP_385_5",
                  "InstanceName": "grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64"
                }]
            }
          ]
        },
        {
          "ModuleName": "ConvertToOutStream",
          "InstanceName": "ConvertToOutStream_U0",
          "Instances": [
            {
              "ModuleName": "ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V",
              "InstanceName": "grp_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_fu_298"
            },
            {
              "ModuleName": "ConvertToOutStream_Pipeline_VITIS_LOOP_570_1",
              "InstanceName": "grp_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_fu_464"
            }
          ]
        },
        {
          "ModuleName": "ConvToOutStream",
          "InstanceName": "ConvToOutStream_U0",
          "Instances": [{
              "ModuleName": "ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI",
              "InstanceName": "grp_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_fu_426"
            }]
        },
        {
          "ModuleName": "ConvBias",
          "InstanceName": "ConvBias_U0",
          "Instances": [{
              "ModuleName": "ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s",
              "InstanceName": "grp_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_fu_886"
            }]
        },
        {
          "ModuleName": "ConvBN",
          "InstanceName": "ConvBN_U0",
          "Instances": [{
              "ModuleName": "ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2",
              "InstanceName": "grp_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_fu_852"
            }]
        },
        {
          "ModuleName": "ResOutput",
          "InstanceName": "ResOutput_U0",
          "Instances": [
            {
              "ModuleName": "ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP",
              "InstanceName": "grp_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_fu_406"
            },
            {
              "ModuleName": "ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3",
              "InstanceName": "grp_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_fu_448"
            }
          ]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertBias_BN_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertBias_BN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertInputToStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Padding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sliding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertInputToArray_Pipeline_VITIS_LOOP_201_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertInputToArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWeightToStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvWeightToArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MMWeightToArray_Pipeline_VITIS_LOOP_295_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MMWeightToArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MuxWeightStream_Pipeline_VITIS_LOOP_314_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MuxWeightStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_Pipeline_VITIS_LOOP_385_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertToOutStream_Pipeline_VITIS_LOOP_570_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertToOutStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvToOutStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvBias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvBN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ResOutput": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.520"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry3_proc": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.822"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1359",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1346",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertBias_BN_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.520"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "42",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2424",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertBias_BN": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "11",
          "LatencyWorst": "20",
          "PipelineIIMin": "1",
          "PipelineIIMax": "20",
          "PipelineII": "1 ~ 20",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.520"
        },
        "Area": {
          "FF": "48",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4770",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7",
            "TripCount": "16",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "867",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "836",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI": {
        "Latency": {
          "LatencyBest": "268",
          "LatencyAvg": "268",
          "LatencyWorst": "268",
          "PipelineII": "268",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4",
            "TripCount": "256",
            "Latency": "266",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1151",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1512",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertInputToStream": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "151",
          "LatencyWorst": "271",
          "PipelineIIMin": "30",
          "PipelineIIMax": "271",
          "PipelineII": "30 ~ 271",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "42",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2503",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2897",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4": {
        "Latency": {
          "LatencyBest": "326",
          "LatencyAvg": "326",
          "LatencyWorst": "326",
          "PipelineII": "326",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.965"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4",
            "TripCount": "324",
            "Latency": "324",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1394",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1439",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Padding": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "165",
          "LatencyWorst": "329",
          "PipelineIIMin": "1",
          "PipelineIIMax": "329",
          "PipelineII": "1 ~ 329",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.993"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1889",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1957",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2": {
        "Latency": {
          "LatencyBest": "2367",
          "LatencyAvg": "2367",
          "LatencyWorst": "2367",
          "PipelineII": "2367",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.222"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_114_1_VITIS_LOOP_117_2",
            "TripCount": "2358",
            "Latency": "2365",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "88",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "3",
          "DSP": "4",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "3230",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3661",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Sliding": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1203",
          "LatencyWorst": "2405",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2405",
          "PipelineII": "1 ~ 2405",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.259"
        },
        "Area": {
          "BRAM_18K": "88",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "3",
          "DSP": "20",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "4653",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "5076",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertInputToArray_Pipeline_VITIS_LOOP_201_1": {
        "Latency": {
          "LatencyBest": "2306",
          "LatencyAvg": "2306",
          "LatencyWorst": "2306",
          "PipelineII": "2306",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.348"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_201_1",
            "TripCount": "2304",
            "Latency": "2304",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "300",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertInputToArray": {
        "Latency": {
          "LatencyBest": "2308",
          "LatencyAvg": "2308",
          "LatencyWorst": "2308",
          "PipelineII": "2308",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.348"
        },
        "Area": {
          "FF": "42",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "520",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7",
            "TripCount": "16",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "867",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "864",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s": {
        "Latency": {
          "LatencyBest": "2315",
          "LatencyAvg": "2315",
          "LatencyWorst": "2315",
          "PipelineII": "2315",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4",
            "TripCount": "2304",
            "Latency": "2313",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1035",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1243",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWeightToStream": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "1192",
          "LatencyWorst": "2353",
          "PipelineIIMin": "30",
          "PipelineIIMax": "2353",
          "PipelineII": "30 ~ 2353",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "34",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2881",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2972",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2": {
        "Latency": {
          "LatencyBest": "2306",
          "LatencyAvg": "2306",
          "LatencyWorst": "2306",
          "PipelineII": "2306",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.862"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_275_1_VITIS_LOOP_278_2",
            "TripCount": "2304",
            "Latency": "2304",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvWeightToArray": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1154",
          "LatencyWorst": "2307",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2307",
          "PipelineII": "1 ~ 2307",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.040"
        },
        "Area": {
          "FF": "77",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "577",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "MMWeightToArray_Pipeline_VITIS_LOOP_295_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.986"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_295_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "33",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "269",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "MMWeightToArray": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "10",
          "LatencyWorst": "19",
          "PipelineIIMin": "1",
          "PipelineIIMax": "19",
          "PipelineII": "1 ~ 19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.986"
        },
        "Area": {
          "FF": "38",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "458",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "MuxWeightStream_Pipeline_VITIS_LOOP_314_1": {
        "Latency": {
          "LatencyBest": "578",
          "LatencyAvg": "578",
          "LatencyWorst": "578",
          "PipelineII": "578",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.377"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_314_1",
            "TripCount": "576",
            "Latency": "576",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "776",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "MuxWeightStream": {
        "Latency": {
          "LatencyBest": "580",
          "LatencyAvg": "580",
          "LatencyWorst": "580",
          "PipelineII": "580",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.377"
        },
        "Area": {
          "FF": "70",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1257",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "PE_Pipeline_VITIS_LOOP_385_5": {
        "Latency": {
          "LatencyBest": "2323",
          "LatencyAvg": "2323",
          "LatencyWorst": "2323",
          "PipelineII": "2323",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_385_5",
            "TripCount": "2310",
            "Latency": "2321",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "118",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "1",
          "FF": "16373",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "16087",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "PE": {
        "Latency": {
          "LatencyBest": "2325",
          "LatencyAvg": "2325",
          "LatencyWorst": "2325",
          "PipelineII": "2325",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Area": {
          "DSP": "118",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "1",
          "FF": "16538",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "16358",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Compute": {
        "Latency": {
          "LatencyBest": "2326",
          "LatencyAvg": "2326",
          "LatencyWorst": "2326",
          "PipelineII": "2326",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Area": {
          "DSP": "1888",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "31",
          "FF": "264660",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "15",
          "LUT": "262664",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "30",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.665"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "185",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1846",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertToOutStream_Pipeline_VITIS_LOOP_570_1": {
        "Latency": {
          "LatencyBest": "2315",
          "LatencyAvg": "2315",
          "LatencyWorst": "2315",
          "PipelineII": "2315",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.047"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_570_1",
            "TripCount": "2304",
            "Latency": "2313",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "18549",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "17290",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvertToOutStream": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "1288",
          "LatencyWorst": "2316",
          "PipelineIIMin": "259",
          "PipelineIIMax": "2316",
          "PipelineII": "259 ~ 2316",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.047"
        },
        "Area": {
          "DSP": "132",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "18864",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "20435",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI": {
        "Latency": {
          "LatencyBest": "2309",
          "LatencyAvg": "2309",
          "LatencyWorst": "2309",
          "PipelineII": "2309",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.705"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4",
            "TripCount": "2304",
            "Latency": "2307",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "22858",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "18349",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvToOutStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1157",
          "LatencyWorst": "2312",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2312",
          "PipelineII": "1 ~ 2312",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.980"
        },
        "Area": {
          "DSP": "62",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "1",
          "FF": "23273",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "20075",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s": {
        "Latency": {
          "LatencyBest": "4101",
          "LatencyAvg": "4101",
          "LatencyWorst": "4101",
          "PipelineII": "4101",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.047"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4",
            "TripCount": "4096",
            "Latency": "4099",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "828",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "6434",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvBias": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2052",
          "LatencyWorst": "4103",
          "PipelineIIMin": "1",
          "PipelineIIMax": "4103",
          "PipelineII": "1 ~ 4103",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.130"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1003",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "10040",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2": {
        "Latency": {
          "LatencyBest": "4115",
          "LatencyAvg": "4115",
          "LatencyWorst": "4115",
          "PipelineII": "4115",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.542"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_688_1_VITIS_LOOP_691_2",
            "TripCount": "4096",
            "Latency": "4113",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "6754",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "6397",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ConvBN": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2059",
          "LatencyWorst": "4116",
          "PipelineIIMin": "1",
          "PipelineIIMax": "4116",
          "PipelineII": "1 ~ 4116",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.980"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "6855",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "9974",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP": {
        "Latency": {
          "LatencyBest": "264",
          "LatencyAvg": "264",
          "LatencyWorst": "264",
          "PipelineII": "264",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7",
            "TripCount": "256",
            "Latency": "262",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "382",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1045",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3": {
        "Latency": {
          "LatencyBest": "4105",
          "LatencyAvg": "4105",
          "LatencyWorst": "4105",
          "PipelineII": "4105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3",
            "TripCount": "4096",
            "Latency": "4103",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "571",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3150",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ResOutput": {
        "Latency": {
          "LatencyBest": "267",
          "LatencyAvg": "2205",
          "LatencyWorst": "4143",
          "PipelineIIMin": "267",
          "PipelineIIMax": "4143",
          "PipelineII": "267 ~ 4143",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "21",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2134",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "6802",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "2374",
          "LatencyAvg": "2374",
          "LatencyWorst": "4204",
          "PipelineIIMin": "2327",
          "PipelineIIMax": "4144",
          "PipelineII": "2327 ~ 4144",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "527",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "19",
          "DSP": "2268",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "38",
          "FF": "422546",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "24",
          "LUT": "416097",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "47",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-10 15:37:36 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
