Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 11 08:18:55 2017
| Host         : DESKTOP-R4VK0U2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ECentralController_timing_summary_routed.rpt -rpx ECentralController_timing_summary_routed.rpx
| Design       : ECentralController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock1s/ck_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clockinput/ck_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clockscan/ck_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.960        0.000                      0                  260        0.215        0.000                      0                  260        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.960        0.000                      0                  260        0.215        0.000                      0                  260        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/ck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.952ns (18.788%)  route 4.115ns (81.212%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.755    10.009    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124    10.133 r  dis/flash_clock/ck_i_1/O
                         net (fo=1, routed)           0.000    10.133    dis/flash_clock/ck_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  dis/flash_clock/ck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.593    14.779    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  dis/flash_clock/ck_reg/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.081    15.092    dis/flash_clock/ck_reg
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.050%)  route 3.518ns (80.950%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.159     9.412    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.593    14.779    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[0]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.582    dis/flash_clock/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.050%)  route 3.518ns (80.950%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.159     9.412    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.593    14.779    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[1]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.582    dis/flash_clock/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.050%)  route 3.518ns (80.950%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.159     9.412    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.593    14.779    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[2]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.582    dis/flash_clock/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.050%)  route 3.518ns (80.950%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.159     9.412    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.593    14.779    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dis/flash_clock/cnt_reg[3]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.582    dis/flash_clock/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.662%)  route 3.218ns (78.337%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.628     4.987    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clockscan/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.505 r  clockscan/cnt_reg[27]/Q
                         net (fo=2, routed)           1.075     6.580    clockscan/cnt_reg[27]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.704 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.806     7.510    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124     7.634 r  clockscan/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.322     7.956    clockscan/cnt[0]_i_4__1_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  clockscan/cnt[0]_i_1__7/O
                         net (fo=33, routed)          1.015     9.095    clockscan/cnt[0]_i_1__7_n_0
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.510    14.696    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[28]/C
                         clock pessimism              0.270    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.406    clockscan/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.662%)  route 3.218ns (78.337%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.628     4.987    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clockscan/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.505 r  clockscan/cnt_reg[27]/Q
                         net (fo=2, routed)           1.075     6.580    clockscan/cnt_reg[27]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.704 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.806     7.510    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124     7.634 r  clockscan/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.322     7.956    clockscan/cnt[0]_i_4__1_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  clockscan/cnt[0]_i_1__7/O
                         net (fo=33, routed)          1.015     9.095    clockscan/cnt[0]_i_1__7_n_0
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.510    14.696    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[29]/C
                         clock pessimism              0.270    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.406    clockscan/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.662%)  route 3.218ns (78.337%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.628     4.987    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clockscan/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.505 r  clockscan/cnt_reg[27]/Q
                         net (fo=2, routed)           1.075     6.580    clockscan/cnt_reg[27]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.704 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.806     7.510    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124     7.634 r  clockscan/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.322     7.956    clockscan/cnt[0]_i_4__1_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  clockscan/cnt[0]_i_1__7/O
                         net (fo=33, routed)          1.015     9.095    clockscan/cnt[0]_i_1__7_n_0
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.510    14.696    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[30]/C
                         clock pessimism              0.270    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.406    clockscan/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.662%)  route 3.218ns (78.337%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.628     4.987    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clockscan/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.505 r  clockscan/cnt_reg[27]/Q
                         net (fo=2, routed)           1.075     6.580    clockscan/cnt_reg[27]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.704 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.806     7.510    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124     7.634 r  clockscan/cnt[0]_i_4__1/O
                         net (fo=1, routed)           0.322     7.956    clockscan/cnt[0]_i_4__1_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  clockscan/cnt[0]_i_1__7/O
                         net (fo=33, routed)          1.015     9.095    clockscan/cnt[0]_i_1__7_n_0
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.510    14.696    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clockscan/cnt_reg[31]/C
                         clock pessimism              0.270    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.406    clockscan/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 dis/flash_clock/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/flash_clock/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.828ns (19.735%)  route 3.368ns (80.265%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.707     5.066    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dis/flash_clock/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.522 r  dis/flash_clock/cnt_reg[11]/Q
                         net (fo=2, routed)           1.258     6.780    dis/flash_clock/cnt_reg[11]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  dis/flash_clock/cnt[0]_i_11/O
                         net (fo=1, routed)           0.462     7.366    dis/flash_clock/cnt[0]_i_11_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  dis/flash_clock/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.640     8.129    dis/flash_clock/cnt[0]_i_3__1_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  dis/flash_clock/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.008     9.261    dis/flash_clock/cnt[0]_i_1__5_n_0
    SLICE_X0Y72          FDRE                                         r  dis/flash_clock/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.591    14.777    dis/flash_clock/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  dis/flash_clock/cnt_reg[4]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.580    dis/flash_clock/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/ck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.567     1.400    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  clock1s/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  clock1s/cnt_reg[25]/Q
                         net (fo=4, routed)           0.162     1.703    clock1s/cnt_reg[25]
    SLICE_X10Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  clock1s/ck_i_1__2/O
                         net (fo=1, routed)           0.000     1.748    clock1s/ck_i_1__2_n_0
    SLICE_X10Y69         FDRE                                         r  clock1s/ck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.836     1.905    clock1s/CLK_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  clock1s/ck_reg/C
                         clock pessimism             -0.491     1.413    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.120     1.533    clock1s/ck_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.571     1.404    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  clock1s/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.654    clock1s/cnt_reg_n_0_[3]
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.762 r  clock1s/cnt_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.762    clock1s/cnt_reg[0]_i_2__2_n_4
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     1.910    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[3]/C
                         clock pessimism             -0.505     1.404    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.105     1.509    clock1s/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clockscan/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.398    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  clockscan/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.562 r  clockscan/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.677    clockscan/cnt_reg_n_0_[6]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.787 r  clockscan/cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.787    clockscan/cnt_reg[4]_i_1__1_n_5
    SLICE_X8Y71          FDRE                                         r  clockscan/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.834     1.903    clockscan/CLK_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  clockscan/cnt_reg[6]/C
                         clock pessimism             -0.504     1.398    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134     1.532    clockscan/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.571     1.404    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  clock1s/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.651    clock1s/cnt_reg_n_0_[4]
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.766 r  clock1s/cnt_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.766    clock1s/cnt_reg[4]_i_1__2_n_7
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     1.910    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[4]/C
                         clock pessimism             -0.505     1.404    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.105     1.509    clock1s/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.571     1.404    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  clock1s/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.655    clock1s/cnt_reg_n_0_[2]
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.766 r  clock1s/cnt_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.766    clock1s/cnt_reg[0]_i_2__2_n_5
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     1.910    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  clock1s/cnt_reg[2]/C
                         clock pessimism             -0.505     1.404    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.105     1.509    clock1s/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.571     1.404    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  clock1s/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.655    clock1s/cnt_reg_n_0_[6]
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.766 r  clock1s/cnt_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.766    clock1s/cnt_reg[4]_i_1__2_n_5
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     1.910    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  clock1s/cnt_reg[6]/C
                         clock pessimism             -0.505     1.404    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.105     1.509    clock1s/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.571     1.404    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  clock1s/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  clock1s/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.663    clock1s/cnt_reg[11]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.771 r  clock1s/cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.771    clock1s/cnt_reg[8]_i_1__2_n_4
    SLICE_X11Y65         FDRE                                         r  clock1s/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.840     1.909    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  clock1s/cnt_reg[11]/C
                         clock pessimism             -0.504     1.404    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.105     1.509    clock1s/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.568     1.401    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  clock1s/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  clock1s/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.660    clock1s/cnt_reg[23]
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.768 r  clock1s/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.768    clock1s/cnt_reg[20]_i_1__2_n_4
    SLICE_X11Y68         FDRE                                         r  clock1s/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.837     1.906    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  clock1s/cnt_reg[23]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.105     1.506    clock1s/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.566     1.399    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  clock1s/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  clock1s/cnt_reg[31]/Q
                         net (fo=2, routed)           0.117     1.658    clock1s/cnt_reg[31]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.766 r  clock1s/cnt_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.766    clock1s/cnt_reg[28]_i_1__2_n_4
    SLICE_X11Y70         FDRE                                         r  clock1s/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.835     1.904    clock1s/CLK_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  clock1s/cnt_reg[31]/C
                         clock pessimism             -0.504     1.399    
    SLICE_X11Y70         FDRE (Hold_fdre_C_D)         0.105     1.504    clock1s/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockscan/ck_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/ck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.398    clockscan/CLK_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  clockscan/ck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  clockscan/ck_reg/Q
                         net (fo=4, routed)           0.168     1.708    clockscan/CLK
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.753 r  clockscan/ck_i_1__1/O
                         net (fo=1, routed)           0.000     1.753    clockscan/ck_i_1__1_n_0
    SLICE_X9Y72          FDRE                                         r  clockscan/ck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.833     1.902    clockscan/CLK_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  clockscan/ck_reg/C
                         clock pessimism             -0.503     1.398    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.091     1.489    clockscan/ck_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y69    clock1s/ck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63    clock1s/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    clock1s/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    clock1s/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66    clock1s/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66    clock1s/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66    clock1s/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66    clock1s/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67    clock1s/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clockinput/ck_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clockinput/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clockinput/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clockinput/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clockinput/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    clockinput/cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    clockinput/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    clockinput/cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    clockinput/cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clockinput/cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    clock1s/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    clock1s/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    clock1s/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    clock1s/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     clockscan/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     clockscan/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     clockscan/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     clockscan/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     clockscan/cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     clockscan/cnt_reg[25]/C



