Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 26 15:05:50 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab7_TrafficLight_control_sets_placed.rpt
| Design       : Lab7_TrafficLight
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+-----------------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+-----------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                           | pwm0/pwm_out_reg_0                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | oneSecondTick_reg_n_0     | redBTNC/oneSecondTick_reg         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | redBTNC/oneSecondTick_reg | dbBTNC/oneSecondTick_reg_1        |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                           | trafficLightPrescaler[26]_i_1_n_0 |                7 |             26 |
|  CLK100MHZ_IBUF_BUFG |                           |                                   |               20 |             70 |
+----------------------+---------------------------+-----------------------------------+------------------+----------------+


