Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 11:01:31 -0000
Received: from icoremail.net (unknown [209.85.214.181])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH3oJOPVbajfHAQ--.57525S3;
	Wed, 21 Nov 2018 18:48:41 +0800 (CST)
Received: from mail-pl1-f181.google.com (unknown [209.85.214.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnDEgHOPVbq_ViAA--.13318S3;
	Wed, 21 Nov 2018 18:48:39 +0800 (CST)
Received: by mail-pl1-f181.google.com with SMTP id y6-v6so4996915plt.3
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 02:48:39 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:from:to:cc:subject:date:message-id:in-reply-to
         :references:sender:precedence:list-id;
        bh=0ohpieDW44CLj/hRkxy6G8muWP3ogYD8OgmM0MOPL0Y=;
        b=abZIYL2/kCrVlvvHZG9fjq0zzeCSZNKz1xrnQnSdejd1daZrWsLsnSnANlK9lESCn1
         mgbPoZ2r95B+cv8vSUs5T/DOkdnLihgedsLbWOQiuNl6i9J2p7RMYd444OpttgSzFDNg
         uUkRl2/pnZmzrqt+DZl2OPyFI2P0lcxlvLJ75DCF7ltjosCUy+SbIW63s8OPn7da+rzG
         gpPIi34fGfy/wmk1KN7g17ueMGB2nOISS/2frT5C/DdhYxMKFLWT4P1QkLulGhHLmJWB
         zljYDIiCXDpKg/4kV3nEw+0jHbQuR5P5W99fOTNJ62S0c1F9WLsbfXXqN/BEZIBJYVal
         72RA==
X-Gm-Message-State: AA+aEWbHHFjxR54fhdb9zT4iZ88DCrk17ZC2qNc3FzCGDzPEtbyGgCy6
	RA0ngZ48C0e+tTYNWjMZyiWr/5c271lLCsA5XyNcW862o/P18Kg=
X-Received: by 2002:a63:bc02:: with SMTP id q2mr5536250pge.116.1542797319368;
        Wed, 21 Nov 2018 02:48:39 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1779283pju;
        Wed, 21 Nov 2018 02:48:38 -0800 (PST)
X-Google-Smtp-Source: AJdET5fM/vKa8C+2qSvEKxg5HxIqlli/nFf2CHstHmUqcoxiKc/v+aXdvSBaPfoVRiy7Kql0UMEa
X-Received: by 2002:a62:3305:: with SMTP id z5mr6374466pfz.112.1542797318413;
        Wed, 21 Nov 2018 02:48:38 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542797318; cv=none;
        d=google.com; s=arc-20160816;
        b=G4QoP/nUqEvMG0ZETb6WClCHn5jZHIPWVW8JNFpop4v9pzHTqHsyURhJyDlxy3XzvP
         3aZv7D+rmd1Ln/16/I/DaBfwcNAXvn1CGmsGFCUJdkXjVKoxl8Bx++P7aNSKRHXc1qOh
         nvzjEQKiL+zX3jWmd6ID4dOSDYkELjRbX6X614oNlI7yJS6re5EgjO2EGmsrqj9prrVo
         ke65AyUl6R8UeEx47PthCc81aI94XQX956WzmtQuym2E8U/yBhAm8ZcLsyfHlB+hX9R/
         PaLgDfmT/MaMEbLGM9V0+/+xxvmSYeUVFvumVFMpJGFKwYqGAJ+n4k9bnxwf59+qDEo4
         tuAg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature;
        bh=0ohpieDW44CLj/hRkxy6G8muWP3ogYD8OgmM0MOPL0Y=;
        b=GZBIyS8yPBMVdvRxFD4ptFXDSIhcjmVvGXk1KhwhDfgqZfjhUzu8xfJNnmYNfPs44x
         DzkYD/gShIaZzd+HQA6f6Ww4uOU0vy1SMOChfniQcLT9P2uTgwnbSUguu2cmQHq+Sgxh
         RRcnd/CvG7ewmyNWG7UxJF29RlR7CW2H7qk1emWWAJACMpfw8aXbpMvvDjemwzoEAt+F
         BvWnZ5PfJpa5q3/qN2r7X/yAW6+ZSWU/7Jatuz5VXQd/eV7h8fFhvUb9ELs+cAIpA7Fp
         LiDwyHVphT6j+8VRtE2eZGtIr1253HQOq74iF/D6f5dJSfFYynEAXndykHETIKjp+qoC
         E81g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b="HYk/ddrG";
       dkim=pass header.i=@codeaurora.org header.s=default header.b="HYk/ddrG";
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 91-v6si40716857ply.335.2018.11.21.02.48.24;
        Wed, 21 Nov 2018 02:48:38 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729426AbeKUVRK (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Wed, 21 Nov 2018 16:17:10 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:47044 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728177AbeKUVRK (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 16:17:10 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id E2FFA60714; Wed, 21 Nov 2018 10:43:15 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542796995;
        bh=NsgXAa0dxFLRHg3Y6VVFuphnldOcWnEpPQeMNvJDsrY=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=HYk/ddrGgDzZZpGT0xPmX32zGmdzDMSXqFFgb/p2UXgQhPqF0+IEwFN+NJ7L0iC5d
         nGjRMK7CS8E9rlzWTD30uZbtpx1+eHM3fpsc+3HAfhpPcuW/lFssQsV3Uvcc5ILcNp
         snlP4FyoP2cymAXP/EUNKOtiIwbWpjZcql4HTzRk=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 448B460541;
        Wed, 21 Nov 2018 10:43:11 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542796995;
        bh=NsgXAa0dxFLRHg3Y6VVFuphnldOcWnEpPQeMNvJDsrY=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=HYk/ddrGgDzZZpGT0xPmX32zGmdzDMSXqFFgb/p2UXgQhPqF0+IEwFN+NJ7L0iC5d
         nGjRMK7CS8E9rlzWTD30uZbtpx1+eHM3fpsc+3HAfhpPcuW/lFssQsV3Uvcc5ILcNp
         snlP4FyoP2cymAXP/EUNKOtiIwbWpjZcql4HTzRk=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 448B460541
From: Taniya Das <tdas@codeaurora.org>
To: "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
        Stephen Boyd <sboyd@kernel.org>
Cc: Rajendra Nayak <rnayak@codeaurora.org>, devicetree@vger.kernel.org,
        robh@kernel.org, skannan@codeaurora.org,
        linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org,
        evgreen@google.com, Taniya Das <tdas@codeaurora.org>
Subject: [PATCH v10 1/2] dt-bindings: cpufreq: Introduce QCOM CPUFREQ Firmware bindings
Date: Wed, 21 Nov 2018 16:12:46 +0530
Message-Id: <1542796967-5949-2-git-send-email-tdas@codeaurora.org>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542796967-5949-1-git-send-email-tdas@codeaurora.org>
References: <1542796967-5949-1-git-send-email-tdas@codeaurora.org>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnDEgHOPVbq_ViAA--.13318S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAFyUWF4ruFW7ur18KF4fGrg_yoW7Jry7pa
	sFya9xtFySgryqg3ZxZF409F4rCrWDuFWUCwnxZFyjyFyDGFZ0qw15KF15CF95Wrs7XFs7
	tFZrt34fCr17CaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBYb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JrI_
	JrylYx0Ex4A2jsIE14v26F4j6r4UJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2xSY4AK6IIF6r4DMxkI7II2jI8v
	z4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14
	v26r4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF0xvEx4A2jsIEc7CjxVAFwI0_
	Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMx
	C20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAF
	wI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4
	v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IUexHUDUUUUU==

Add QCOM cpufreq firmware device bindings for Qualcomm Technology Inc's
SoCs. This is required for managing the cpu frequency transitions which are
controlled by the hardware engine.

Signed-off-by: Taniya Das <tdas@codeaurora.org>
---
 .../bindings/cpufreq/cpufreq-qcom-hw.txt           | 172 +++++++++++++++++++++
 1 file changed, 172 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt

diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
new file mode 100644
index 0000000..90e396b
--- /dev/null
+++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
@@ -0,0 +1,172 @@
+Qualcomm Technologies, Inc. CPUFREQ Bindings
+
+CPUFREQ HW is a hardware engine used by some Qualcomm Technologies, Inc. (QTI)
+SoCs to manage frequency in hardware. It is capable of controlling frequency
+for multiple clusters.
+
+Properties:
+- compatible
+	Usage:		required
+	Value type:	<string>
+	Definition:	must be "qcom,cpufreq-hw".
+
+- clocks
+	Usage:		required
+	Value type:	<phandle> From common clock binding.
+	Definition:	clock handle for XO clock and GPLL0 clock.
+
+- clock-names
+	Usage:		required
+	Value type:	<string> From common clock binding.
+	Definition:	must be "xo", "cpu_clk".
+
+- reg
+	Usage:		required
+	Value type:	<prop-encoded-array>
+	Definition:	Addresses and sizes for the memory of the HW bases in
+			each frequency domain.
+- reg-names
+	Usage:		Optional
+	Value type:	<string>
+	Definition:	Frequency domain name i.e.
+			"freq-domain0", "freq-domain1".
+
+- freq-domain-cells:
+	Usage:		required.
+	Definition:	Number of cells in a freqency domain specifier.
+
+* Property qcom,freq-domain
+Devices supporting freq-domain must set their "qcom,freq-domain" property with
+phandle to a cpufreq_hw followed by the Domain ID(0/1) in the CPU DT node.
+
+
+Example:
+
+Example 1: Dual-cluster, Quad-core per cluster. CPUs within a cluster switch
+DCVS state together.
+
+/ {
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		CPU0: cpu@0 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			next-level-cache = <&L2_0>;
+			qcom,freq-domain = <&cpufreq_hw 0>;
+			L2_0: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+				L3_0: l3-cache {
+				      compatible = "cache";
+				};
+			};
+		};
+
+		CPU1: cpu@100 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			next-level-cache = <&L2_100>;
+			qcom,freq-domain = <&cpufreq_hw 0>;
+			L2_100: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU2: cpu@200 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			next-level-cache = <&L2_200>;
+			qcom,freq-domain = <&cpufreq_hw 0>;
+			L2_200: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU3: cpu@300 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			next-level-cache = <&L2_300>;
+			qcom,freq-domain = <&cpufreq_hw 0>;
+			L2_300: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU4: cpu@400 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x400>;
+			enable-method = "psci";
+			next-level-cache = <&L2_400>;
+			qcom,freq-domain = <&cpufreq_hw 1>;
+			L2_400: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU5: cpu@500 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x500>;
+			enable-method = "psci";
+			next-level-cache = <&L2_500>;
+			qcom,freq-domain = <&cpufreq_hw 1>;
+			L2_500: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU6: cpu@600 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x600>;
+			enable-method = "psci";
+			next-level-cache = <&L2_600>;
+			qcom,freq-domain = <&cpufreq_hw 1>;
+			L2_600: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+
+		CPU7: cpu@700 {
+			device_type = "cpu";
+			compatible = "qcom,kryo385";
+			reg = <0x0 0x700>;
+			enable-method = "psci";
+			next-level-cache = <&L2_700>;
+			qcom,freq-domain = <&cpufreq_hw 1>;
+			L2_700: l2-cache {
+				compatible = "cache";
+				next-level-cache = <&L3_0>;
+			};
+		};
+	};
+
+ soc {
+	cpufreq_hw: cpufreq@17d43000 {
+		compatible = "qcom,cpufreq-hw";
+		reg = <0x17d43000 0x1400>, <0x17d45800 0x1400>;
+		reg-names = "freq-domain0", "freq-domain1";
+
+		clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
+		clock-names = "xo", "gcc_cpuss_gpll0_clk_src";
+
+		#freq-domain-cells = <1>;
+	};
+}
--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the  Linux Foundation.
