

================================================================
== Synthesis Summary Report of 'lab7_z4'
================================================================
+ General Information: 
    * Date:           Sat Dec  2 15:42:36 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab7_z4
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |  Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |           |     |
    |  & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |    LUT    | URAM|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |+ lab7_z4  |     -|  0.39|      641|  6.410e+03|         -|      642|     -|        no|     -|  55 (22%)|  1151 (~0%)|  259 (~0%)|    -|
    | o Mult    |     -|  9.00|      640|  6.400e+03|         5|        -|   128|        no|     -|         -|           -|          -|    -|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 7        |
| a_d0       | 256      |
| b_address0 | 7        |
| b_q0       | 256      |
| c_address0 | 7        |
| c_q0       | 256      |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | out       | ap_int<256>* |
| b        | in        | ap_int<256>* |
| c        | in        | ap_int<256>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_we0        | port    |          |
| a        | a_d0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+----------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------+-----+--------+----------+-----+--------+---------+
| + lab7_z4                  | 55  |        |          |     |        |         |
|   add_ln8_fu_103_p2        | -   |        | add_ln8  | add | fabric | 0       |
|   mul_256s_256s_256_2_1_U1 | 55  |        | mul_ln70 | mul | auto   | 1       |
+----------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------+
| Type     | Options | Location             |
+----------+---------+----------------------+
| pipeline | off     | DIRECTIVE in lab7_z4 |
+----------+---------+----------------------+


