INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/ALU.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/MCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCycle
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/MCycle.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module shiftByNPowerOf2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 4/Lab 4 Template/test_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Wrapper
