Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto bef8174786a744dcb0d7f7401f7d777d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_top_behav xil_defaultlib.tb_cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.address_mux
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.tb_cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_top_behav
