(pcb /home/showard/scimpy/scimpy/boards/crossover/crossover.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5+dfsg1-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 110737 -68231 183599 -103065)
    )
    (via "Via[0-1]_685.8:330.2_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D6_P5
      (place C11 130810 -78660 front 90 (PN 100n))
      (place C10 136144 -78740 front 90 (PN 100n))
      (place C1 127000 -97282 front 90 (PN 100n))
      (place C2 138176 -92282 front 270 (PN 100n))
      (place C4 160782 -92202 front 270 (PN 100n))
      (place C6 147066 -92202 front 270 (PN 100n))
      (place C9 155956 -78914 front 90 (PN 100n))
      (place C3 155448 -92202 front 270 (PN 100n))
      (place C8 164084 -73914 front 270 (PN 100n))
      (place C12 141732 -78914 front 90 (PN 100n))
    )
    (component scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R4 164846 -92202 front 270 (PN R))
      (place R5 151130 -92202 front 270 (PN R))
      (place R6 160020 -73914 front 270 (PN R))
      (place R7 151892 -73660 front 270 (PN R))
      (place R8 146812 -71120 front 0 (PN R))
      (place R9 126746 -78740 front 90 (PN R))
      (place R10 145796 -78994 front 90 (PN R))
      (place R1 131064 -97282 front 90 (PN R))
      (place R2 134112 -97282 front 90 (PN R))
      (place R3 138938 -100076 front 180 (PN R))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U1 135128 -89408 front 90 (PN TL074))
    )
    (component Pin_Headers:Pin_Header_Angled_1x07
      (place P2 121666 -93980 front 180 (PN CONN_01X07))
    )
    (component Socket_Strips:Socket_Strip_Angled_1x07
      (place P1 172720 -93726 front 90 (PN CONN_01X07))
    )
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C5 142494 -94742 front 90 (PN 100n))
      (place C7 148844 -78994 front 90 (PN 100n))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D6_P5
      (outline (path signal 50  -950 2500  5950 2500))
      (outline (path signal 50  5950 2500  5950 -2500))
      (outline (path signal 50  5950 -2500  -950 -2500))
      (outline (path signal 50  -950 -2500  -950 2500))
      (outline (path signal 150  -500 2250  5500 2250))
      (outline (path signal 150  5500 -2250  -500 -2250))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 5000 0)
    )
    (image scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  680 860  4400 860))
      (outline (path signal 120  680 -860  4400 -860))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  6050 -1150))
      (outline (path signal 50  6050 -1150  6050 1150))
      (outline (path signal 50  6050 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -17700))
      (outline (path signal 50  8650 2450  8650 -17700))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -17700  8650 -17700))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -17535  7485 -16265))
      (outline (path signal 150  135 -17535  135 -16265))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -17535  7485 -17535))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x07
      (outline (path signal 50  -1500 1750  -1500 -17000))
      (outline (path signal 50  10650 1750  10650 -17000))
      (outline (path signal 50  -1500 1750  10650 1750))
      (outline (path signal 50  -1500 -17000  10650 -17000))
      (outline (path signal 150  -1300 1550  -1300 0))
      (outline (path signal 150  0 1550  -1300 1550))
      (outline (path signal 150  4191 127  10033 127))
      (outline (path signal 150  10033 127  10033 -127))
      (outline (path signal 150  10033 -127  4191 -127))
      (outline (path signal 150  4191 -127  4191 0))
      (outline (path signal 150  4191 0  10033 0))
      (outline (path signal 150  1524 254  1143 254))
      (outline (path signal 150  1524 -254  1143 -254))
      (outline (path signal 150  1524 -2286  1143 -2286))
      (outline (path signal 150  1524 -2794  1143 -2794))
      (outline (path signal 150  1524 -4826  1143 -4826))
      (outline (path signal 150  1524 -5334  1143 -5334))
      (outline (path signal 150  1524 -7366  1143 -7366))
      (outline (path signal 150  1524 -7874  1143 -7874))
      (outline (path signal 150  1524 -15494  1143 -15494))
      (outline (path signal 150  1524 -14986  1143 -14986))
      (outline (path signal 150  1524 -12954  1143 -12954))
      (outline (path signal 150  1524 -12446  1143 -12446))
      (outline (path signal 150  1524 -10414  1143 -10414))
      (outline (path signal 150  1524 -9906  1143 -9906))
      (outline (path signal 150  4064 -1270  4064 1270))
      (outline (path signal 150  10160 -254  4064 -254))
      (outline (path signal 150  10160 254  10160 -254))
      (outline (path signal 150  4064 254  10160 254))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 1270  1524 -1270))
      (outline (path signal 150  1524 1270  4064 1270))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  1524 -3810  1524 -6350))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  4064 -4826  10160 -4826))
      (outline (path signal 150  10160 -4826  10160 -5334))
      (outline (path signal 150  10160 -5334  4064 -5334))
      (outline (path signal 150  4064 -6350  4064 -3810))
      (outline (path signal 150  4064 -3810  4064 -1270))
      (outline (path signal 150  10160 -2794  4064 -2794))
      (outline (path signal 150  10160 -2286  10160 -2794))
      (outline (path signal 150  4064 -2286  10160 -2286))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  1524 -1270  1524 -3810))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  1524 -11430  1524 -13970))
      (outline (path signal 150  1524 -13970  4064 -13970))
      (outline (path signal 150  4064 -12446  10160 -12446))
      (outline (path signal 150  10160 -12446  10160 -12954))
      (outline (path signal 150  10160 -12954  4064 -12954))
      (outline (path signal 150  4064 -13970  4064 -11430))
      (outline (path signal 150  4064 -16510  4064 -13970))
      (outline (path signal 150  10160 -15494  4064 -15494))
      (outline (path signal 150  10160 -14986  10160 -15494))
      (outline (path signal 150  4064 -14986  10160 -14986))
      (outline (path signal 150  1524 -16510  4064 -16510))
      (outline (path signal 150  1524 -13970  1524 -16510))
      (outline (path signal 150  1524 -13970  4064 -13970))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  1524 -8890  1524 -11430))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  4064 -9906  10160 -9906))
      (outline (path signal 150  10160 -9906  10160 -10414))
      (outline (path signal 150  10160 -10414  4064 -10414))
      (outline (path signal 150  4064 -11430  4064 -8890))
      (outline (path signal 150  4064 -8890  4064 -6350))
      (outline (path signal 150  10160 -7874  4064 -7874))
      (outline (path signal 150  10160 -7366  10160 -7874))
      (outline (path signal 150  4064 -7366  10160 -7366))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  1524 -6350  1524 -8890))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
    )
    (image Socket_Strips:Socket_Strip_Angled_1x07
      (outline (path signal 50  -1750 1500  -1750 -10600))
      (outline (path signal 50  17000 1500  17000 -10600))
      (outline (path signal 50  -1750 1500  17000 1500))
      (outline (path signal 50  -1750 -10600  17000 -10600))
      (outline (path signal 150  13970 -1270  16510 -1270))
      (outline (path signal 150  13970 -10100  16510 -10100))
      (outline (path signal 150  16510 -10100  16510 -1270))
      (outline (path signal 150  13970 -10100  13970 -1270))
      (outline (path signal 150  11430 -10100  13970 -10100))
      (outline (path signal 150  11430 -1270  13970 -1270))
      (outline (path signal 150  8890 -1270  11430 -1270))
      (outline (path signal 150  8890 -10100  11430 -10100))
      (outline (path signal 150  11430 -10100  11430 -1270))
      (outline (path signal 150  8890 -10100  8890 -1270))
      (outline (path signal 150  6350 -10100  8890 -10100))
      (outline (path signal 150  6350 -1270  8890 -1270))
      (outline (path signal 150  3810 -1270  6350 -1270))
      (outline (path signal 150  3810 -10100  6350 -10100))
      (outline (path signal 150  6350 -10100  6350 -1270))
      (outline (path signal 150  3810 -10100  3810 -1270))
      (outline (path signal 150  1270 -10100  3810 -10100))
      (outline (path signal 150  1270 -1270  1270 -10100))
      (outline (path signal 150  1270 -1270  3810 -1270))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (outline (path signal 150  0 1400  -1550 1400))
      (outline (path signal 150  -1550 1400  -1550 0))
      (outline (path signal 150  -1270 -1270  -1270 -10100))
      (outline (path signal 150  -1270 -10100  1270 -10100))
      (outline (path signal 150  1270 -10100  1270 -1270))
      (pin Rect[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x2032_um
      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x2032_um
      (shape (rect F.Cu -863.6 -1016 863.6 1016))
      (shape (rect B.Cu -863.6 -1016 863.6 1016))
      (attach off)
    )
    (padstack "Via[0-1]_685.8:330.2_um"
      (shape (circle F.Cu 685.8))
      (shape (circle B.Cu 685.8))
      (attach off)
    )
  )
  (network
    (net GND
      (pins R8-1 C6-2 R3-1 P2-2 P1-2 C5-1 C7-2 C12-2)
    )
    (net "Net-(C10-Pad2)"
      (pins C11-2 C10-2 R9-2 R10-2)
    )
    (net "Net-(C12-Pad1)"
      (pins R10-1 U1-12 C12-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C11-1 C10-1 U1-13 U1-14 P1-4)
    )
    (net "Net-(C1-Pad1)"
      (pins R1-1 C1-1 C2-2)
    )
    (net "Net-(C6-Pad1)"
      (pins R5-1 C6-1 U1-5)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 R8-2)
    )
    (net /right_tweeter_ph
      (pins C1-2 P2-7)
    )
    (net /right_woofer_in
      (pins R4-1 P2-6)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R2-2 U1-3)
    )
    (net "Net-(C3-Pad1)"
      (pins C4-1 U1-6 U1-7 P1-6 C3-1)
    )
    (net "Net-(C3-Pad2)"
      (pins R4-2 R5-2 C4-2 C3-2)
    )
    (net +15V
      (pins U1-4 P2-1 P1-1 C5-2)
    )
    (net -15V
      (pins U1-11 P2-3 P1-3 C7-1)
    )
    (net "Net-(C8-Pad1)"
      (pins R6-1 C9-2 C8-1)
    )
    (net /left_tweeter_ph
      (pins P2-5 C8-2)
    )
    (net "Net-(C9-Pad1)"
      (pins R7-2 C9-1 U1-10)
    )
    (net "Net-(P1-Pad5)"
      (pins R6-2 U1-8 U1-9 P1-5)
    )
    (net "Net-(P1-Pad7)"
      (pins R1-2 U1-1 U1-2 P1-7)
    )
    (net /left_woofer_in
      (pins R9-1 P2-4)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 R3-2)
    )
    (class kicad_default "" /left_tweeter_ph /left_woofer_in /right_tweeter_ph
      /right_woofer_in "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C10-Pad1)" "Net-(C10-Pad2)"
      "Net-(C11-Pad1)" "Net-(C11-Pad2)" "Net-(C12-Pad1)" "Net-(C13-Pad1)"
      "Net-(C13-Pad2)" "Net-(C16-Pad1)" "Net-(C16-Pad2)" "Net-(C18-Pad1)"
      "Net-(C19-Pad1)" "Net-(C2-Pad1)" "Net-(C21-Pad1)" "Net-(C22-Pad1)" "Net-(C23-Pad1)"
      "Net-(C23-Pad2)" "Net-(C24-Pad1)" "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C4-Pad1)"
      "Net-(C4-Pad2)" "Net-(C6-Pad1)" "Net-(C7-Pad1)" "Net-(C8-Pad1)" "Net-(C9-Pad1)"
      "Net-(P1-Pad5)" "Net-(P1-Pad7)" "Net-(R10-Pad2)" "Net-(R16-Pad2)" "Net-(R17-Pad1)"
      "Net-(R18-Pad1)" "Net-(R2-Pad1)" "Net-(R6-Pad2)" "Net-(R7-Pad1)"
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class "Audio Out"
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class Power +12V +15V -12V -15V GND
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 1270)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
