// Seed: 3134743720
module module_0 ();
endmodule
module module_1 #(
    parameter id_11 = 32'd40
) (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output logic id_7,
    output uwire id_8,
    input tri id_9,
    output wand id_10,
    input wire _id_11
);
  wire id_13;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
  assign id_7 = -1 === -1;
  wire [1 : id_11] id_14;
  assign id_2 = id_3;
  always_ff id_7 <= 1;
endmodule
