--- verilog_synth
+++ uhdm_synth
@@ -1,100 +1,73 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
+(* dynports =  1  *)
+(* src = "dut.sv:46.5-46.41" *)
 (* hdlname = "Example" *)
-(* src = "dut.sv:1.1-37.10" *)
-module \$paramod\Example\OUTPUT=t24'010000100100000101010010 (outA, outB, outC, outD);
-(* src = "dut.sv:3.24-3.28" *)
+module \$paramod\Example\OUTPUT="BAR" (outA, outB, outC, outD);
+(* src = "dut.sv:1.16-1.20" *)
 output [23:0] outA;
 wire [23:0] outA;
-(* src = "dut.sv:4.24-4.28" *)
+(* src = "dut.sv:1.22-1.26" *)
 output [23:0] outB;
 wire [23:0] outB;
-(* src = "dut.sv:5.16-5.20" *)
+(* src = "dut.sv:1.28-1.32" *)
 output outC;
 wire outC;
-(* src = "dut.sv:5.22-5.26" *)
+(* src = "dut.sv:1.34-1.38" *)
 output outD;
 wire outD;
-(* src = "dut.sv:30.13-30.14" *)
-wire [31:0] j;
-assign j = 32'd65;
 assign outA = 24'h424152;
 assign outB = 24'h000000;
 assign outC = 1'h0;
 assign outD = 1'h1;
 endmodule
+(* dynports =  1  *)
+(* src = "dut.sv:47.5-47.41" *)
 (* hdlname = "Example" *)
-(* src = "dut.sv:1.1-37.10" *)
-module \$paramod\Example\OUTPUT=t24'010000100100000101011010 (outA, outB, outC, outD);
-(* src = "dut.sv:3.24-3.28" *)
+module \$paramod\Example\OUTPUT="BAZ" (outA, outB, outC, outD);
+(* src = "dut.sv:1.16-1.20" *)
 output [23:0] outA;
 wire [23:0] outA;
-(* src = "dut.sv:4.24-4.28" *)
+(* src = "dut.sv:1.22-1.26" *)
 output [23:0] outB;
 wire [23:0] outB;
-(* src = "dut.sv:5.16-5.20" *)
+(* src = "dut.sv:1.28-1.32" *)
 output outC;
 wire outC;
-(* src = "dut.sv:5.22-5.26" *)
+(* src = "dut.sv:1.34-1.38" *)
 output outD;
 wire outD;
-(* src = "dut.sv:30.13-30.14" *)
-wire [31:0] j;
-assign j = 32'd65;
 assign outA = 24'h000000;
 assign outB = 24'h004849;
 assign outC = 1'h0;
 assign outD = 1'h1;
 endmodule
+(* dynports =  1  *)
+(* src = "dut.sv:44.5-44.41" *)
 (* hdlname = "Example" *)
-(* src = "dut.sv:1.1-37.10" *)
-module \$paramod\Example\OUTPUT=t24'010001100100111101001111 (outA, outB, outC, outD);
-(* src = "dut.sv:3.24-3.28" *)
+module \$paramod\Example\OUTPUT="FOO" (outA, outB, outC, outD);
+(* src = "dut.sv:1.16-1.20" *)
 output [23:0] outA;
 wire [23:0] outA;
-(* src = "dut.sv:4.24-4.28" *)
+(* src = "dut.sv:1.22-1.26" *)
 output [23:0] outB;
 wire [23:0] outB;
-(* src = "dut.sv:5.16-5.20" *)
+(* src = "dut.sv:1.28-1.32" *)
 output outC;
 wire outC;
-(* src = "dut.sv:5.22-5.26" *)
+(* src = "dut.sv:1.34-1.38" *)
 output outD;
 wire outD;
-(* src = "dut.sv:30.13-30.14" *)
-wire [31:0] j;
-assign j = 32'd79;
 assign outA = 24'h000000;
 assign outB = 24'h464f4f;
 assign outC = 1'h1;
 assign outD = 1'h0;
 endmodule
-(* src = "dut.sv:1.1-37.10" *)
-module Example(outA, outB, outC, outD);
-(* src = "dut.sv:3.24-3.28" *)
-output [23:0] outA;
-wire [23:0] outA;
-(* src = "dut.sv:4.24-4.28" *)
-output [23:0] outB;
-wire [23:0] outB;
-(* src = "dut.sv:5.16-5.20" *)
-output outC;
-wire outC;
-(* src = "dut.sv:5.22-5.26" *)
-output outD;
-wire outD;
-(* src = "dut.sv:30.13-30.14" *)
-wire [31:0] j;
-assign j = 32'd79;
-assign outA = 24'h000000;
-assign outB = 24'h464f4f;
-assign outC = 1'h0;
-assign outD = 1'h0;
-endmodule
 (* keep =  1  *)
-(* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:39.1-86.10" *)
+(* top =  1  *)
 module top(out);
-(* src = "dut.sv:49.37-49.40" *)
+(* src = "dut.sv:39.12-39.15" *)
 output [195:0] out;
 wire [195:0] out;
 (* src = "dut.sv:66.16-66.23" *)
@@ -1265,7 +1238,7 @@
 .A(d2),
 .Y(_011_)
 );
-(* src = "dut.sv:66.9-66.24" *)
+(* src = "dut.sv:66.9-66.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
@@ -1280,12 +1253,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:67.9-67.24" *)
+(* src = "dut.sv:67.9-67.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967294),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1295,12 +1268,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:68.9-68.28" *)
+(* src = "dut.sv:68.9-68.29" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967293),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1310,12 +1283,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:69.9-69.24" *)
+(* src = "dut.sv:69.9-69.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967292),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1325,12 +1298,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:70.9-70.28" *)
+(* src = "dut.sv:70.9-70.29" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967291),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1340,12 +1313,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:71.9-71.28" *)
+(* src = "dut.sv:71.9-71.29" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967290),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1355,12 +1328,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:72.9-72.24" *)
+(* src = "dut.sv:72.9-72.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967289),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1370,12 +1343,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:73.9-73.27" *)
+(* src = "dut.sv:73.9-73.28" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967288),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1385,12 +1358,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:74.9-74.24" *)
+(* src = "dut.sv:74.9-74.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967287),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1400,12 +1373,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:75.9-75.24" *)
+(* src = "dut.sv:75.9-75.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967286),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1415,12 +1388,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:76.9-76.24" *)
+(* src = "dut.sv:76.9-76.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967285),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1430,12 +1403,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:77.9-77.24" *)
+(* src = "dut.sv:77.9-77.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967284),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1445,12 +1418,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:78.9-78.24" *)
+(* src = "dut.sv:78.9-78.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967283),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1460,12 +1433,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:79.9-79.24" *)
+(* src = "dut.sv:79.9-79.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967282),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1475,12 +1448,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:80.9-80.24" *)
+(* src = "dut.sv:80.9-80.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967281),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1490,12 +1463,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:81.9-81.24" *)
+(* src = "dut.sv:81.9-81.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967280),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1505,12 +1478,12 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:83.9-83.23" *)
+(* src = "dut.sv:83.9-83.24" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967279),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
@@ -1520,45 +1493,40 @@
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:84.9-84.24" *)
+(* src = "dut.sv:84.9-84.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967278),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
 ) _393_ (
-.A(1'h1),
+.A(1'h0),
 .ARGS(),
 .EN(1'h1),
 .TRG()
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:44.22-44.40" *)
-Example e1 (
+\$paramod\Example\OUTPUT="FOO"  e1 (
 .outA(a1),
 .outB(b1),
 .outC(c1),
 .outD(d1)
 );
-(* src = "dut.sv:45.22-45.40" *)
-\$paramod\Example\OUTPUT=t24'010001100100111101001111  e2 (
+\$paramod\Example\OUTPUT="FOO"  e2 (
 .outA(a2),
 .outB(b2),
 .outC(c2),
 .outD(d2)
 );
-(* src = "dut.sv:46.22-46.40" *)
-\$paramod\Example\OUTPUT=t24'010000100100000101010010  e3 (
+\$paramod\Example\OUTPUT="BAR"  e3 (
 .outA(a3),
 .outB(b3),
 .outC(c3),
 .outD(d3)
 );
-(* src = "dut.sv:47.22-47.40" *)
-\$paramod\Example\OUTPUT=t24'010000100100000101011010  e4 (
+\$paramod\Example\OUTPUT="BAZ"  e4 (
 .outA(a4),
 .outB(b4),
 .outC(c4),
