$date
	Fri Oct 08 17:31:29 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclock01b $end
$var wire 1 ! clock $end
$upscope $end
$scope module testclock01b $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#16
0"
#20
1"
#24
0"
0!
#36
1"
1!
#40
0"
#44
1"
#48
0"
0!
#60
1"
1!
#64
0"
#68
1"
#72
0"
0!
#84
1"
1!
#88
0"
#92
1"
#96
0"
0!
#108
1"
1!
#112
0"
#116
1"
#120
0"
0!
#132
1"
1!
#136
0"
#140
1"
#144
0"
0!
#156
1"
1!
#160
0"
#164
1"
#168
0"
0!
#180
1"
1!
#184
0"
#188
1"
#192
0"
0!
#204
1"
1!
#208
0"
#212
1"
#216
0"
0!
#228
1"
1!
#232
0"
#236
1"
#240
0"
0!
#252
1"
1!
#256
0"
#260
1"
#264
0"
0!
#276
1"
1!
#280
0"
#284
1"
#288
0"
0!
#300
1"
1!
#304
0"
#308
1"
#312
0"
0!
#324
1"
1!
#328
0"
#332
1"
#336
0"
0!
#348
1"
1!
#352
0"
#356
1"
#360
0"
0!
#372
1"
1!
#376
0"
