Running: D:\SSD\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/seb/Documents/GitHub/Calculator/TestTopLevelOriginal_isim_beh.exe -prj C:/Users/seb/Documents/GitHub/Calculator/TestTopLevelOriginal_beh.prj TestTopLevelOriginal 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/UART_transmitter.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/UART_receiver.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/UART_baudRateGenerator.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/uart.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/debouncer.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/character_encoder.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/character-decoder.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/TopLevelOriginal.vhd" into library work
Parsing VHDL file "C:/Users/seb/Documents/GitHub/Calculator/TestTopLevelOriginal.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity UART_baudRateGenerator [\UART_baudRateGenerator(19200,40...]
Compiling architecture behavioral of entity UART_transmitter [uart_transmitter_default]
Compiling architecture behavioral of entity UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity UART [\UART(19200,40000000)\]
Compiling package numeric_std
Compiling architecture behavioral of entity character_decoder [\character_decoder(40000000)\]
Compiling architecture behavioral of entity character_encoder [character_encoder_default]
Compiling architecture behavioral of entity debouncer [\debouncer(4000000)\]
Compiling architecture structural of entity lab2_design_top_original [lab2_design_top_original_default]
Compiling architecture behavior of entity testtopleveloriginal
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/seb/Documents/GitHub/Calculator/TestTopLevelOriginal_isim_beh.exe
Fuse Memory Usage: 36184 KB
Fuse CPU Usage: 468 ms
