{"nodes":[1179, 1180, 1182, 1187, 1190], "links":[{"from":1181, "to":1180}, {"from":1180, "to":1181}, {"from":1184, "to":1183}, {"from":1186, "to":1183}, {"from":1183, "to":1180}, {"from":1188, "to":1184}, {"from":1189, "to":1184}, {"from":1191, "to":1186}, {"from":1192, "to":1186}, {"from":1193, "to":1186}, {"from":1194, "to":1184}, {"from":1195, "to":1184}, {"from":1196, "to":1186}, {"from":1197, "to":1184}, {"from":1198, "to":1186}, {"from":1199, "to":1186}, {"from":1200, "to":1184}, {"from":1201, "to":1184}, {"from":1202, "to":1184}, {"from":1203, "to":1186}, {"from":1204, "to":1184}, {"from":1205, "to":1184}, {"from":1206, "to":1184}, {"from":1207, "to":1186}, {"from":1180, "to":1208}, {"from":1208, "to":1188, "reverse":1}, {"from":1208, "to":1189, "reverse":1}, {"from":1208, "to":1194, "reverse":1}, {"from":1208, "to":1195, "reverse":1}, {"from":1208, "to":1197, "reverse":1}, {"from":1208, "to":1200, "reverse":1}, {"from":1208, "to":1201, "reverse":1}, {"from":1208, "to":1202, "reverse":1}, {"from":1208, "to":1204, "reverse":1}, {"from":1208, "to":1205, "reverse":1}, {"from":1208, "to":1206, "reverse":1}]}
{"name":"0", "id":1179, "details":[{"type":"table", "Board Supports Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0 Width (bits)":"64"}], "type":"memsys", "children":[1181]}
{"name":"0", "id":1181, "details":[{"type":"table", "Data Width":"64", "Address Width":"35", "Latency":"0", "ReadWrite Mode":"Read/Write", "Maximum Burst":"1", "Wait Request":"1", "Start Address":"0x0"}], "type":"bb"}
{"name":"Memory Controller", "id":1180, "parent":"1179", "bw":"0.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}
{"name":"Global Memory Interconnect", "id":1182, "parent":"1179", "type":"bb", "children":[1183, 1186, 1184, 1185]}
{"name":"SHARE", "id":1183, "type":"arb"}
{"name":"Write Interconnect", "id":1186, "details":[{"type":"table", "Name":"0", "Interconnect Style":"ring", "Writes":"8", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}
{"name":"Read Interconnect", "id":1184, "details":[{"type":"table", "Name":"0", "Interconnect Style":"ring", "Reads":"11"}], "type":"bb"}
{"name":"Read Interconnect Router", "id":1185, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[1208]}
{"name":"Bus 0", "id":1208, "type":"memsys"}
{"name":"Global Memory Loads", "id":1187, "parent":"1179", "type":"bb", "children":[1188, 1189, 1194, 1195, 1197, 1200, 1201, 1202, 1204, 1205, 1206]}
{"name":"LD", "id":1188, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"71 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":23}]], "type":"inst"}
{"name":"LD", "id":1189, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"71 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":33}]], "type":"inst"}
{"name":"LD", "id":1194, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"72 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":57}]], "type":"inst"}
{"name":"LD", "id":1195, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"72 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":57}]], "type":"inst"}
{"name":"LD", "id":1197, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"103", "Latency":"73 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":121}]], "type":"inst"}
{"name":"LD", "id":1200, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"73 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "type":"inst"}
{"name":"LD", "id":1201, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"73 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "type":"inst"}
{"name":"LD", "id":1202, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"6", "Latency":"71 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>) #2"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":156}]], "type":"inst"}
{"name":"LD", "id":1204, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"19", "Latency":"72 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":207}]], "type":"inst"}
{"name":"LD", "id":1205, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"72 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":211}]], "type":"inst"}
{"name":"LD", "id":1206, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"17", "Latency":"72 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":211}]], "type":"inst"}
{"name":"Global Memory Stores", "id":1190, "parent":"1179", "type":"bb", "children":[1191, 1192, 1193, 1196, 1198, 1199, 1203, 1207]}
{"name":"ST", "id":1191, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"100", "Latency":"2 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":33}]], "type":"inst"}
{"name":"ST", "id":1192, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"33", "Latency":"25 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":61}]], "type":"inst"}
{"name":"ST", "id":1193, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"58", "Latency":"2 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":63}]], "type":"inst"}
{"name":"ST", "id":1196, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"77", "Latency":"26 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":95}]], "type":"inst"}
{"name":"ST", "id":1198, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"71", "Latency":"26 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":137}]], "type":"inst"}
{"name":"ST", "id":1199, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"97", "Latency":"2 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<2>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":138}]], "type":"inst"}
{"name":"ST", "id":1203, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"6", "Latency":"2 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>) #2"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":158}]], "type":"inst"}
{"name":"ST", "id":1207, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"102", "Latency":"25 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"id<1>)"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":215}]], "type":"inst"}
