%PDF-1.4
1 0 obj
<<
  /Title    (heir)
  /Author   (lemon)
  /Producer (Concept Engineering GmbH)
  /Creator  (Nlview 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35)
  /CreationDate (D:20210527230639)
>>
endobj
2 0 obj
<<
  /Type     /Catalog
  /Pages    3 0 R
  /Outlines 7 0 R
  /PageMode /UseThumbs
  /ViewerPreferences << /DisplayDocTitle true >>
>>
endobj
4 0 obj
<<
  /Type     /Font
  /Subtype  /Type1
  /Name     /F1
  /BaseFont /Helvetica
  /Encoding /MacRomanEncoding
>>
endobj
5 0 obj
<<
  /ExtGState  << /GS 6 0 R >>
  /Font       << /F1 4 0 R >>
  /ColorSpace << /PCS [/Pattern /DeviceRGB] >>
  /Pattern    8 0 R
>>
endobj
6 0 obj
<<
  /Type /ExtGState
  /LC   0
  /LJ   0
  /ML   4.0
>>
endobj
%
% Nlview page 1
% (user space scaling 0.0892754)
%
9 0 obj
<<
  /Type      /Page
  /Parent    3 0 R
  /Resources 5 0 R
  /Contents  10 0 R
  /MediaBox  [0 0 612 792]
  /Rotate    0
>>
endobj
10 0 obj
<<
  /Length 40786
>>
stream
1 0 0 1 0 153.386 cm
1 0 0 1 28.8 28.8 cm
0.0892754 0 0 -0.0892754 0 0 cm
1 0 0 1 0 -4790 cm
0 0 6210 4790 re
W n
/GS gs
1 0 0 1 30 1790 cm
q
1.000 1.000 1.000 rg
-30 -1790 6210 4791 re
f
Q
q
/PCS cs
/Shading11 scn
198 10 m
6062 10 l
6062 10 l
6065 10 l
6068 12 l
6070 15 l
6070 18 l
6070 18 l
6070 1112 l
6070 1112 l
6070 1115 l
6068 1118 l
6065 1120 l
6062 1120 l
6062 1120 l
198 1120 l
198 1120 l
195 1120 l
192 1118 l
190 1115 l
190 1112 l
190 1112 l
190 18 l
190 18 l
190 15 l
192 12 l
195 10 l
h f
Q
4 w
0.067 0.067 0.267 RG
198 10 m
6062 10 l
S
6070 18 m
6070.09 17.3367 6070.09 16.6633 6070 16 c
6069.45 12.134 6065.87 9.44772 6062 10 c
S
6070 18 m
6070 1112 l
S
6062 1120 m
6062.66 1120.09 6063.34 1120.09 6064 1120 c
6067.87 1119.45 6070.55 1115.87 6070 1112 c
S
6062 1120 m
198 1120 l
S
190 1112 m
189.905 1112.66 189.905 1113.34 190 1114 c
190.552 1117.87 194.134 1120.55 198 1120 c
S
190 1112 m
190 18 l
S
198 10 m
197.337 9.90524 196.663 9.90524 196 10 c
192.134 10.5523 189.448 14.134 190 18 c
S
3 w
0.000 0.000 0.000 RG
195 21 m
207 21 l
S
1 w
193 13 16 16 re
S
q
0.067 0.067 0.267 rg
1 0 0 1 3130 1122 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-69.5 -9 Td
(DE1_SoC_QSYS_VGA_1) Tj
ET
Q
0.067 0.067 0.267 RG
180 270 m
190 270 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 268 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 2 Td
(clk) Tj
ET
Q
6080 120 m
6070 120 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 6072 118 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(clk_sdram) Tj
ET
Q
180 850 m
190 850 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 848 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-53 2 Td
(dr_0_input0) Tj
ET
Q
180 890 m
190 890 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 888 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-58 2 Td
(dr_0_kernel0) Tj
ET
Q
180 910 m
190 910 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 908 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-59 2 Td
(dr_0_output0) Tj
ET
Q
180 990 m
190 990 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 988 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-144 2 Td
(hex3_hex0_external_connection) Tj
ET
Q
180 1050 m
190 1050 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 1048 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-144 2 Td
(hex5_hex4_external_connection) Tj
ET
Q
180 1010 m
190 1010 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 1008 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-112 2 Td
(ledr_external_connection) Tj
ET
Q
180 290 m
190 290 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 288 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-22 2 Td
(reset) Tj
ET
Q
180 1030 m
190 1030 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 1028 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-52 2 Td
(sdram_wire) Tj
ET
Q
180 250 m
190 250 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 248 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-16 2 Td
(vga) Tj
ET
Q
180 380 m
190 380 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 378 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-86 2 Td
(video_pll_0_ref_clk) Tj
ET
Q
180 400 m
190 400 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 398 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-96 2 Td
(video_pll_0_ref_reset) Tj
ET
Q
180 330 m
190 330 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 328 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-106 2 Td
(convolution_0_1_input0) Tj
ET
Q
180 40 m
190 40 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 38 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-111 2 Td
(convolution_0_1_kernel0) Tj
ET
Q
180 310 m
190 310 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 308 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-111 2 Td
(convolution_0_1_kernel1) Tj
ET
Q
180 60 m
190 60 l
S
q
0.067 0.067 0.267 rg
1 0 0 1 188 58 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-112 2 Td
(convolution_0_1_output0) Tj
ET
Q
200 270 m
190 270 l
S
6060 120 m
6070 120 l
S
200 850 m
190 850 l
S
200 890 m
190 890 l
S
200 910 m
190 910 l
S
200 990 m
190 990 l
S
200 1050 m
190 1050 l
S
200 1010 m
190 1010 l
S
200 290 m
190 290 l
S
200 1030 m
190 1030 l
S
200 250 m
190 250 l
S
200 380 m
190 380 l
S
200 400 m
190 400 l
S
200 330 m
190 330 l
S
200 40 m
190 40 l
S
200 310 m
190 310 l
S
200 60 m
190 60 l
S
q
0.765 1.000 0.910 rg
5493 220 m
5937 220 l
5937 220 l
5940 220 l
5943 222 l
5945 225 l
5945 228 l
5945 228 l
5945 412 l
5945 412 l
5945 415 l
5943 418 l
5940 420 l
5937 420 l
5937 420 l
5493 420 l
5493 420 l
5490 420 l
5487 418 l
5485 415 l
5485 412 l
5485 412 l
5485 228 l
5485 228 l
5485 225 l
5487 222 l
5490 220 l
h f
Q
0.000 0.000 0.133 RG
5493 220 m
5937 220 l
S
5945 228 m
5945.09 227.337 5945.09 226.663 5945 226 c
5944.45 222.134 5940.87 219.448 5937 220 c
S
5945 228 m
5945 412 l
S
5937 420 m
5937.66 420.095 5938.34 420.095 5939 420 c
5942.87 419.448 5945.55 415.866 5945 412 c
S
5937 420 m
5493 420 l
S
5485 412 m
5484.91 412.663 5484.91 413.337 5485 414 c
5485.55 417.866 5489.13 420.552 5493 420 c
S
5485 412 m
5485 228 l
S
5493 220 m
5492.34 219.905 5491.66 219.905 5491 220 c
5487.13 220.552 5484.45 224.134 5485 228 c
S
3 w
0.000 0.000 0.000 RG
5490 231 m
5502 231 l
S
1 w
5488 223 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5715 422 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-43.5 -9 Td
(convolution_0_1) Tj
ET
Q
0.000 0.000 0.133 RG
5955 310 m
5945 310 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5947 308 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(avmm_1_rw) Tj
ET
Q
5475 250 m
5485 250 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 248 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-35 2 Td
(avs_cra) Tj
ET
Q
5475 270 m
5485 270 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 268 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-23 2 Td
(clock) Tj
ET
Q
5475 290 m
5485 290 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 288 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-27 2 Td
(input0) Tj
ET
Q
5475 310 m
5485 310 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 308 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-11 2 Td
(irq) Tj
ET
Q
5475 330 m
5485 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 328 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(kernel0) Tj
ET
Q
5475 350 m
5485 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 348 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(kernel1) Tj
ET
Q
5475 370 m
5485 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 368 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(output0) Tj
ET
Q
5475 390 m
5485 390 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5483 388 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-22 2 Td
(reset) Tj
ET
Q
5935 310 m
5945 310 l
S
5495 250 m
5485 250 l
S
5495 270 m
5485 270 l
S
5495 290 m
5485 290 l
S
5495 310 m
5485 310 l
S
5495 330 m
5485 330 l
S
5495 350 m
5485 350 l
S
5495 370 m
5485 370 l
S
5495 390 m
5485 390 l
S
q
/PCS cs
/Shading12 scn
918 70 m
3472 70 l
3472 70 l
3475 70 l
3478 72 l
3480 75 l
3480 78 l
3480 78 l
3480 542 l
3480 542 l
3480 545 l
3478 548 l
3475 550 l
3472 550 l
3472 550 l
918 550 l
918 550 l
915 550 l
912 548 l
910 545 l
910 542 l
910 542 l
910 78 l
910 78 l
910 75 l
912 72 l
915 70 l
h f
Q
918 70 m
3472 70 l
S
3480 78 m
3480.09 77.3367 3480.09 76.6633 3480 76 c
3479.45 72.134 3475.87 69.4477 3472 70 c
S
3480 78 m
3480 542 l
S
3472 550 m
3472.66 550.095 3473.34 550.095 3474 550 c
3477.87 549.448 3480.55 545.866 3480 542 c
S
3472 550 m
918 550 l
S
910 542 m
909.905 542.663 909.905 543.337 910 544 c
910.552 547.866 914.134 550.552 918 550 c
S
910 542 m
910 78 l
S
918 70 m
917.337 69.9052 916.663 69.9052 916 70 c
912.134 70.5523 909.448 74.134 910 78 c
S
3 w
0.000 0.000 0.000 RG
915 81 m
927 81 l
S
1 w
913 73 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2195 552 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-53 -9 Td
(VGA_SUBSYSTEM) Tj
ET
Q
0.000 0.000 0.133 RG
900 120 m
910 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 118 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-115 2 Td
(char_buffer_control_slave) Tj
ET
Q
900 140 m
910 140 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 138 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-79 2 Td
(char_buffer_slave) Tj
ET
Q
900 240 m
910 240 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 238 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-110 2 Td
(pixel_dma_control_slave) Tj
ET
Q
3490 360 m
3480 360 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3482 358 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(pixel_dma_master) Tj
ET
Q
900 280 m
910 280 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 278 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-43 2 Td
(rgb_slave) Tj
ET
Q
900 350 m
910 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 348 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(sys_clk) Tj
ET
Q
900 370 m
910 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 368 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-43 2 Td
(sys_reset) Tj
ET
Q
900 520 m
910 520 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 518 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-16 2 Td
(vga) Tj
ET
Q
900 460 m
910 460 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 458 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-34 2 Td
(vga_clk) Tj
ET
Q
900 500 m
910 500 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 498 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-44 2 Td
(vga_reset) Tj
ET
Q
920 120 m
910 120 l
S
920 140 m
910 140 l
S
920 240 m
910 240 l
S
3470 360 m
3480 360 l
S
920 280 m
910 280 l
S
920 350 m
910 350 l
S
920 370 m
910 370 l
S
920 520 m
910 520 l
S
920 460 m
910 460 l
S
920 500 m
910 500 l
S
q
0.765 1.000 0.910 rg
918 780 m
1202 780 l
1202 780 l
1205 780 l
1208 782 l
1210 785 l
1210 788 l
1210 788 l
1210 952 l
1210 952 l
1210 955 l
1208 958 l
1205 960 l
1202 960 l
1202 960 l
918 960 l
918 960 l
915 960 l
912 958 l
910 955 l
910 952 l
910 952 l
910 788 l
910 788 l
910 785 l
912 782 l
915 780 l
h f
Q
918 780 m
1202 780 l
S
1210 788 m
1210.09 787.337 1210.09 786.663 1210 786 c
1209.45 782.134 1205.87 779.448 1202 780 c
S
1210 788 m
1210 952 l
S
1202 960 m
1202.66 960.095 1203.34 960.095 1204 960 c
1207.87 959.448 1210.55 955.866 1210 952 c
S
1202 960 m
918 960 l
S
910 952 m
909.905 952.663 909.905 953.337 910 954 c
910.552 957.866 914.134 960.552 918 960 c
S
910 952 m
910 788 l
S
918 780 m
917.337 779.905 916.663 779.905 916 780 c
912.134 780.552 909.448 784.134 910 788 c
S
3 w
0.000 0.000 0.000 RG
915 791 m
927 791 l
S
1 w
913 783 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 1060 962 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-12 -9 Td
(dr_0) Tj
ET
Q
0.000 0.000 0.133 RG
1220 870 m
1210 870 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1212 868 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(avmm_1_rw) Tj
ET
Q
900 810 m
910 810 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 808 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-35 2 Td
(avs_cra) Tj
ET
Q
900 830 m
910 830 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 828 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-23 2 Td
(clock) Tj
ET
Q
900 850 m
910 850 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 848 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-27 2 Td
(input0) Tj
ET
Q
900 870 m
910 870 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 868 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-11 2 Td
(irq) Tj
ET
Q
900 890 m
910 890 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 888 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(kernel0) Tj
ET
Q
900 910 m
910 910 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 908 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(output0) Tj
ET
Q
900 930 m
910 930 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 908 928 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-22 2 Td
(reset) Tj
ET
Q
1200 870 m
1210 870 l
S
920 810 m
910 810 l
S
920 830 m
910 830 l
S
920 850 m
910 850 l
S
920 870 m
910 870 l
S
920 890 m
910 890 l
S
920 910 m
910 910 l
S
920 930 m
910 930 l
S
q
0.765 1.000 0.910 rg
3948 300 m
4762 300 l
4762 300 l
4765 300 l
4768 302 l
4770 305 l
4770 308 l
4770 308 l
4770 492 l
4770 492 l
4770 495 l
4768 498 l
4765 500 l
4762 500 l
4762 500 l
3948 500 l
3948 500 l
3945 500 l
3942 498 l
3940 495 l
3940 492 l
3940 492 l
3940 308 l
3940 308 l
3940 305 l
3942 302 l
3945 300 l
h f
Q
3948 300 m
4762 300 l
S
4770 308 m
4770.09 307.337 4770.09 306.663 4770 306 c
4769.45 302.134 4765.87 299.448 4762 300 c
S
4770 308 m
4770 492 l
S
4762 500 m
4762.66 500.095 4763.34 500.095 4764 500 c
4767.87 499.448 4770.55 495.866 4770 492 c
S
4762 500 m
3948 500 l
S
3940 492 m
3939.91 492.663 3939.91 493.337 3940 494 c
3940.55 497.866 3944.13 500.552 3948 500 c
S
3940 492 m
3940 308 l
S
3948 300 m
3947.34 299.905 3946.66 299.905 3946 300 c
3942.13 300.552 3939.45 304.134 3940 308 c
S
3 w
0.000 0.000 0.000 RG
3945 311 m
3957 311 l
S
1 w
3943 303 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 4355 502 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-37.5 -9 Td
(nios2_gen2_0) Tj
ET
Q
0.000 0.000 0.133 RG
3930 330 m
3940 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3938 328 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 2 Td
(clk) Tj
ET
Q
3930 370 m
3940 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3938 368 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-22 2 Td
(reset) Tj
ET
Q
4780 410 m
4770 410 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4772 408 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(data_master) Tj
ET
Q
4780 450 m
4770 450 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4772 448 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(instruction_master) Tj
ET
Q
4780 470 m
4770 470 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4772 468 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(irq) Tj
ET
Q
4780 430 m
4770 430 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4772 428 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(debug_reset_request) Tj
ET
Q
3930 430 m
3940 430 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3938 428 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-84 2 Td
(debug_mem_slave) Tj
ET
Q
4780 390 m
4770 390 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4772 388 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(custom_instruction_master) Tj
ET
Q
3950 330 m
3940 330 l
S
3950 370 m
3940 370 l
S
4760 410 m
4770 410 l
S
4760 450 m
4770 450 l
S
4760 470 m
4770 470 l
S
4760 430 m
4770 430 l
S
3950 430 m
3940 430 l
S
4760 390 m
4770 390 l
S
q
0.765 1.000 0.996 rg
280 348 60 78 re
f
Q
280 348 60 78 re
S
3 w
0.000 0.000 0.000 RG
291 353 m
291 365 l
S
285 359 m
297 359 l
S
1 w
283 351 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 310 428 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-30.5 -9 Td
(video_pll_0) Tj
ET
Q
0.000 0.000 0.133 RG
270 380 m
280 380 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 278 379 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-29 2 Td
(ref_clk) Tj
ET
Q
270 400 m
280 400 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 278 399 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-39 2 Td
(ref_reset) Tj
ET
Q
350 400 m
340 400 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 342 399 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(vga_clk) Tj
ET
Q
350 380 m
340 380 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 342 379 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(reset_source) Tj
ET
Q
q
/PCS cs
/Shading13 scn
2090 88 60 118 re
f
Q
2090 88 60 118 re
S
3 w
0.000 0.000 0.000 RG
2101 93 m
2101 105 l
S
2095 99 m
2107 99 l
S
1 w
2093 91 16 16 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2120 208 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-184 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Char_Buf_Subsystem) Tj
ET
Q
0.000 0.000 0.133 RG
2160 140 m
2150 140 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2152 139 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(avalon_char_source) Tj
ET
Q
2080 120 m
2090 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2088 119 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-115 2 Td
(char_buffer_control_slave) Tj
ET
Q
2080 140 m
2090 140 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2088 139 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-79 2 Td
(char_buffer_slave) Tj
ET
Q
2080 160 m
2090 160 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2088 159 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-33 2 Td
(sys_clk) Tj
ET
Q
2080 180 m
2090 180 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2088 179 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-43 2 Td
(sys_reset) Tj
ET
Q
q
/PCS cs
/Shading14 scn
1020 340 130 40 re
f
Q
1020 340 130 40 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 1085 382 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-147.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Sys_Clk) Tj
ET
Q
1010 350 m
1020 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1022 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in) Tj
ET
Q
1010 370 m
1020 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1022 370 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in_reset) Tj
ET
Q
1160 350 m
1150 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1148 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 -3.5 Td
(clk) Tj
ET
Q
1160 370 m
1150 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1148 370 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-40 -3.5 Td
(clk_reset) Tj
ET
Q
q
/PCS cs
/Shading15 scn
2360 270 280 80 re
f
Q
2360 270 280 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2500 352 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-181 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Alpha_Blender) Tj
ET
Q
2350 320 m
2360 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
2350 340 m
2360 340 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 340 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
2350 300 m
2360 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_foreground_sink) Tj
ET
Q
2350 280 m
2360 280 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 280 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_background_sink) Tj
ET
Q
2650 300 m
2640 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2638 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-106 -3.5 Td
(avalon_blended_source) Tj
ET
Q
q
/PCS cs
/Shading16 scn
2360 450 130 40 re
f
Q
2360 450 130 40 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2425 492 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-150.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Clk) Tj
ET
Q
2350 460 m
2360 460 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 460 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in) Tj
ET
Q
2350 480 m
2360 480 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2362 480 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in_reset) Tj
ET
Q
2500 460 m
2490 460 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2488 460 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 -3.5 Td
(clk) Tj
ET
Q
2500 480 m
2490 480 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2488 480 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-40 -3.5 Td
(clk_reset) Tj
ET
Q
q
/PCS cs
/Shading17 scn
3140 430 120 80 re
f
Q
3140 430 120 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 3200 512 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-167.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Controller) Tj
ET
Q
3130 460 m
3140 460 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 460 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
3130 500 m
3140 500 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 500 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
3130 440 m
3140 440 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 440 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_vga_sink) Tj
ET
Q
3130 480 m
3140 480 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 480 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(external_interface) Tj
ET
Q
q
/PCS cs
/Shading18 scn
2760 270 260 100 re
f
Q
2760 270 260 100 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2890 372 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-189.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Dual_Clock_FIFO) Tj
ET
Q
2750 300 m
2760 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2762 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock_stream_in) Tj
ET
Q
2750 340 m
2760 340 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2762 340 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset_stream_in) Tj
ET
Q
2750 320 m
2760 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2762 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock_stream_out) Tj
ET
Q
2750 360 m
2760 360 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2762 360 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset_stream_out) Tj
ET
Q
2750 280 m
2760 280 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2762 280 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_dc_buffer_sink) Tj
ET
Q
3030 320 m
3020 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3018 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-112 -3.5 Td
(avalon_dc_buffer_source) Tj
ET
Q
q
/PCS cs
/Shading19 scn
3140 350 280 60 re
f
Q
3140 350 280 60 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 3280 412 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-171.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_DMA) Tj
ET
Q
3130 380 m
3140 380 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 380 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
3130 400 m
3140 400 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 400 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
3430 360 m
3420 360 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3418 360 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-91 -3.5 Td
(avalon_dma_master) Tj
ET
Q
3130 360 m
3140 360 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3142 360 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_dma_control_slave) Tj
ET
Q
3430 380 m
3420 380 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3418 380 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-91 -3.5 Td
(avalon_pixel_source) Tj
ET
Q
q
/PCS cs
/Shading20 scn
1250 290 260 100 re
f
Q
1250 290 260 100 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 1380 392 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-171.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_FIFO) Tj
ET
Q
1240 320 m
1250 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1252 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock_stream_in) Tj
ET
Q
1240 360 m
1250 360 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1252 360 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset_stream_in) Tj
ET
Q
1240 340 m
1250 340 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1252 340 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock_stream_out) Tj
ET
Q
1240 380 m
1250 380 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1252 380 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset_stream_out) Tj
ET
Q
1240 300 m
1250 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1252 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_dc_buffer_sink) Tj
ET
Q
1520 340 m
1510 340 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1508 340 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-112 -3.5 Td
(avalon_dc_buffer_source) Tj
ET
Q
q
/PCS cs
/Shading21 scn
1630 270 220 80 re
f
Q
1630 270 220 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 1740 352 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-203.5 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_RGB_Resampler) Tj
ET
Q
1620 320 m
1630 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1632 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
1620 340 m
1630 340 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1632 340 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
1620 280 m
1630 280 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1632 280 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_rgb_sink) Tj
ET
Q
1620 300 m
1630 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1632 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_rgb_slave) Tj
ET
Q
1860 300 m
1850 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1848 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-85 -3.5 Td
(avalon_rgb_source) Tj
ET
Q
q
/PCS cs
/Shading22 scn
2090 270 150 60 re
f
Q
2090 270 150 60 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 2165 332 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-175 -9 Td
(DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_Scaler) Tj
ET
Q
2080 300 m
2090 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2092 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
2080 320 m
2090 320 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2092 320 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
2080 280 m
2090 280 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2092 280 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_scaler_sink) Tj
ET
Q
2250 300 m
2240 300 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 2238 300 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-97 -3.5 Td
(avalon_scaler_source) Tj
ET
Q
q
0.765 0.831 1.000 rg
3990 90 130 40 re
f
Q
3990 90 130 40 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 4055 132 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-17.5 -9 Td
(clk_50) Tj
ET
Q
3980 100 m
3990 100 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3992 100 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in) Tj
ET
Q
3980 120 m
3990 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 3992 120 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk_in_reset) Tj
ET
Q
4130 100 m
4120 100 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4118 100 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 -3.5 Td
(clk) Tj
ET
Q
4130 120 m
4120 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4118 120 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-40 -3.5 Td
(clk_reset) Tj
ET
Q
q
/PCS cs
/Shading23 scn
5665 240 100 160 re
f
Q
5665 240 100 160 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5715 402 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-182.5 -9 Td
(DE1_SoC_QSYS_VGA_1.convolution_0_1.convolution_internal_inst) Tj
ET
Q
5655 270 m
5665 270 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 270 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock) Tj
ET
Q
5655 390 m
5665 390 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 390 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5655 310 m
5665 310 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 310 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(irq) Tj
ET
Q
5655 290 m
5665 290 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 290 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(input0) Tj
ET
Q
5655 330 m
5665 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 330 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(kernel0) Tj
ET
Q
5655 350 m
5665 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(kernel1) Tj
ET
Q
5655 370 m
5665 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 370 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(output0) Tj
ET
Q
5775 310 m
5765 310 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5763 310 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-54 -3.5 Td
(avmm_1_rw) Tj
ET
Q
5655 250 m
5665 250 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5667 250 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avs_cra) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 520 60 80 re
f
Q
5140 520 60 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5170 602 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-13.5 -9 Td
(timer) Tj
ET
Q
5130 530 m
5140 530 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 530 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 570 m
5140 570 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 570 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 590 m
5140 590 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 590 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 550 m
5140 550 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 550 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(irq) Tj
ET
Q
q
/PCS cs
/Shading24 scn
1010 800 100 140 re
f
Q
1010 800 100 140 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 1060 942 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-125.5 -9 Td
(DE1_SoC_QSYS_VGA_1.dr_0.dr_internal_inst) Tj
ET
Q
1000 830 m
1010 830 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 830 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clock) Tj
ET
Q
1000 930 m
1010 930 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 930 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
1000 870 m
1010 870 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 870 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(irq) Tj
ET
Q
1000 850 m
1010 850 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 850 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(input0) Tj
ET
Q
1000 890 m
1010 890 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 890 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(kernel0) Tj
ET
Q
1000 910 m
1010 910 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 910 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(output0) Tj
ET
Q
1120 870 m
1110 870 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1108 870 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-54 -3.5 Td
(avmm_1_rw) Tj
ET
Q
1000 810 m
1010 810 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 1012 810 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avs_cra) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 620 130 80 re
f
Q
5140 620 130 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5205 702 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-29.5 -9 Td
(hex3_hex0) Tj
ET
Q
5130 630 m
5140 630 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 630 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 670 m
5140 670 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 670 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 690 m
5140 690 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 690 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 650 m
5140 650 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 650 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(external_connection) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 1020 130 80 re
f
Q
5140 1020 130 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5205 1102 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-29.5 -9 Td
(hex5_hex4) Tj
ET
Q
5130 1030 m
5140 1030 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 1030 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 1070 m
5140 1070 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 1070 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 1090 m
5140 1090 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 1090 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 1050 m
5140 1050 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 1050 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(external_connection) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 720 120 80 re
f
Q
5140 720 120 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5200 802 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-23.5 -9 Td
(jtag_uart) Tj
ET
Q
5130 750 m
5140 750 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 750 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 790 m
5140 790 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 790 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 730 m
5140 730 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 730 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(avalon_jtag_slave) Tj
ET
Q
5130 770 m
5140 770 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 770 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(irq) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 820 130 80 re
f
Q
5140 820 130 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5205 902 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-10 -9 Td
(ledr) Tj
ET
Q
5130 830 m
5140 830 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 830 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 870 m
5140 870 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 870 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 890 m
5140 890 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 890 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 850 m
5140 850 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 850 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(external_connection) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 440 90 60 re
f
Q
5140 440 90 60 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5185 502 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-29.5 -9 Td
(sysid_qsys) Tj
ET
Q
5130 450 m
5140 450 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 450 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 490 m
5140 490 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 490 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 470 m
5140 470 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 470 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(control_slave) Tj
ET
Q
q
/PCS cs
/Shading25 scn
4070 320 90 20 re
f
Q
4070 320 90 20 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 4115 342 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-144 -9 Td
(DE1_SoC_QSYS_VGA_1.nios2_gen2_0.clock_bridge) Tj
ET
Q
4060 330 m
4070 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4072 330 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(in_clk) Tj
ET
Q
4170 330 m
4160 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4158 330 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-32 -3.5 Td
(out_clk) Tj
ET
Q
q
/PCS cs
/Shading26 scn
4490 380 240 100 re
f
Q
4490 380 240 100 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 4610 482 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-120 -9 Td
(DE1_SoC_QSYS_VGA_1.nios2_gen2_0.cpu) Tj
ET
Q
4480 410 m
4490 410 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4492 410 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
4480 450 m
4490 450 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4492 450 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
4740 410 m
4730 410 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4728 410 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-56 -3.5 Td
(data_master) Tj
ET
Q
4740 450 m
4730 450 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4728 450 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-82 -3.5 Td
(instruction_master) Tj
ET
Q
4740 470 m
4730 470 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4728 470 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-11 -3.5 Td
(irq) Tj
ET
Q
4740 430 m
4730 430 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4728 430 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-95 -3.5 Td
(debug_reset_request) Tj
ET
Q
4480 430 m
4490 430 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4492 430 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(debug_mem_slave) Tj
ET
Q
4740 390 m
4730 390 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4728 390 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-119 -3.5 Td
(custom_instruction_master) Tj
ET
Q
q
/PCS cs
/Shading27 scn
4300 340 90 40 re
f
Q
4300 340 90 40 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 4345 382 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-143.5 -9 Td
(DE1_SoC_QSYS_VGA_1.nios2_gen2_0.reset_bridge) Tj
ET
Q
4290 350 m
4300 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4302 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
4290 370 m
4300 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4302 370 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(in_reset) Tj
ET
Q
4400 350 m
4390 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 4388 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-42 -3.5 Td
(out_reset) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 320 60 60 re
f
Q
5140 320 60 60 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5170 382 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-46 -9 Td
(onchip_memory2) Tj
ET
Q
5130 330 m
5140 330 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 330 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk1) Tj
ET
Q
5130 370 m
5140 370 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 370 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 350 m
5140 350 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 350 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset1) Tj
ET
Q
q
0.765 0.831 1.000 rg
5140 90 100 60 re
f
Q
5140 90 100 60 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5190 152 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-6 -9 Td
(pll) Tj
ET
Q
5130 120 m
5140 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 120 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(refclk) Tj
ET
Q
5130 140 m
5140 140 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 140 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5250 100 m
5240 100 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5238 100 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-32 -3.5 Td
(outclk0) Tj
ET
Q
5250 120 m
5240 120 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5238 120 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-32 -3.5 Td
(outclk1) Tj
ET
Q
5130 100 m
5140 100 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 100 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(locked) Tj
ET
Q
q
0.765 1.000 0.910 rg
5140 920 60 80 re
f
Q
5140 920 60 80 re
S
q
0.000 0.000 0.133 rg
1 0 0 1 5170 1002 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-16.5 -9 Td
(sdram) Tj
ET
Q
5130 930 m
5140 930 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 930 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(clk) Tj
ET
Q
5130 950 m
5140 950 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 950 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(reset) Tj
ET
Q
5130 970 m
5140 970 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 970 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(s1) Tj
ET
Q
5130 990 m
5140 990 l
S
q
0.000 0.000 0.133 rg
1 0 0 1 5142 990 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 -3.5 Td
(wire) Tj
ET
Q
0.000 0.000 1.000 RG
3430 360 m
3470 360 l
S
920 370 m
1010 370 l
S
920 460 m
2350 460 l
S
920 500 m
970 500 l
970 540 l
2290 540 l
2290 480 l
2350 480 l
S
920 280 m
1540 280 l
1540 300 l
1620 300 l
S
920 120 m
2080 120 l
S
920 140 m
2080 140 l
S
920 240 m
3090 240 l
3090 360 l
3130 360 l
S
920 350 m
1010 350 l
S
920 520 m
3070 520 l
3070 480 l
3130 480 l
S
5775 310 m
5935 310 l
S
5495 270 m
5655 270 l
S
5495 290 m
5655 290 l
S
5495 310 m
5655 310 l
S
5495 350 m
5655 350 l
S
5495 370 m
5655 370 l
S
5495 250 m
5655 250 l
S
5495 330 m
5655 330 l
S
5495 390 m
5655 390 l
S
1120 870 m
1200 870 l
S
920 810 m
1000 810 l
S
920 830 m
1000 830 l
S
920 890 m
1000 890 l
S
920 910 m
1000 910 l
S
920 850 m
1000 850 l
S
920 870 m
1000 870 l
S
920 930 m
1000 930 l
S
4740 390 m
4760 390 l
S
4740 470 m
4760 470 l
S
4740 410 m
4760 410 l
S
4740 430 m
4760 430 l
S
4740 450 m
4760 450 l
S
3950 430 m
4480 430 l
S
3950 330 m
4060 330 l
S
3950 370 m
4290 370 l
S
5250 120 m
6060 120 l
S
200 270 m
540 270 l
540 580 l
3610 580 l
3610 100 l
3980 100 l
S
200 40 m
3730 40 l
3730 180 l
5410 180 l
5410 330 l
5475 330 l
S
200 310 m
460 310 l
460 660 l
3670 660 l
3670 270 l
5310 270 l
5310 350 l
5475 350 l
S
200 890 m
900 890 l
S
200 910 m
900 910 l
S
200 1050 m
5130 1050 l
S
200 250 m
560 250 l
560 520 l
900 520 l
S
200 380 m
270 380 l
S
200 400 m
270 400 l
S
200 290 m
520 290 l
520 600 l
3630 600 l
3630 120 l
3980 120 l
S
200 330 m
440 330 l
440 680 l
3710 680 l
3710 290 l
5475 290 l
S
200 60 m
3710 60 l
3710 200 l
5330 200 l
5330 370 l
5475 370 l
S
200 850 m
900 850 l
S
200 990 m
4970 990 l
4970 650 l
5130 650 l
S
200 1010 m
5050 1010 l
5050 850 l
5130 850 l
S
200 1030 m
5010 1030 l
5010 990 l
5130 990 l
S
1240 360 m
1220 360 l
1220 440 l
1600 440 l
1600 340 l
1620 340 l
S
1600 400 m
1920 400 l
S
q
0.000 0.000 1.000 rg
1918 318 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1918 398 5 5 re
f
Q
2350 340 m
2310 340 l
2310 400 l
2690 400 l
S
q
0.000 0.000 1.000 rg
2688 398 5 5 re
f
Q
1160 370 m
1220 370 l
S
1220 380 m
1240 380 l
S
q
0.000 0.000 1.000 rg
1218 368 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1218 378 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1598 398 5 5 re
f
Q
2080 180 m
1920 180 l
1920 400 l
2310 400 l
S
q
0.000 0.000 1.000 rg
2308 398 5 5 re
f
Q
2750 340 m
2690 340 l
2690 420 l
3090 420 l
3090 400 l
3130 400 l
S
1920 320 m
2080 320 l
S
2750 360 m
2730 360 l
2730 500 l
3130 500 l
S
2500 480 m
2730 480 l
S
q
0.000 0.000 1.000 rg
2728 478 5 5 re
f
Q
2750 320 m
2670 320 l
2670 460 l
3130 460 l
S
2500 460 m
2670 460 l
S
q
0.000 0.000 1.000 rg
2668 458 5 5 re
f
Q
1240 320 m
1200 320 l
1200 420 l
1580 420 l
1580 320 l
1620 320 l
S
1580 380 m
1900 380 l
S
q
0.000 0.000 1.000 rg
1898 298 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1898 378 5 5 re
f
Q
2350 320 m
2290 320 l
2290 380 l
2710 380 l
S
q
0.000 0.000 1.000 rg
2708 378 5 5 re
f
Q
1200 340 m
1240 340 l
S
1160 350 m
1200 350 l
S
q
0.000 0.000 1.000 rg
1198 338 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1198 348 5 5 re
f
Q
q
0.000 0.000 1.000 rg
1578 378 5 5 re
f
Q
2080 160 m
1900 160 l
1900 380 l
2290 380 l
S
q
0.000 0.000 1.000 rg
2288 378 5 5 re
f
Q
2750 300 m
2710 300 l
2710 400 l
3050 400 l
3050 380 l
3130 380 l
S
1900 300 m
2080 300 l
S
4170 330 m
4230 330 l
4230 410 l
4480 410 l
S
4230 350 m
4290 350 l
S
q
0.000 0.000 1.000 rg
4228 348 5 5 re
f
Q
900 350 m
620 350 l
620 830 l
900 830 l
S
620 620 m
3690 620 l
3690 330 l
3930 330 l
S
3690 530 m
5030 530 l
S
5030 450 m
5130 450 l
S
5030 330 m
5130 330 l
S
q
0.000 0.000 1.000 rg
5028 928 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 828 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 748 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 628 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 528 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 448 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5028 328 5 5 re
f
Q
5250 100 m
5350 100 l
5350 270 l
5475 270 l
S
q
0.000 0.000 1.000 rg
618 618 5 5 re
f
Q
q
0.000 0.000 1.000 rg
3688 528 5 5 re
f
Q
5130 1030 m
5030 1030 l
5030 250 l
5350 250 l
S
q
0.000 0.000 1.000 rg
5348 248 5 5 re
f
Q
5030 930 m
5130 930 l
S
5030 830 m
5130 830 l
S
5030 750 m
5130 750 l
S
5030 630 m
5130 630 l
S
5030 530 m
5130 530 l
S
900 870 m
640 870 l
640 740 l
5010 740 l
S
5010 550 m
5130 550 l
S
4780 470 m
5010 470 l
S
q
0.000 0.000 1.000 rg
5008 738 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5008 548 5 5 re
f
Q
q
0.000 0.000 1.000 rg
5008 468 5 5 re
f
Q
5130 770 m
5010 770 l
5010 410 l
5390 410 l
5390 310 l
5475 310 l
S
[7 2 1 2] 3 d
3 w
0.000 0.467 1.000 RG
900 120 m
600 120 l
600 810 l
900 810 l
S
600 140 m
900 140 l
S
600 240 m
900 240 l
S
600 280 m
900 280 l
S
600 760 m
3650 760 l
S
q
0.000 0.467 1.000 rg
3647 427 7 7 re
f
Q
q
0.000 0.467 1.000 rg
3647 547 7 7 re
f
Q
q
0.000 0.467 1.000 rg
3647 757 7 7 re
f
Q
5130 370 m
4990 370 l
4990 1090 l
5130 1090 l
S
4780 410 m
4990 410 l
S
4990 430 m
5370 430 l
S
q
0.000 0.467 1.000 rg
5367 427 7 7 re
f
Q
q
0.000 0.467 1.000 rg
597 137 7 7 re
f
Q
q
0.000 0.467 1.000 rg
597 237 7 7 re
f
Q
q
0.000 0.467 1.000 rg
597 277 7 7 re
f
Q
q
0.000 0.467 1.000 rg
597 757 7 7 re
f
Q
3490 360 m
3650 360 l
3650 870 l
1220 870 l
S
3650 430 m
3930 430 l
S
3650 550 m
4990 550 l
S
4990 590 m
5130 590 l
S
4990 690 m
5130 690 l
S
4990 730 m
5130 730 l
S
4990 890 m
5130 890 l
S
4990 970 m
5130 970 l
S
q
0.000 0.467 1.000 rg
4987 407 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 427 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 447 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 477 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 547 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 587 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 687 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 727 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 887 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4987 967 7 7 re
f
Q
5475 250 m
5370 250 l
5370 450 l
6040 450 l
6040 310 l
5955 310 l
S
4780 450 m
4990 450 l
S
4990 480 m
5110 480 l
5110 470 l
5130 470 l
S
900 370 m
580 370 l
580 930 l
900 930 l
S
580 640 m
3730 640 l
3730 370 l
3930 370 l
S
3730 570 m
4950 570 l
S
4950 570 m
5130 570 l
S
4950 670 m
5130 670 l
S
4950 790 m
5130 790 l
S
4950 870 m
5130 870 l
S
4950 950 m
5130 950 l
S
q
0.000 0.467 1.000 rg
4947 137 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 307 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 347 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 427 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 487 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 567 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 667 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 787 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 867 7 7 re
f
Q
q
0.000 0.467 1.000 rg
4947 947 7 7 re
f
Q
q
0.000 0.467 1.000 rg
577 637 7 7 re
f
Q
q
0.000 0.467 1.000 rg
3727 567 7 7 re
f
Q
4130 120 m
4950 120 l
4950 1070 l
5130 1070 l
S
4950 140 m
5130 140 l
S
4950 310 m
5290 310 l
5290 390 l
5475 390 l
S
4950 350 m
5130 350 l
S
4780 430 m
4950 430 l
S
4950 490 m
5130 490 l
S
[] 0 d
1 w
0.000 0.000 1.000 RG
2650 300 m
2670 300 l
2670 280 l
2750 280 l
S
1520 340 m
1560 340 l
1560 280 l
1620 280 l
S
1860 300 m
1880 300 l
1880 280 l
2080 280 l
S
2250 300 m
2290 300 l
2290 280 l
2350 280 l
S
2160 140 m
2310 140 l
2310 300 l
2350 300 l
S
3030 320 m
3070 320 l
3070 440 l
3130 440 l
S
1240 300 m
1200 300 l
1200 260 l
3450 260 l
3450 380 l
3430 380 l
S
4400 350 m
4460 350 l
4460 450 l
4480 450 l
S
4130 100 m
5030 100 l
5030 120 l
5130 120 l
S
350 380 m
500 380 l
500 500 l
900 500 l
S
350 400 m
480 400 l
480 460 l
900 460 l
S
endstream
endobj
3 0 obj
<<
  /Type    /Pages
  /Kids
  [
  9 0 R
  ]
  /Count   1
  /ProcSet [/PDF /Text]
>>
endobj
30 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1 DE1_SoC_QSYS_VGA_1)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 35 348 577 449]
  /Parent 29 0 R
  /Next   31 0 R
>>
endobj
31 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM VGA_SUBSYSTEM)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 102 399 349 443]
  /Parent 29 0 R
  /Prev   30 0 R
  /Next   32 0 R
>>
endobj
32 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Char_Buf_Subsystem DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Char_Buf_Subsystem)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 204 430 237 442]
  /Parent 29 0 R
  /Prev   31 0 R
  /Next   33 0 R
>>
endobj
33 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Sys_Clk DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.Sys_Clk)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 115 414 141 419]
  /Parent 29 0 R
  /Prev   32 0 R
  /Next   34 0 R
>>
endobj
34 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Alpha_Blender DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Alpha_Blender)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 238 417 270 425]
  /Parent 29 0 R
  /Prev   33 0 R
  /Next   35 0 R
>>
endobj
35 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Clk DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Clk)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 234 404 261 409]
  /Parent 29 0 R
  /Prev   34 0 R
  /Next   36 0 R
>>
endobj
36 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Controller DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Controller)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 302 403 332 411]
  /Parent 29 0 R
  /Prev   35 0 R
  /Next   37 0 R
>>
endobj
37 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Dual_Clock_FIFO DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Dual_Clock_FIFO)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 272 415 306 425]
  /Parent 29 0 R
  /Prev   36 0 R
  /Next   38 0 R
>>
endobj
38 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_DMA DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_DMA)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 309 411 339 418]
  /Parent 29 0 R
  /Prev   37 0 R
  /Next   39 0 R
>>
endobj
39 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_FIFO DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_FIFO)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 139 413 170 424]
  /Parent 29 0 R
  /Prev   38 0 R
  /Next   40 0 R
>>
endobj
40 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_RGB_Resampler DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_RGB_Resampler)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 168 417 205 425]
  /Parent 29 0 R
  /Prev   39 0 R
  /Next   41 0 R
>>
endobj
41 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_Scaler DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM.VGA_Pixel_Scaler)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 209 419 240 425]
  /Parent 29 0 R
  /Prev   40 0 R
  /Next   42 0 R
>>
endobj
42 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.clk_50 clk_50)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 386 436 400 441]
  /Parent 29 0 R
  /Prev   41 0 R
  /Next   43 0 R
>>
endobj
43 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.convolution_0_1 convolution_0_1)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 517 411 567 430]
  /Parent 29 0 R
  /Prev   42 0 R
  /Next   44 0 R
>>
endobj
44 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.convolution_0_1.convolution_internal_inst DE1_SoC_QSYS_VGA_1.convolution_0_1.convolution_internal_inst)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 525 412 558 428]
  /Parent 29 0 R
  /Prev   43 0 R
  /Next   45 0 R
>>
endobj
45 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.dr_0 dr_0)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 109 362 144 380]
  /Parent 29 0 R
  /Prev   44 0 R
  /Next   46 0 R
>>
endobj
46 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.dr_0.dr_internal_inst DE1_SoC_QSYS_VGA_1.dr_0.dr_internal_inst)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 114 364 137 378]
  /Parent 29 0 R
  /Prev   45 0 R
  /Next   47 0 R
>>
endobj
47 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.hex3_hex0 hex3_hex0)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 386 501 394]
  /Parent 29 0 R
  /Prev   46 0 R
  /Next   48 0 R
>>
endobj
48 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.hex5_hex4 hex5_hex4)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 350 501 358]
  /Parent 29 0 R
  /Prev   47 0 R
  /Next   49 0 R
>>
endobj
49 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.jtag_uart jtag_uart)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 377 501 385]
  /Parent 29 0 R
  /Prev   48 0 R
  /Next   50 0 R
>>
endobj
50 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.ledr ledr)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 368 501 376]
  /Parent 29 0 R
  /Prev   49 0 R
  /Next   51 0 R
>>
endobj
51 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.nios2_gen2_0 nios2_gen2_0)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 375 403 468 423]
  /Parent 29 0 R
  /Prev   50 0 R
  /Next   52 0 R
>>
endobj
52 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.nios2_gen2_0.clock_bridge DE1_SoC_QSYS_VGA_1.nios2_gen2_0.clock_bridge)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 385 418 411 421]
  /Parent 29 0 R
  /Prev   51 0 R
  /Next   53 0 R
>>
endobj
53 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.nios2_gen2_0.cpu DE1_SoC_QSYS_VGA_1.nios2_gen2_0.cpu)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 431 405 454 416]
  /Parent 29 0 R
  /Prev   52 0 R
  /Next   54 0 R
>>
endobj
54 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.nios2_gen2_0.reset_bridge DE1_SoC_QSYS_VGA_1.nios2_gen2_0.reset_bridge)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 406 414 432 419]
  /Parent 29 0 R
  /Prev   53 0 R
  /Next   55 0 R
>>
endobj
55 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.onchip_memory2 onchip_memory2)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 488 414 497 421]
  /Parent 29 0 R
  /Prev   54 0 R
  /Next   56 0 R
>>
endobj
56 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.pll pll)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 435 500 441]
  /Parent 29 0 R
  /Prev   55 0 R
  /Next   57 0 R
>>
endobj
57 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.sdram sdram)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 359 495 367]
  /Parent 29 0 R
  /Prev   56 0 R
  /Next   58 0 R
>>
endobj
58 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.sysid_qsys sysid_qsys)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 403 498 410]
  /Parent 29 0 R
  /Prev   57 0 R
  /Next   59 0 R
>>
endobj
59 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.timer timer)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 489 395 495 403]
  /Parent 29 0 R
  /Prev   58 0 R
  /Next   60 0 R
>>
endobj
60 0 obj
<<
  /Title  (DE1_SoC_QSYS_VGA_1.video_pll_0 video_pll_0)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 52 410 67 418]
  /Parent 29 0 R
  /Prev   59 0 R
>>
endobj
29 0 obj
<<
  /Title  (instances)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 28 0 R
  /First  30 0 R
  /Last   60 0 R
  /Count  31
  /Next   61 0 R
>>
endobj
61 0 obj
<<
  /Title  (ports)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 28 0 R
  /First  0 0 R
  /Last   0 0 R
  /Count  0
  /Prev   29 0 R
  /Next   62 0 R
>>
endobj
62 0 obj
<<
  /Title  (portBuses)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 28 0 R
  /First  0 0 R
  /Last   0 0 R
  /Count  0
  /Prev   61 0 R
  /Next   63 0 R
>>
endobj
64 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(MASTER\)VGA_Pixel_DMA.avalon_dma_master,\(MASTER\)VGA_SUBSYSTEM.pixel_dma_master\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 337 417 341 417]
  /Parent 63 0 R
  /Next   65 0 R
>>
endobj
65 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)Sys_Clk.clk_in_reset,\(SLAVE\)VGA_SUBSYSTEM.sys_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 416 121 416]
  /Parent 63 0 R
  /Prev   64 0 R
  /Next   66 0 R
>>
endobj
66 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Clk.clk_in,\(SLAVE\)VGA_SUBSYSTEM.vga_clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 408 241 408]
  /Parent 63 0 R
  /Prev   65 0 R
  /Next   67 0 R
>>
endobj
67 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Clk.clk_in_reset,\(SLAVE\)VGA_SUBSYSTEM.vga_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 401 241 407]
  /Parent 63 0 R
  /Prev   66 0 R
  /Next   68 0 R
>>
endobj
68 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Pixel_RGB_Resampler.avalon_rgb_slave,\(SLAVE\)VGA_SUBSYSTEM.rgb_slave\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 423 176 425]
  /Parent 63 0 R
  /Prev   67 0 R
  /Next   69 0 R
>>
endobj
69 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_SUBSYSTEM.char_buffer_control_slave,\(SLAVE\)Char_Buf_Subsystem.char_buffer_control_slave\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 439 217 439]
  /Parent 63 0 R
  /Prev   68 0 R
  /Next   70 0 R
>>
endobj
70 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_SUBSYSTEM.char_buffer_slave,\(SLAVE\)Char_Buf_Subsystem.char_buffer_slave\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 437 217 437]
  /Parent 63 0 R
  /Prev   69 0 R
  /Next   71 0 R
>>
endobj
71 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_SUBSYSTEM.pixel_dma_control_slave,\(SLAVE\)VGA_Pixel_DMA.avalon_dma_control_slave\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 417 310 428]
  /Parent 63 0 R
  /Prev   70 0 R
  /Next   72 0 R
>>
endobj
72 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_SUBSYSTEM.sys_clk,\(SLAVE\)Sys_Clk.clk_in\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 418 121 418]
  /Parent 63 0 R
  /Prev   71 0 R
  /Next   73 0 R
>>
endobj
73 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_SUBSYSTEM.vga,\(SLAVE\)VGA_Controller.external_interface\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 403 310 407]
  /Parent 63 0 R
  /Prev   72 0 R
  /Next   74 0 R
>>
endobj
74 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(MASTER\)convolution_internal_inst.avmm_1_rw,\(MASTER\)convolution_0_1.avmm_1_rw\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 547 422 561 422]
  /Parent 63 0 R
  /Prev   73 0 R
  /Next   75 0 R
>>
endobj
75 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_0_1.avs_cra,\(SLAVE\)convolution_internal_inst.avs_cra\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 427 536 427]
  /Parent 63 0 R
  /Prev   74 0 R
  /Next   76 0 R
>>
endobj
76 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_0_1.kernel0,\(SLAVE\)convolution_internal_inst.kernel0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 420 536 420]
  /Parent 63 0 R
  /Prev   75 0 R
  /Next   77 0 R
>>
endobj
77 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_0_1.reset,\(SLAVE\)convolution_internal_inst.reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 415 536 415]
  /Parent 63 0 R
  /Prev   76 0 R
  /Next   78 0 R
>>
endobj
78 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_internal_inst.clock,\(SLAVE\)convolution_0_1.clock\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 425 536 425]
  /Parent 63 0 R
  /Prev   77 0 R
  /Next   79 0 R
>>
endobj
79 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_internal_inst.input0,\(SLAVE\)convolution_0_1.input0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 424 536 424]
  /Parent 63 0 R
  /Prev   78 0 R
  /Next   80 0 R
>>
endobj
80 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_internal_inst.irq,\(SLAVE\)convolution_0_1.irq\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 422 536 422]
  /Parent 63 0 R
  /Prev   79 0 R
  /Next   81 0 R
>>
endobj
81 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_internal_inst.kernel1,\(SLAVE\)convolution_0_1.kernel1\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 418 536 418]
  /Parent 63 0 R
  /Prev   80 0 R
  /Next   82 0 R
>>
endobj
82 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.convolution_0_1</net_container>\(SLAVE\)convolution_internal_inst.output0,\(SLAVE\)convolution_0_1.output0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 522 416 536 416]
  /Parent 63 0 R
  /Prev   81 0 R
  /Next   83 0 R
>>
endobj
83 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(MASTER\)dr_0.avmm_1_rw,\(MASTER\)dr_internal_inst.avmm_1_rw\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 131 372 138 372]
  /Parent 63 0 R
  /Prev   82 0 R
  /Next   84 0 R
>>
endobj
84 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_0.input0,\(SLAVE\)dr_internal_inst.input0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 374 120 374]
  /Parent 63 0 R
  /Prev   83 0 R
  /Next   85 0 R
>>
endobj
85 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_0.irq,\(SLAVE\)dr_internal_inst.irq\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 372 120 372]
  /Parent 63 0 R
  /Prev   84 0 R
  /Next   86 0 R
>>
endobj
86 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_0.reset,\(SLAVE\)dr_internal_inst.reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 366 120 366]
  /Parent 63 0 R
  /Prev   85 0 R
  /Next   87 0 R
>>
endobj
87 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_internal_inst.avs_cra,\(SLAVE\)dr_0.avs_cra\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 377 120 377]
  /Parent 63 0 R
  /Prev   86 0 R
  /Next   88 0 R
>>
endobj
88 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_internal_inst.clock,\(SLAVE\)dr_0.clock\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 375 120 375]
  /Parent 63 0 R
  /Prev   87 0 R
  /Next   89 0 R
>>
endobj
89 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_internal_inst.kernel0,\(SLAVE\)dr_0.kernel0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 370 120 370]
  /Parent 63 0 R
  /Prev   88 0 R
  /Next   90 0 R
>>
endobj
90 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.dr_0</net_container>\(SLAVE\)dr_internal_inst.output0,\(SLAVE\)dr_0.output0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 113 368 120 368]
  /Parent 63 0 R
  /Prev   89 0 R
  /Next   91 0 R
>>
endobj
91 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)cpu.custom_instruction_master,\(MASTER\)nios2_gen2_0.custom_instruction_master\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 454 415 456 415]
  /Parent 63 0 R
  /Prev   90 0 R
  /Next   92 0 R
>>
endobj
92 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)cpu.irq,\(MASTER\)nios2_gen2_0.irq\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 454 408 456 408]
  /Parent 63 0 R
  /Prev   91 0 R
  /Next   93 0 R
>>
endobj
93 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)nios2_gen2_0.data_master,\(MASTER\)cpu.data_master\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 454 413 456 413]
  /Parent 63 0 R
  /Prev   92 0 R
  /Next   94 0 R
>>
endobj
94 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)nios2_gen2_0.debug_reset_request,\(MASTER\)cpu.debug_reset_request\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 454 411 456 411]
  /Parent 63 0 R
  /Prev   93 0 R
  /Next   95 0 R
>>
endobj
95 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)nios2_gen2_0.instruction_master,\(MASTER\)cpu.instruction_master\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 454 409 456 409]
  /Parent 63 0 R
  /Prev   94 0 R
  /Next   96 0 R
>>
endobj
96 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(SLAVE\)cpu.debug_mem_slave,\(SLAVE\)nios2_gen2_0.debug_mem_slave\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 384 411 431 411]
  /Parent 63 0 R
  /Prev   95 0 R
  /Next   97 0 R
>>
endobj
97 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(SLAVE\)nios2_gen2_0.clk,\(SLAVE\)clock_bridge.in_clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 384 420 393 420]
  /Parent 63 0 R
  /Prev   96 0 R
  /Next   98 0 R
>>
endobj
98 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(SLAVE\)reset_bridge.in_reset,\(SLAVE\)nios2_gen2_0.reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 384 416 414 416]
  /Parent 63 0 R
  /Prev   97 0 R
  /Next   99 0 R
>>
endobj
99 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(MASTER\)DE1_SoC_QSYS_VGA_1.clk_sdram,\(MASTER\)pll.outclk1\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 500 439 572 439]
  /Parent 63 0 R
  /Prev   98 0 R
  /Next   100 0 R
>>
endobj
100 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.clk,\(SLAVE\)clk_50.clk_in\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 398 386 441]
  /Parent 63 0 R
  /Prev   99 0 R
  /Next   101 0 R
>>
endobj
101 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.convolution_0_1_kernel0,\(SLAVE\)convolution_0_1.kernel0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 420 520 446]
  /Parent 63 0 R
  /Prev   100 0 R
  /Next   102 0 R
>>
endobj
102 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.convolution_0_1_kernel1,\(SLAVE\)convolution_0_1.kernel1\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 391 520 425]
  /Parent 63 0 R
  /Prev   101 0 R
  /Next   103 0 R
>>
endobj
103 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.dr_0_kernel0,\(SLAVE\)dr_0.kernel0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 370 111 370]
  /Parent 63 0 R
  /Prev   102 0 R
  /Next   104 0 R
>>
endobj
104 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.dr_0_output0,\(SLAVE\)dr_0.output0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 368 111 368]
  /Parent 63 0 R
  /Prev   103 0 R
  /Next   105 0 R
>>
endobj
105 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.hex5_hex4_external_connection,\(SLAVE\)hex5_hex4.external_connection\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 356 489 356]
  /Parent 63 0 R
  /Prev   104 0 R
  /Next   106 0 R
>>
endobj
106 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.vga,\(SLAVE\)VGA_SUBSYSTEM.vga\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 403 111 427]
  /Parent 63 0 R
  /Prev   105 0 R
  /Next   107 0 R
>>
endobj
107 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.video_pll_0_ref_clk,\(SLAVE\)video_pll_0.ref_clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 416 55 416]
  /Parent 63 0 R
  /Prev   106 0 R
  /Next   108 0 R
>>
endobj
108 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)DE1_SoC_QSYS_VGA_1.video_pll_0_ref_reset,\(SLAVE\)video_pll_0.ref_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 414 55 414]
  /Parent 63 0 R
  /Prev   107 0 R
  /Next   109 0 R
>>
endobj
109 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)clk_50.clk_in_reset,\(SLAVE\)DE1_SoC_QSYS_VGA_1.reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 396 386 439]
  /Parent 63 0 R
  /Prev   108 0 R
  /Next   110 0 R
>>
endobj
110 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)convolution_0_1.input0,\(SLAVE\)DE1_SoC_QSYS_VGA_1.convolution_0_1_input0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 389 520 424]
  /Parent 63 0 R
  /Prev   109 0 R
  /Next   111 0 R
>>
endobj
111 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)convolution_0_1.output0,\(SLAVE\)DE1_SoC_QSYS_VGA_1.convolution_0_1_output0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 416 520 444]
  /Parent 63 0 R
  /Prev   110 0 R
  /Next   112 0 R
>>
endobj
112 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)dr_0.input0,\(SLAVE\)DE1_SoC_QSYS_VGA_1.dr_0_input0\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 374 111 374]
  /Parent 63 0 R
  /Prev   111 0 R
  /Next   113 0 R
>>
endobj
113 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)hex3_hex0.external_connection,\(SLAVE\)DE1_SoC_QSYS_VGA_1.hex3_hex0_external_connection\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 361 489 392]
  /Parent 63 0 R
  /Prev   112 0 R
  /Next   114 0 R
>>
endobj
114 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)ledr.external_connection,\(SLAVE\)DE1_SoC_QSYS_VGA_1.ledr_external_connection\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 359 489 374]
  /Parent 63 0 R
  /Prev   113 0 R
  /Next   115 0 R
>>
endobj
115 0 obj
<<
  /Title  (EXPORT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)sdram.wire,\(SLAVE\)DE1_SoC_QSYS_VGA_1.sdram_wire\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 49 357 489 361]
  /Parent 63 0 R
  /Prev   114 0 R
  /Next   116 0 R
>>
endobj
116 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Alpha_Blender.reset,\(SLAVE\)VGA_Dual_Clock_FIFO.reset_stream_in,\(SLAVE\)VGA_Pixel_RGB_Resampler.reset,\(SLAVE\)Char_Buf_Subsystem.sys_reset,\(SLAVE\)VGA_Pixel_Scaler.reset,\(SLAVE\)VGA_Pixel_FIFO.reset_stream_in,\(SLAVE\)VGA_Pixel_DMA.reset,\(MASTER\)Sys_Clk.clk_reset,\(SLAVE\)VGA_Pixel_FIFO.reset_stream_out\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 135 410 310 434]
  /Parent 63 0 R
  /Prev   115 0 R
  /Next   117 0 R
>>
endobj
117 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Controller.reset,\(SLAVE\)VGA_Dual_Clock_FIFO.reset_stream_out,\(MASTER\)VGA_Clk.clk_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 254 405 310 417]
  /Parent 63 0 R
  /Prev   116 0 R
  /Next   118 0 R
>>
endobj
118 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Dual_Clock_FIFO.clock_stream_out,\(SLAVE\)VGA_Controller.clk,\(MASTER\)VGA_Clk.clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 254 408 310 421]
  /Parent 63 0 R
  /Prev   117 0 R
  /Next   119 0 R
>>
endobj
119 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Pixel_Scaler.clk,\(SLAVE\)VGA_Alpha_Blender.clk,\(SLAVE\)VGA_Pixel_FIFO.clock_stream_out,\(MASTER\)Sys_Clk.clk,\(SLAVE\)VGA_Pixel_FIFO.clock_stream_in,\(SLAVE\)Char_Buf_Subsystem.sys_clk,\(SLAVE\)VGA_Pixel_DMA.clk,\(SLAVE\)VGA_Pixel_RGB_Resampler.clk,\(SLAVE\)VGA_Dual_Clock_FIFO.clock_stream_in\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 135 412 310 435]
  /Parent 63 0 R
  /Prev   118 0 R
  /Next   120 0 R
>>
endobj
120 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(MASTER\)clock_bridge.out_clk,\(SLAVE\)reset_bridge.clk,\(SLAVE\)cpu.clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 403 413 431 420]
  /Parent 63 0 R
  /Prev   119 0 R
  /Next   121 0 R
>>
endobj
121 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)jtag_uart.clk,\(SLAVE\)hex3_hex0.clk,\(SLAVE\)ledr.clk,\(MASTER\)pll.outclk0,\(SLAVE\)timer.clk,\(SLAVE\)VGA_SUBSYSTEM.sys_clk,\(SLAVE\)nios2_gen2_0.clk,\(SLAVE\)hex5_hex4.clk,\(SLAVE\)sdram.clk,\(SLAVE\)sysid_qsys.clk,\(SLAVE\)convolution_0_1.clock,\(SLAVE\)dr_0.clock,\(SLAVE\)onchip_memory2.clk1\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 86 357 520 441]
  /Parent 63 0 R
  /Prev   120 0 R
  /Next   122 0 R
>>
endobj
122 0 obj
<<
  /Title  (FAN_OUT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)timer.irq,\(SLAVE\)dr_0.irq,\(MASTER\)nios2_gen2_0.irq,\(SLAVE\)jtag_uart.irq,\(SLAVE\)convolution_0_1.irq\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 88 372 520 422]
  /Parent 63 0 R
  /Prev   121 0 R
  /Next   123 0 R
>>
endobj
123 0 obj
<<
  /Title  (INTERCONNECT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(MASTER\)nios2_gen2_0.instruction_master,\(SLAVE\)VGA_SUBSYSTEM.pixel_dma_control_slave,\(SLAVE\)ledr.s1,\(SLAVE\)sdram.s1,\(SLAVE\)timer.s1,\(SLAVE\)hex3_hex0.s1,\(SLAVE\)jtag_uart.avalon_jtag_slave,\(SLAVE\)VGA_SUBSYSTEM.char_buffer_control_slave,\(SLAVE\)convolution_0_1.avs_cra,\(SLAVE\)dr_0.avs_cra,\(SLAVE\)onchip_memory2.s1,\(MASTER\)dr_0.avmm_1_rw,\(MASTER\)convolution_0_1.avmm_1_rw,\(SLAVE\)VGA_SUBSYSTEM.char_buffer_slave,\(MASTER\)nios2_gen2_0.data_master,\(SLAVE\)VGA_SUBSYSTEM.rgb_slave,\(SLAVE\)nios2_gen2_0.debug_mem_slave,\(SLAVE\)sysid_qsys.control_slave,\(SLAVE\)hex5_hex4.s1,\(MASTER\)VGA_SUBSYSTEM.pixel_dma_master\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 84 352 570 439]
  /Parent 63 0 R
  /Prev   122 0 R
  /Next   124 0 R
>>
endobj
124 0 obj
<<
  /Title  (INTERCONNECT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)ledr.reset,\(SLAVE\)hex5_hex4.reset,\(SLAVE\)jtag_uart.reset,\(SLAVE\)pll.reset,\(MASTER\)nios2_gen2_0.debug_reset_request,\(SLAVE\)sdram.reset,\(SLAVE\)hex3_hex0.reset,\(SLAVE\)sysid_qsys.reset,\(SLAVE\)timer.reset,\(SLAVE\)onchip_memory2.reset1,\(SLAVE\)dr_0.reset,\(MASTER\)clk_50.clk_reset,\(SLAVE\)convolution_0_1.reset,\(SLAVE\)VGA_SUBSYSTEM.sys_reset,\(SLAVE\)nios2_gen2_0.reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 82 354 520 439]
  /Parent 63 0 R
  /Prev   123 0 R
  /Next   125 0 R
>>
endobj
125 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(MASTER\)VGA_Alpha_Blender.avalon_blended_source,\(SLAVE\)VGA_Dual_Clock_FIFO.avalon_dc_buffer_sink\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 267 423 277 425]
  /Parent 63 0 R
  /Prev   124 0 R
  /Next   126 0 R
>>
endobj
126 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(MASTER\)VGA_Pixel_FIFO.avalon_dc_buffer_source,\(SLAVE\)VGA_Pixel_RGB_Resampler.avalon_rgb_sink\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 167 419 176 425]
  /Parent 63 0 R
  /Prev   125 0 R
  /Next   127 0 R
>>
endobj
127 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(MASTER\)VGA_Pixel_RGB_Resampler.avalon_rgb_source,\(SLAVE\)VGA_Pixel_Scaler.avalon_scaler_sink\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 197 423 217 425]
  /Parent 63 0 R
  /Prev   126 0 R
  /Next   128 0 R
>>
endobj
128 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(MASTER\)VGA_Pixel_Scaler.avalon_scaler_source,\(SLAVE\)VGA_Alpha_Blender.avalon_background_sink\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 232 423 241 425]
  /Parent 63 0 R
  /Prev   127 0 R
  /Next   129 0 R
>>
endobj
129 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Alpha_Blender.avalon_foreground_sink,\(MASTER\)Char_Buf_Subsystem.avalon_char_source\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 224 423 241 437]
  /Parent 63 0 R
  /Prev   128 0 R
  /Next   130 0 R
>>
endobj
130 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Controller.avalon_vga_sink,\(MASTER\)VGA_Dual_Clock_FIFO.avalon_dc_buffer_source\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 301 410 310 421]
  /Parent 63 0 R
  /Prev   129 0 R
  /Next   131 0 R
>>
endobj
131 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.VGA_SUBSYSTEM</net_container>\(SLAVE\)VGA_Pixel_FIFO.avalon_dc_buffer_sink,\(MASTER\)VGA_Pixel_DMA.avalon_pixel_source\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 138 415 339 426]
  /Parent 63 0 R
  /Prev   130 0 R
  /Next   132 0 R
>>
endobj
132 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1.nios2_gen2_0</net_container>\(SLAVE\)cpu.reset,\(MASTER\)reset_bridge.out_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 424 409 431 418]
  /Parent 63 0 R
  /Prev   131 0 R
  /Next   133 0 R
>>
endobj
133 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(MASTER\)clk_50.clk,\(SLAVE\)pll.refclk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 400 439 489 441]
  /Parent 63 0 R
  /Prev   132 0 R
  /Next   134 0 R
>>
endobj
134 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(MASTER\)video_pll_0.reset_source,\(SLAVE\)VGA_SUBSYSTEM.vga_reset\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 62 405 111 416]
  /Parent 63 0 R
  /Prev   133 0 R
  /Next   135 0 R
>>
endobj
135 0 obj
<<
  /Title  (POINT_TO_POINT<net_container>DE1_SoC_QSYS_VGA_1</net_container>\(SLAVE\)VGA_SUBSYSTEM.vga_clk,\(MASTER\)video_pll_0.vga_clk\))
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 62 408 111 414]
  /Parent 63 0 R
  /Prev   134 0 R
>>
endobj
63 0 obj
<<
  /Title  (nets)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 28 0 R
  /First  64 0 R
  /Last   135 0 R
  /Count  72
  /Prev   62 0 R
  /Next   136 0 R
>>
endobj
136 0 obj
<<
  /Title  (netBundles)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 28 0 R
  /First  0 0 R
  /Last   0 0 R
  /Count  0
  /Prev   63 0 R
>>
endobj
28 0 obj
<<
  /Title  (Nlview page 1)
  /C      [0.4 0.0 0.0]
  /Dest   [9 0 R /Fit]
  /Parent 7 0 R
  /First  29 0 R
  /Last   136 0 R
  /Count  5
>>
endobj
11 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [574.272 449.119 47.5478 350.023]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [0.871 0.871 0.933]
      /C1 [0.933 0.933 0.933]
      /N 1.0
    >>
  >>
>>
endobj
12 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [343.049 443.762 111.826 400.91]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [0.765 1.000 0.910]
      /C1 [0.765 1.000 0.824]
      /N 1.0
    >>
  >>
>>
endobj
13 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [224.313 442.155 217.171 431.621]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.933 0.933 0.937]
      /N 1.0
    >>
  >>
>>
endobj
14 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [135.038 419.658 121.646 416.087]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
15 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [268.058 425.907 241.275 418.765]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
16 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [254.667 409.838 241.275 406.267]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
17 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [322.516 411.623 310.91 404.481]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
18 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [301.983 425.907 276.986 416.98]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
19 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [337.693 418.765 310.91 413.409]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
20 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [167.177 424.122 142.18 415.194]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
21 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [197.53 425.907 176.104 418.765]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
22 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [232.348 425.907 217.171 420.551]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
23 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [547.043 428.586 536.33 414.301]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
24 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [131.467 378.591 120.754 366.093]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
25 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [403.757 421.443 393.936 419.658]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
26 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [454.643 416.087 431.432 407.159]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
27 0 obj
<<
  /Type /Pattern
  /PatternType 2
  /Shading <<
    /ShadingType 2
    /ColorSpace /DeviceRGB
    /Coords [424.29 419.658 414.47 416.087]
    /Extend [true true]
    /Function <<
      /FunctionType 2
      /Domain [0.0 1.0]
      /C0 [1.000 1.000 1.000]
      /C1 [0.937 0.937 0.937]
      /N 1.0
    >>
  >>
>>
endobj
8 0 obj
<<
  /Shading11        11 0 R
  /Shading12        12 0 R
  /Shading13        13 0 R
  /Shading14        14 0 R
  /Shading15        15 0 R
  /Shading16        16 0 R
  /Shading17        17 0 R
  /Shading18        18 0 R
  /Shading19        19 0 R
  /Shading20        20 0 R
  /Shading21        21 0 R
  /Shading22        22 0 R
  /Shading23        23 0 R
  /Shading24        24 0 R
  /Shading25        25 0 R
  /Shading26        26 0 R
  /Shading27        27 0 R
>>
endobj
7 0 obj
<<
  /Type  /Outline
  /First 28 0 R
  /Last  28 0 R
  /Count 1
>>
endobj
xref
0 137
0000000000 65535 f 
0000000009 00000 n 
0000000206 00000 n 
0000041737 00000 n 
0000000356 00000 n 
0000000483 00000 n 
0000000631 00000 n 
0000078123 00000 n 
0000077643 00000 n 
0000000756 00000 n 
0000000896 00000 n 
0000071974 00000 n 
0000072308 00000 n 
0000072641 00000 n 
0000072975 00000 n 
0000073309 00000 n 
0000073643 00000 n 
0000073977 00000 n 
0000074310 00000 n 
0000074643 00000 n 
0000074976 00000 n 
0000075309 00000 n 
0000075642 00000 n 
0000075976 00000 n 
0000076309 00000 n 
0000076643 00000 n 
0000076977 00000 n 
0000077311 00000 n 
0000071816 00000 n 
0000048462 00000 n 
0000041837 00000 n 
0000042006 00000 n 
0000042202 00000 n 
0000042455 00000 n 
0000042686 00000 n 
0000042937 00000 n 
0000043168 00000 n 
0000043413 00000 n 
0000043668 00000 n 
0000043911 00000 n 
0000044156 00000 n 
0000044419 00000 n 
0000044668 00000 n 
0000044850 00000 n 
0000045050 00000 n 
0000045321 00000 n 
0000045499 00000 n 
0000045730 00000 n 
0000045918 00000 n 
0000046106 00000 n 
0000046294 00000 n 
0000046472 00000 n 
0000046666 00000 n 
0000046905 00000 n 
0000047126 00000 n 
0000047365 00000 n 
0000047563 00000 n 
0000047739 00000 n 
0000047919 00000 n 
0000048109 00000 n 
0000048289 00000 n 
0000048623 00000 n 
0000048794 00000 n 
0000071481 00000 n 
0000048969 00000 n 
0000049255 00000 n 
0000049538 00000 n 
0000049813 00000 n 
0000050096 00000 n 
0000050399 00000 n 
0000050722 00000 n 
0000051029 00000 n 
0000051344 00000 n 
0000051619 00000 n 
0000051909 00000 n 
0000052213 00000 n 
0000052511 00000 n 
0000052809 00000 n 
0000053103 00000 n 
0000053397 00000 n 
0000053693 00000 n 
0000053983 00000 n 
0000054281 00000 n 
0000054579 00000 n 
0000054852 00000 n 
0000055117 00000 n 
0000055376 00000 n 
0000055639 00000 n 
0000055906 00000 n 
0000056169 00000 n 
0000056436 00000 n 
0000056703 00000 n 
0000057011 00000 n 
0000057275 00000 n 
0000057555 00000 n 
0000057851 00000 n 
0000058145 00000 n 
0000058431 00000 n 
0000058705 00000 n 
0000058983 00000 n 
0000059251 00000 n 
0000059513 00000 n 
0000059806 00000 n 
0000060099 00000 n 
0000060370 00000 n 
0000060641 00000 n 
0000060946 00000 n 
0000061213 00000 n 
0000061497 00000 n 
0000061785 00000 n 
0000062056 00000 n 
0000062347 00000 n 
0000062640 00000 n 
0000062909 00000 n 
0000063214 00000 n 
0000063509 00000 n 
0000063776 00000 n 
0000064325 00000 n 
0000064653 00000 n 
0000064973 00000 n 
0000065506 00000 n 
0000065803 00000 n 
0000066320 00000 n 
0000066645 00000 n 
0000067496 00000 n 
0000068105 00000 n 
0000068437 00000 n 
0000068766 00000 n 
0000069094 00000 n 
0000069423 00000 n 
0000069752 00000 n 
0000070077 00000 n 
0000070398 00000 n 
0000070680 00000 n 
0000070938 00000 n 
0000071222 00000 n 
0000071656 00000 n 
trailer
<<
  /Size 137
  /Info 1 0 R
  /Root 2 0 R
>>
startxref
78205
%%EOF
