Fitter report for leaf_soc
Wed Apr 26 15:12:19 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 26 15:12:19 2023           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; leaf_soc                                        ;
; Top-level Entity Name              ; leaf_soc                                        ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,936 / 22,320 ( 18 % )                         ;
;     Total combinational functions  ; 3,540 / 22,320 ( 16 % )                         ;
;     Dedicated logic registers      ; 1,648 / 22,320 ( 7 % )                          ;
; Total registers                    ; 1648                                            ;
; Total pins                         ; 12 / 154 ( 8 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288 / 608,256 ( 86 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; tx       ; Missing drive strength and slew rate ;
; dbg[0]   ; Missing drive strength and slew rate ;
; dbg[1]   ; Missing drive strength and slew rate ;
; dbg[2]   ; Missing drive strength and slew rate ;
; dbg[3]   ; Missing drive strength and slew rate ;
; dbg[4]   ; Missing drive strength and slew rate ;
; dbg[5]   ; Missing drive strength and slew rate ;
; dbg[6]   ; Missing drive strength and slew rate ;
; dbg[7]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5288 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5288 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 5278    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/www/projects/leaf_soc/output_files/leaf_soc.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,936 / 22,320 ( 18 % )    ;
;     -- Combinational with no register       ; 2288                       ;
;     -- Register only                        ; 396                        ;
;     -- Combinational with a register        ; 1252                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2487                       ;
;     -- 3 input functions                    ; 656                        ;
;     -- <=2 input functions                  ; 397                        ;
;     -- Register only                        ; 396                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3324                       ;
;     -- arithmetic mode                      ; 216                        ;
;                                             ;                            ;
; Total registers*                            ; 1,648 / 23,018 ( 7 % )     ;
;     -- Dedicated logic registers            ; 1,648 / 22,320 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 293 / 1,395 ( 21 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 12 / 154 ( 8 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M9Ks                                        ; 64 / 66 ( 97 % )           ;
; Total block memory bits                     ; 524,288 / 608,256 ( 86 % ) ;
; Total block memory implementation bits      ; 589,824 / 608,256 ( 97 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 2 / 20 ( 10 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 17% / 17% / 17%            ;
; Peak interconnect usage (total/H/V)         ; 78% / 75% / 83%            ;
; Maximum fan-out                             ; 1314                       ;
; Highest non-global fan-out                  ; 272                        ;
; Total fan-out                               ; 19238                      ;
; Average fan-out                             ; 3.38                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 3936 / 22320 ( 18 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 2288                  ; 0                              ;
;     -- Register only                        ; 396                   ; 0                              ;
;     -- Combinational with a register        ; 1252                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2487                  ; 0                              ;
;     -- 3 input functions                    ; 656                   ; 0                              ;
;     -- <=2 input functions                  ; 397                   ; 0                              ;
;     -- Register only                        ; 396                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3324                  ; 0                              ;
;     -- arithmetic mode                      ; 216                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1648                  ; 0                              ;
;     -- Dedicated logic registers            ; 1648 / 22320 ( 7 % )  ; 0 / 22320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 293 / 1395 ( 21 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 12                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 524288                ; 0                              ;
; Total RAM block bits                        ; 589824                ; 0                              ;
; M9K                                         ; 64 / 66 ( 96 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 20193                 ; 5                              ;
;     -- Registered Connections               ; 6185                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 9                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk  ; R8    ; 3        ; 27           ; 0            ; 21           ; 463                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst  ; J15   ; 5        ; 53           ; 14           ; 0            ; 207                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx   ; D3    ; 8        ; 1            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dbg[0] ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[1] ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[2] ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[3] ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[4] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[5] ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[6] ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dbg[7] ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx     ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; rst                     ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; dbg[0]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 16 ( 6 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 24 ( 8 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; dbg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; dbg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; dbg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; dbg[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; dbg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; tx                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; dbg[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; rx                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; dbg[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; dbg[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                               ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |leaf_soc                                   ; 3936 (134)  ; 1648 (0)                  ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 12   ; 0            ; 2288 (134)   ; 396 (0)           ; 1252 (49)        ; |leaf_soc                                                                                                         ; work         ;
;    |debug_reg:soc_dbg|                      ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |leaf_soc|debug_reg:soc_dbg                                                                                       ; work         ;
;    |leaf:soc_cpu|                           ; 3402 (0)    ; 1385 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2005 (0)     ; 370 (0)           ; 1027 (0)         ; |leaf_soc|leaf:soc_cpu                                                                                            ; work         ;
;       |core:leaf_core|                      ; 3319 (121)  ; 1314 (93)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1984 (28)    ; 358 (3)           ; 977 (66)         ; |leaf_soc|leaf:soc_cpu|core:leaf_core                                                                             ; work         ;
;          |id_ex_stage:core_id_ex_stage|     ; 3165 (4)    ; 1191 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1926 (4)     ; 355 (0)           ; 884 (0)          ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage                                                ; work         ;
;             |br_detector:stage_br_detector| ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 0 (0)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|br_detector:stage_br_detector                  ; work         ;
;             |csrs:stage_csrs|               ; 348 (348)   ; 199 (199)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (133)    ; 23 (23)           ; 192 (192)        ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs                                ; work         ;
;             |ex_block:stage_ex_block|       ; 727 (112)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 695 (86)     ; 0 (0)             ; 32 (26)          ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block                        ; work         ;
;                |alu:ex_alu|                 ; 608 (608)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 604 (604)    ; 0 (0)             ; 4 (4)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu             ; work         ;
;                |alu_ctrl:ex_alu_ctrl|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl   ; work         ;
;             |id_block:stage_id_block|       ; 75 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 0 (0)             ; 0 (0)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block                        ; work         ;
;                |imm_gen:id_imm_gen|         ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen     ; work         ;
;                |main_ctrl:id_main_ctrl|     ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl ; work         ;
;             |int_strg:stage_int_strg|       ; 1861 (112)  ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 863 (107)    ; 332 (0)           ; 666 (18)         ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg                        ; work         ;
;                |reg_file:int_strg_rf|       ; 1749 (1749) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 756 (756)    ; 332 (332)         ; 661 (661)        ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf   ; work         ;
;             |lsu:stage_lsu|                 ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 14 (14)          ; |leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu                                  ; work         ;
;          |if_stage:core_if_stage|           ; 60 (60)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 30 (30)          ; |leaf_soc|leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage                                                      ; work         ;
;       |wb_ctrl:leaf_master|                 ; 93 (93)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 12 (12)           ; 60 (60)          ; |leaf_soc|leaf:soc_cpu|wb_ctrl:leaf_master                                                                        ; work         ;
;    |ram:soc_ram|                            ; 28 (10)     ; 5 (1)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 0 (0)             ; 7 (1)            ; |leaf_soc|ram:soc_ram                                                                                             ; work         ;
;       |altsyncram:mem0_rtl_0|               ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem0_rtl_0                                                                       ; work         ;
;          |altsyncram_c3e1:auto_generated|   ; 9 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (1)            ; |leaf_soc|ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated                                        ; work         ;
;             |decode_jsa:decode2|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2                     ; work         ;
;             |mux_3nb:mux3|                  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |leaf_soc|ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|mux_3nb:mux3                           ; work         ;
;       |altsyncram:mem1_rtl_0|               ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem1_rtl_0                                                                       ; work         ;
;          |altsyncram_c3e1:auto_generated|   ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (1)            ; |leaf_soc|ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated                                        ; work         ;
;             |decode_jsa:decode2|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2                     ; work         ;
;       |altsyncram:mem2_rtl_0|               ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem2_rtl_0                                                                       ; work         ;
;          |altsyncram_c3e1:auto_generated|   ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (1)            ; |leaf_soc|ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated                                        ; work         ;
;             |decode_jsa:decode2|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2                     ; work         ;
;       |altsyncram:mem3_rtl_0|               ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem3_rtl_0                                                                       ; work         ;
;          |altsyncram_c3e1:auto_generated|   ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (1)            ; |leaf_soc|ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated                                        ; work         ;
;             |decode_jsa:decode2|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |leaf_soc|ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2                     ; work         ;
;    |rom:soc_rom|                            ; 74 (74)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 29 (29)          ; |leaf_soc|rom:soc_rom                                                                                             ; work         ;
;    |uart_wbsl:soc_io|                       ; 301 (4)     ; 221 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (4)       ; 26 (0)            ; 195 (0)          ; |leaf_soc|uart_wbsl:soc_io                                                                                        ; work         ;
;       |uart:internal_uart|                  ; 297 (21)    ; 221 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (4)       ; 26 (0)            ; 195 (17)         ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart                                                                     ; work         ;
;          |fifo:rx_fifo|                     ; 90 (90)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 72 (72)          ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo                                                        ; work         ;
;          |fifo:tx_fifo|                     ; 84 (84)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 23 (23)           ; 48 (48)          ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo                                                        ; work         ;
;          |uart_rx:receiver|                 ; 55 (15)     ; 32 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (10)      ; 3 (1)             ; 29 (6)           ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver                                                    ; work         ;
;             |down_counter:baud_counter|     ; 31 (31)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 18 (18)          ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter                          ; work         ;
;             |down_counter:rx_counter|       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter                            ; work         ;
;             |sipo:rx_sipo|                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo                                       ; work         ;
;          |uart_tx:transmitter|              ; 77 (15)     ; 31 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (11)      ; 0 (0)             ; 59 (4)           ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter                                                 ; work         ;
;             |down_counter:baud_counter|     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter                       ; work         ;
;             |down_counter:tx_counter|       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter                         ; work         ;
;             |piso:tx_piso|                  ; 43 (43)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 36 (36)          ; |leaf_soc|uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso                                    ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; tx     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dbg[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rx     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                        ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                     ;                   ;         ;
; rst                                                                                     ;                   ;         ;
;      - rom:soc_rom|idle                                                                 ; 0                 ; 6       ;
;      - ram:soc_ram|ack                                                                  ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[6]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[5]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[4]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[3]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[2]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[0]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[17]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[15]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[16]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[7]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[23]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[28]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[22]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[20]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[21]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[8]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[24]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[9]                                                             ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[25]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[10]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[26]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[27]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[29]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[30]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[11]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[12]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[13]                                                            ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[14]                                                            ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START      ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA       ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE          ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP       ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE             ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP          ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START         ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA          ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                         ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][0]                 ; 0                 ; 6       ;
;      - debug_reg:soc_dbg|value~0                                                        ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                           ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[0]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[1]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[2]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[3]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[4]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[5]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[6]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[7]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[8]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[9]                                  ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[10]                                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[11]                                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[12]                                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[13]                                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[14]                                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                 ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                            ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                              ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][1]                 ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.RMW_CYCLE                            ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.BRD_CYCLE                            ; 0                 ; 6       ;
;      - leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                           ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][0]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][1]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                         ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                   ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][2]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[6][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[5][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[4][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[7][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[1][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[2][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[0][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|fifo_data[3][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][3]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][3]                 ; 0                 ; 6       ;
;      - rom:soc_rom|dat_o[30]~0                                                          ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][4]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][5]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][6]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[1][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[0][7]                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[3][7]                 ; 0                 ; 6       ;
;      - debug_reg:soc_dbg|value[7]~10                                                    ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START~feeder     ; 0                 ; 6       ;
; rx                                                                                      ;                   ;         ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|Selector1~0                 ; 0                 ; 6       ;
;      - uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]~0 ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                              ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                               ; PIN_R8             ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                               ; PIN_R8             ; 397     ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; debug_reg:soc_dbg|value[7]~10                                                                                     ; LCCOMB_X23_Y14_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[0]~0                          ; LCCOMB_X40_Y16_N8  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[12]~0                               ; LCCOMB_X39_Y14_N30 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mie_meie~2                               ; LCCOMB_X38_Y14_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mscratch[24]~0                           ; LCCOMB_X39_Y14_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mstatus_mie~4                            ; LCCOMB_X38_Y16_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval[15]~58                             ; LCCOMB_X36_Y14_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtvec_base[14]~0                         ; LCCOMB_X38_Y14_N4  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~1  ; LCCOMB_X21_Y17_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~10 ; LCCOMB_X31_Y8_N4   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~11 ; LCCOMB_X21_Y17_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~12 ; LCCOMB_X21_Y17_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~13 ; LCCOMB_X21_Y17_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~14 ; LCCOMB_X21_Y17_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~15 ; LCCOMB_X21_Y15_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~16 ; LCCOMB_X21_Y17_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~17 ; LCCOMB_X21_Y17_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~19 ; LCCOMB_X31_Y8_N26  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~2  ; LCCOMB_X21_Y17_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~21 ; LCCOMB_X32_Y7_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~22 ; LCCOMB_X32_Y7_N14  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~23 ; LCCOMB_X31_Y8_N20  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~24 ; LCCOMB_X32_Y7_N4   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~25 ; LCCOMB_X31_Y8_N22  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~26 ; LCCOMB_X32_Y7_N10  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~27 ; LCCOMB_X31_Y8_N16  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~28 ; LCCOMB_X31_Y8_N14  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~29 ; LCCOMB_X32_Y7_N28  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~3  ; LCCOMB_X21_Y15_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~30 ; LCCOMB_X31_Y8_N28  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~31 ; LCCOMB_X32_Y7_N26  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~32 ; LCCOMB_X31_Y8_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~33 ; LCCOMB_X32_Y7_N20  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~34 ; LCCOMB_X31_Y8_N8   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~4  ; LCCOMB_X21_Y17_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~6  ; LCCOMB_X21_Y17_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~7  ; LCCOMB_X21_Y17_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~8  ; LCCOMB_X31_Y8_N18  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~9  ; LCCOMB_X21_Y17_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                                                                              ; LCCOMB_X27_Y2_N26  ; 1314    ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                                                 ; FF_X36_Y14_N31     ; 231     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|cyc_o~0                                                                          ; LCCOMB_X30_Y22_N24 ; 3       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|wr_dmrd_data~2                                                                   ; LCCOMB_X28_Y14_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|wr_imrd_data~0                                                                   ; LCCOMB_X23_Y13_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                    ; LCCOMB_X29_Y14_N24 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                    ; LCCOMB_X29_Y14_N6  ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                    ; LCCOMB_X29_Y15_N8  ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                    ; LCCOMB_X29_Y15_N2  ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                    ; LCCOMB_X29_Y15_N14 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                    ; LCCOMB_X29_Y15_N26 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                    ; LCCOMB_X29_Y14_N26 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                    ; LCCOMB_X29_Y14_N4  ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ram:soc_ram|mem1_en~0                                                                                             ; LCCOMB_X29_Y15_N4  ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rom:soc_rom|dat_o[30]~0                                                                                           ; LCCOMB_X30_Y22_N16 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rst                                                                                                               ; PIN_J15            ; 207     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div_reg~1                                                                ; LCCOMB_X27_Y23_N6  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~0                                                       ; LCCOMB_X35_Y25_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~1                                                       ; LCCOMB_X32_Y24_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~2                                                       ; LCCOMB_X32_Y24_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~3                                                       ; LCCOMB_X35_Y25_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~4                                                       ; LCCOMB_X34_Y24_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~5                                                       ; LCCOMB_X35_Y24_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~6                                                       ; LCCOMB_X35_Y24_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~7                                                       ; LCCOMB_X32_Y24_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~0                                                       ; LCCOMB_X29_Y22_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~1                                                       ; LCCOMB_X29_Y22_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~2                                                       ; LCCOMB_X29_Y22_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~3                                                       ; LCCOMB_X29_Y22_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~4                                                       ; LCCOMB_X29_Y22_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~5                                                       ; LCCOMB_X29_Y22_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~6                                                       ; LCCOMB_X29_Y22_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~7                                                       ; LCCOMB_X27_Y22_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|baud_counter_mode                                            ; LCCOMB_X30_Y24_N14 ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START                                             ; FF_X29_Y25_N31     ; 56      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|rx_counter_en~0                                              ; LCCOMB_X29_Y24_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|rx_sipo_en~0                                                 ; LCCOMB_X29_Y24_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|baud_counter_mode                                         ; LCCOMB_X27_Y25_N18 ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|tx_counter_en~0                                           ; LCCOMB_X26_Y25_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|tx_piso_en~0                                              ; LCCOMB_X27_Y25_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                     ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                  ; PIN_R8            ; 397     ; 60                                   ; Global Clock         ; GCLK18           ; --                        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; LCCOMB_X27_Y2_N26 ; 1314    ; 865                                  ; Global Clock         ; GCLK19           ; --                        ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; leaf:soc_cpu|core:leaf_core|instr_reg[20]                                                                                  ; 272     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[21]                                                                                  ; 271     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                                  ; 257     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                                  ; 257     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[22]                                                                                  ; 255     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                                  ; 245     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                                  ; 241     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                                  ; 241     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                                                          ; 231     ;
; rst~input                                                                                                                  ; 207     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[2]~3                                                                                ; 179     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[3]~4                                                                                ; 175     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[4]~17                                                                               ; 173     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[5]~14                                                                               ; 169     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[6]~13                                                                               ; 163     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[7]~16                                                                               ; 156     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[8]~15                                                                               ; 133     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[14]~10                                                                              ; 129     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[13]~9                                                                               ; 129     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[12]~8                                                                               ; 129     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[11]~7                                                                               ; 129     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[10]~6                                                                               ; 129     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[9]~5                                                                                ; 129     ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux8~1             ; 106     ;
; leaf:soc_cpu|core:leaf_core|instr_reg[14]                                                                                  ; 83      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~2                   ; 76      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[0]~0                             ; 75      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[1]                               ; 72      ;
; ram:soc_ram|mem1_en~0                                                                                                      ; 68      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux6~3             ; 67      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[3]~1                             ; 64      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START                                                      ; 56      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux9~1             ; 55      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux63~11                       ; 54      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux62~5                        ; 53      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[12]                                                                                  ; 52      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[13]                                                                                  ; 51      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux7~2             ; 46      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[24]                                                                                  ; 42      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[19]                                                                                  ; 39      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|Mux3~0               ; 38      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[27]                                                                                  ; 38      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|ex_ctrl.op_en~0    ; 38      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux8~3                                    ; 37      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux8~2                                    ; 37      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|dmls_ctrl.en~1     ; 36      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|op[3]~0              ; 35      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_en                                             ; 33      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|wr_dmrd_data~2                                                                            ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval[15]~58                                      ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mscratch[24]~0                                    ; 32      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|wr_imrd_data~0                                                                            ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~34          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~33          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~32          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~31          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~30          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~29          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~28          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~27          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~26          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~25          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~24          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~23          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~22          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~21          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~19          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~17          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~16          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~15          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~14          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~13          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~12          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~11          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~10          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~9           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~8           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~7           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~6           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~4           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~3           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~2           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~1           ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal5~1                                          ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal10~2                                         ; 32      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[10]                                                                                  ; 32      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[8]                                                                                   ; 32      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[9]                                                                                   ; 32      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux24~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux26~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux25~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux20~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux19~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux22~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux21~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux16~1                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux15~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux18~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux17~4                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux27~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux28~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux10~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux9~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux8~6                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux12~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux11~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux14~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux13~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux4~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux3~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux6~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux5~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux30~7                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux0~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux31~2                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux2~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux1~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux29~3                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux7~2                                    ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux23~7                                   ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal6~0                                          ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|taken~3                                                           ; 31      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtvec_base[14]~0                                  ; 30      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[12]~0                                        ; 30      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal8~0                                          ; 30      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~2                        ; 30      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal4~0                                          ; 29      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux33~2                        ; 29      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                                             ; 28      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|arith_op~1                     ; 28      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                                             ; 28      ;
; rom:soc_rom|dat_o[30]~0                                                                                                    ; 27      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                                             ; 27      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                                             ; 27      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux8~7                                    ; 26      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux33~1                        ; 26      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~3                        ; 26      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux33~0                        ; 26      ;
; Equal2~0                                                                                                                   ; 24      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux24~0                                   ; 24      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[31]~3                            ; 24      ;
; Equal0~5                                                                                                                   ; 22      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux5~0             ; 22      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[5]                                                                                   ; 22      ;
; Equal3~19                                                                                                                  ; 21      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[4]                                                                                   ; 21      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o~2                                                                                   ; 20      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[31]~4                                ; 19      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                                                   ; 19      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                                                ; 19      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[6]                                                                                   ; 18      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux0~1             ; 17      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[4]~3                             ; 17      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|baud_counter_mode                                                     ; 16      ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                             ; 16      ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                             ; 16      ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                             ; 16      ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                             ; 16      ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                             ; 16      ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                             ; 16      ;
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[0]                             ; 16      ;
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|decode_jsa:decode2|eq_node[1]                             ; 16      ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div_reg~1                                                                         ; 16      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux24~2                                             ; 16      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|baud_counter_mode                                                  ; 16      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux4~0             ; 16      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux3~0             ; 16      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux40~2                        ; 15      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux40~1                        ; 15      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux40~0                        ; 15      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux54~2                        ; 15      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[2]                                                                                   ; 15      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[3]                                                                                   ; 15      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[15]~11                                                                              ; 13      ;
; uart_wbsl:soc_io|uart:internal_uart|rx_fifo_rd~2                                                                           ; 13      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux54~0                        ; 13      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                                             ; 12      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                                                     ; 12      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                                             ; 12      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                                             ; 11      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                                             ; 11      ;
; uart_wbsl:soc_io|rd~5                                                                                                      ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[7]~23                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[6]~22                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[5]~21                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[4]~20                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[3]~19                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[2]~18                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[1]~17                                     ; 11      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[31]                                                                             ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|int_strg_ctrl[1]~1 ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[0]~16                                     ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux11~0                ; 11      ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux1~1                 ; 11      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                                             ; 11      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                                             ; 11      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                                             ; 11      ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|write_data~0                                                              ; 10      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|Equal0~4                                                              ; 10      ;
; leaf:soc_cpu|core:leaf_core|instr_reg[26]                                                                                  ; 10      ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                                             ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                                             ; 9       ;
; cpu_drd[7]~5                                                                                                               ; 9       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux30~3                                   ; 9       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|write_data~0                                                              ; 9       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux15~0                ; 9       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux12~0                ; 9       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~6                   ; 9       ;
; debug_reg:soc_dbg|value[7]~10                                                                                              ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|rx_sipo_en~0                                                          ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                                             ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~7                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~6                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~5                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~4                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~3                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~2                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~1                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|Decoder0~0                                                                ; 8       ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                                          ; 8       ;
; cpu_drd[9]~72                                                                                                              ; 8       ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                                          ; 8       ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                                          ; 8       ;
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                                          ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~18          ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~5           ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~0           ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal5~0                                          ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux24~0                                             ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~7                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~6                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~5                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~4                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~3                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~2                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~1                                                                ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|Decoder0~0                                                                ; 8       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                                                      ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~53                 ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux22~20             ; 8       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[31]                                                                                  ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[30]~2                                ; 8       ;
; debug_reg:soc_dbg|value~0                                                                                                  ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|dmls_ctrl.en~0     ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|tx_piso_en~0                                                       ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|Equal0~4                                                           ; 8       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                                                    ; 8       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux30~8                                   ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mstatus_mie~3                                     ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Equal1~1           ; 7       ;
; cpu_drd[5]~4                                                                                                               ; 7       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                                                     ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux30~4                                   ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Decoder0~20          ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux23~2                                   ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux23~1                                   ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|Mux23~0                                   ; 7       ;
; Equal0~3                                                                                                                   ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~33                 ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux58~21             ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux1~0                 ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux59~20             ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux24~20             ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux26~20             ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux21~20             ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|op[1]~2              ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[0]                               ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[21]~16                               ; 7       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[2]~0                                 ; 7       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|empty~0                                                                   ; 7       ;
; cpu_drd[5]~130                                                                                                             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[0]~0                                   ; 6       ;
; cpu_drd[5]~11                                                                                                              ; 6       ;
; cpu_drd[5]~6                                                                                                               ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal1~4                                          ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~41                 ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux57~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux56~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux54~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux53~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux52~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux51~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux50~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux49~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux48~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux46~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux45~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux44~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux43~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux42~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux41~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux40~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux38~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux37~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux36~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux35~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux34~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux33~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux32~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~20                 ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux47~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux23~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux25~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~8                   ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~7                   ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux28~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux27~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux20~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux19~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux16~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux15~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux18~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~4                   ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[2]~7                                 ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|arith_op~2                     ; 6       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[30]                                                                                  ; 6       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[25]                                                                                  ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux10~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[22]~15                               ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux9~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[23]~14                               ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux8~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux7~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux12~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[20]~11                               ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux11~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux14~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux13~20             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux4~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux3~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux6~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux5~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux0~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[7]                                                                                   ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux2~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux1~20              ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux27~0                ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux39~21             ; 6       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux55~21             ; 6       ;
; uart_wbsl:soc_io|rd~7                                                                                                      ; 5       ;
; rom:soc_rom|Mux4~1                                                                                                         ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mie_mtie~0                                        ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mie_meie~4                                        ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~97                                          ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~71                                          ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~62                                          ; 5       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                                             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal2~0                                          ; 5       ;
; Equal0~4                                                                                                                   ; 5       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[16]~12                                                                              ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux60~21             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux61~21             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux62~20             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux47~1                        ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~37                 ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[31]~4                            ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux63~20             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux29~20             ; 5       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[11]                                                                                  ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[1]~18                                ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|Equal0~1             ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|op[5]~1              ; 5       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[29]                                                                                  ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[3]~4                                 ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[24]~13                               ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[19]~12                               ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[18]~9                                ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[1]~3                                 ; 5       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[29]~3                                ; 5       ;
; ram:soc_ram|ack                                                                                                            ; 5       ;
; rom:soc_rom|idle                                                                                                           ; 5       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                                                 ; 5       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]                                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~116                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~113                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~111                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~109                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~106                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~104                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~102                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~100                                         ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~98                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~95                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~93                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~91                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~89                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~87                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~85                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~83                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~81                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~79                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~77                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~75                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~66                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~64                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~60                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~57                                          ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|empty~0                                                                   ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|full~1                                                                    ; 4       ;
; uart_wbsl:soc_io|rd~6                                                                                                      ; 4       ;
; cpu_ack~9                                                                                                                  ; 4       ;
; Equal3~18                                                                                                                  ; 4       ;
; Equal1~10                                                                                                                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal7~0                                          ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux2~1             ; 4       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[23]                                                                             ; 4       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                                             ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux17~20             ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux30~20             ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux31~20             ; 4       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                                                        ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|full~1                                                                    ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[14]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[13]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[12]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[11]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[10]                                                                           ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[9]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[8]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[7]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[6]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[5]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[4]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[3]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[2]                                                                            ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[1]                                                                            ; 4       ;
; Equal1~9                                                                                                                   ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux49~6                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux50~6                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux51~6                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux52~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux53~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux54~8                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux55~6                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux57~7                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux58~7                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux40~9                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux33~13                       ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux36~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux38~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux39~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux41~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux42~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux35~9                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux37~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux44~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux45~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~46                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux46~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux43~5                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux34~7                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux56~4                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~35                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~32                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~11                       ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~24                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux59~7                        ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~10                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~34                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~27                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[7]~34                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[8]~33                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[5]~32                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[6]~31                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[2]~30                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[3]~29                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[4]~28                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[11]~27                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[12]~26                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[15]~23                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[16]~22                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[13]~21                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux27~3                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~9                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~7                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[3]~8                                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[0]~17                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[28]                                                                                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux28~2                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[17]~10                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~2                  ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[27]~8                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[28]~7                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[25]~6                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[26]~5                                ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[0]~2                                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[0]~1                                 ; 4       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux7~0             ; 4       ;
; leaf:soc_cpu|core:leaf_core|flush_reg                                                                                      ; 4       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[1]                                                                                   ; 4       ;
; leaf:soc_cpu|core:leaf_core|instr_reg[0]                                                                                   ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]                               ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                                                    ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                                                    ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                                                       ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[7]                                                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[8]                                                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[5]                                                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[6]                                                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[16]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[15]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[14]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[13]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[12]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[11]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[10]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[9]                                                               ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[25]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[23]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[18]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[29]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[21]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[19]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[22]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[20]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[26]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[17]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[30]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[31]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[28]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[27]                                                              ; 4       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[24]                                                              ; 4       ;
; uart_wbsl:soc_io|uart:internal_uart|rx_fifo_rd                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|adr_o[23]~18                                                                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[14]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux63~12                       ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[14]~35                               ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|rx_counter_en~0                                                       ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]                                  ; 3       ;
; rom:soc_rom|Mux4~0                                                                                                         ; 3       ;
; ram:soc_ram|mem3_we~1                                                                                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mie_meie~2                                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~73                                          ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~69                                          ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                                                   ; 3       ;
; cpu_drd[7]~28                                                                                                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[15]~39                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[14]~37                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[13]~35                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[12]~33                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[11]~31                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[10]~29                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[9]~27                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[8]~25                                     ; 3       ;
; cpu_ack~8                                                                                                                  ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[21]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[22]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[19]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[20]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[17]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[18]                                                                             ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[16]                                                                             ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|int_strg_ctrl[1]~0 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Equal1~0           ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|tx_fifo_wr~0                                                                           ; 3       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|cyc_o~0                                                                                   ; 3       ;
; Equal3~17                                                                                                                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux60~4                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux61~4                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~73                 ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|tx_counter_en~0                                                    ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div[0]                                                                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[15]~15                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[7]~14                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[14]~13                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[6]~12                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[13]~11                                    ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[5]~10                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[12]~9                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[4]~8                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[11]~7                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[3]~6                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[10]~5                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[2]~4                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[9]~3                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[1]~2                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~66                 ; 3       ;
; Equal1~5                                                                                                                   ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux32~7                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux33~4                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~68                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~64                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~94                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~60                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~77                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~57                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~47                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~58                  ; 3       ;
; Equal1~0                                                                                                                   ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~46                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~39                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~36                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~34                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~28                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~21                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~20                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~17                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~35                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~39                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~11                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~9                   ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~31                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[2]~5                             ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[3]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[3]~10                                ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[4]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[5]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux26~0                ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[6]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[6]~29                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[7]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[7]~28                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[8]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[8]~27                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[9]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[9]~26                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[10]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[10]~25                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[11]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[11]~24                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[12]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[12]~23                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[13]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[13]~22                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[14]~21                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[15]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[15]~20                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[16]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[16]~19                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[17]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[17]~18                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[18]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[18]~17                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[19]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[19]~16                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[20]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[20]~15                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[21]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[21]~14                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[22]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[22]~13                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[23]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[23]~12                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[24]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[24]~11                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[25]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[25]~10                           ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[26]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[26]~9                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[27]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[27]~8                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[28]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[28]~7                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[29]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[29]~6                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[30]                              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[30]~5                            ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux31~1                        ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~21                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~18                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[8]~1                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[0]~0                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~15                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[9]~25                                ; 3       ;
; leaf:soc_cpu|core:leaf_core|pc_reg[9]                                                                                      ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[10]~24                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|pc_reg[10]                                                                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~12                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~13                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~12                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|pc_reg[14]                                                                                     ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd0[14]~19                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~3                   ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux31~19             ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux31~9              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd0[1]                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux30~19             ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|Mux30~9              ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|opd1[1]~6                                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu_ctrl:ex_alu_ctrl|Equal0~0             ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~6                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~3                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~10                 ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~9                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux30~2                ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~4                  ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|imm_gen:id_imm_gen|Mux29~2                ; 3       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux6~0             ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                                                   ; 3       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]                               ; 3       ;
; rom:soc_rom|dat_o[0]                                                                                                       ; 3       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[4]                                                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[3]                                                               ; 3       ;
; leaf:soc_cpu|core:leaf_core|if_stage:core_if_stage|pc_reg[2]                                                               ; 3       ;
; rx~input                                                                                                                   ; 2       ;
; clk~input                                                                                                                  ; 2       ;
; cpu_ack~10                                                                                                                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~137                                         ; 2       ;
; cpu_drd[7]~131                                                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal1~5                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~78                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~12                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~125                 ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|Selector3~0                                                           ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]                                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[27]~63                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[28]~62                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[25]~61                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[29]~60                                    ; 2       ;
; rom:soc_rom|Mux5~0                                                                                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[19]~59                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[19]~58                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[17]~57                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[17]~56                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[30]~55                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[18]~54                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[26]~53                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[18]~52                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[21]~51                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[21]~50                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[20]~49                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[20]~48                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[22]~47                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[22]~46                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[16]~45                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[23]~44                                    ; 2       ;
; ram:soc_ram|mem2_we~1                                                                                                      ; 2       ;
; rom:soc_rom|Mux13~1                                                                                                        ; 2       ;
; ram:soc_ram|mem1_we~0                                                                                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[24]~43                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[16]~42                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[31]~41                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[23]~40                                    ; 2       ;
; ram:soc_ram|mem3_we~3                                                                                                      ; 2       ;
; ram:soc_ram|mem3_we~2                                                                                                      ; 2       ;
; rom:soc_rom|Mux0~0                                                                                                         ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|Selector1~0                                                           ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|wr                                                                    ; 2       ;
; ram:soc_ram|mem0_we~0                                                                                                      ; 2       ;
; ram:soc_ram|mem3_we~0                                                                                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Mux24~3                                           ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Mux24~1                                           ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~112                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mie_meie~3                                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~110                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~105                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~103                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~101                                         ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~99                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~96                                          ; 2       ;
; cpu_drd[14]~129                                                                                                            ; 2       ;
; cpu_drd[12]~126                                                                                                            ; 2       ;
; cpu_drd[13]~123                                                                                                            ; 2       ;
; cpu_drd[11]~120                                                                                                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mstatus_mie~4                                     ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mstatus_mie~2                                     ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~94                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~92                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~90                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~88                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~86                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~84                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~82                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~80                                          ; 2       ;
; cpu_drd[27]~117                                                                                                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~78                                          ; 2       ;
; cpu_drd[28]~115                                                                                                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~76                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~74                                          ; 2       ;
; cpu_drd[25]~113                                                                                                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~72                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~70                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~68                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~65                                          ; 2       ;
; cpu_drd[29]~111                                                                                                            ; 2       ;
; cpu_drd[19]~109                                                                                                            ; 2       ;
; cpu_drd[17]~108                                                                                                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~63                                          ; 2       ;
; cpu_drd[30]~106                                                                                                            ; 2       ;
; cpu_drd[9]~104                                                                                                             ; 2       ;
; cpu_drd[18]~101                                                                                                            ; 2       ;
; cpu_drd[10]~100                                                                                                            ; 2       ;
; cpu_drd[26]~97                                                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~61                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~59                                          ; 2       ;
; cpu_drd[21]~95                                                                                                             ; 2       ;
; cpu_drd[20]~93                                                                                                             ; 2       ;
; cpu_drd[22]~91                                                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Equal7~1                                          ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtval~56                                          ; 2       ;
; cpu_drd[16]~89                                                                                                             ; 2       ;
; cpu_drd[7]~87                                                                                                              ; 2       ;
; cpu_drd[23]~78                                                                                                             ; 2       ;
; cpu_drd[15]~76                                                                                                             ; 2       ;
; cpu_drd[8]~73                                                                                                              ; 2       ;
; cpu_drd[24]~69                                                                                                             ; 2       ;
; cpu_drd[31]~67                                                                                                             ; 2       ;
; cpu_drd[2]                                                                                                                 ; 2       ;
; cpu_drd[4]                                                                                                                 ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|full~0                                                                    ; 2       ;
; cpu_drd[1]                                                                                                                 ; 2       ;
; cpu_drd[0]                                                                                                                 ; 2       ;
; cpu_drd[6]~33                                                                                                              ; 2       ;
; cpu_drd[3]                                                                                                                 ; 2       ;
; cpu_drd[5]                                                                                                                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[23]~38                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[22]~36                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[21]~34                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[20]~32                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[19]~30                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[18]~28                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[17]~26                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|dmwr_data[16]~24                                    ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector24~4                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector26~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector25~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector20~5                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector19~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector22~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector21~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector16~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector15~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector18~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~9                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector17~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~8                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[14]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~7                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[12]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector27~4                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~6                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector28~5                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector10~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector9~3                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector8~3                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector12~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector11~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector14~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector13~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector4~3                                       ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[27]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector3~3                                       ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[28]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector6~3                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector5~3                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~5                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[9]                                                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[25]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector30~2                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector0~4                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector31~2                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector2~3                                       ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[29]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector1~3                                       ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[30]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~4                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[10]                                                                             ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[26]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector29~4                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector7~3                                       ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~3                                              ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux24~1                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|Selector23~3                                      ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~2                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[7]                                                                              ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~1                                              ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|lsu:stage_lsu|Mux0~0                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[8]                                                                              ; 2       ;
; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[24]                                                                             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux1~0             ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|id_block:stage_id_block|main_ctrl:id_main_ctrl|Mux0~0             ; 2       ;
; uart_wbsl:soc_io|uart:internal_uart|baud_div_reg~0                                                                         ; 2       ;
; Equal0~2                                                                                                                   ; 2       ;
; Equal0~0                                                                                                                   ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~72                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~71                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~69                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~68                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~67                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|gtd_opd1[5]~30                            ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux32~6                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux32~4                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux32~1                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux32~0                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~121                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~119                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~117                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~65                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~64                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~114                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~70                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~112                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~111                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~63                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~110                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~69                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~62                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~108                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~61                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~60                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~104                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~67                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~103                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~66                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~102                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~101                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~59                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~100                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~65                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~98                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~63                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~58                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~57                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~93                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~91                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux35~0                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~56                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~90                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~89                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~62                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~87                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~86                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~85                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~84                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~83                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~55                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~82                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~61                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~59                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~81                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~80                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~79                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~52                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~51                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~78                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~58                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~56                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~55                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~76                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~75                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~74                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~73                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~72                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~71                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~70                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~69                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~68                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~67                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~66                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~65                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux34~2                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~45                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~44                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~63                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~62                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~61                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~60                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~57                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~54                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~55                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~54                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~53                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~51                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~50                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~49                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~48                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~47                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~46                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~45                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~44                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~43                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~51                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~42                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~49                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~43                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight1~42                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~38                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~37                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~45                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~44                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~31                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~6                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|Mux48~5                        ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftRight0~42                 ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~29                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~27                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~26                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~23                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~19                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~18                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~16                  ; 2       ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu|ShiftLeft0~15                  ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                        ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; M9K_X22_Y22_N0, M9K_X22_Y16_N0, M9K_X22_Y28_N0, M9K_X33_Y9_N0, M9K_X33_Y27_N0, M9K_X33_Y7_N0, M9K_X22_Y25_N0, M9K_X22_Y10_N0, M9K_X33_Y24_N0, M9K_X33_Y25_N0, M9K_X22_Y30_N0, M9K_X33_Y12_N0, M9K_X33_Y30_N0, M9K_X33_Y32_N0, M9K_X33_Y28_N0, M9K_X22_Y24_N0  ; Don't care           ; Old data        ; Old data        ;
; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; M9K_X33_Y19_N0, M9K_X33_Y20_N0, M9K_X33_Y13_N0, M9K_X33_Y23_N0, M9K_X33_Y11_N0, M9K_X33_Y26_N0, M9K_X33_Y16_N0, M9K_X22_Y15_N0, M9K_X33_Y18_N0, M9K_X33_Y22_N0, M9K_X22_Y7_N0, M9K_X22_Y26_N0, M9K_X33_Y17_N0, M9K_X22_Y19_N0, M9K_X22_Y12_N0, M9K_X33_Y15_N0 ; Don't care           ; Old data        ; Old data        ;
; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; M9K_X22_Y32_N0, M9K_X33_Y29_N0, M9K_X22_Y21_N0, M9K_X22_Y18_N0, M9K_X22_Y2_N0, M9K_X22_Y17_N0, M9K_X33_Y21_N0, M9K_X33_Y33_N0, M9K_X22_Y23_N0, M9K_X22_Y4_N0, M9K_X22_Y29_N0, M9K_X22_Y31_N0, M9K_X33_Y14_N0, M9K_X33_Y2_N0, M9K_X33_Y31_N0, M9K_X33_Y4_N0    ; Don't care           ; Old data        ; Old data        ;
; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; M9K_X22_Y5_N0, M9K_X33_Y6_N0, M9K_X22_Y6_N0, M9K_X33_Y3_N0, M9K_X22_Y8_N0, M9K_X22_Y3_N0, M9K_X22_Y11_N0, M9K_X22_Y9_N0, M9K_X22_Y20_N0, M9K_X22_Y13_N0, M9K_X22_Y14_N0, M9K_X33_Y8_N0, M9K_X33_Y5_N0, M9K_X22_Y27_N0, M9K_X22_Y33_N0, M9K_X33_Y10_N0         ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 8,883 / 71,559 ( 12 % ) ;
; C16 interconnects           ; 492 / 2,597 ( 19 % )    ;
; C4 interconnects            ; 6,976 / 46,848 ( 15 % ) ;
; Direct links                ; 492 / 71,559 ( < 1 % )  ;
; Global clocks               ; 2 / 20 ( 10 % )         ;
; Local interconnects         ; 2,218 / 24,624 ( 9 % )  ;
; R24 interconnects           ; 549 / 2,496 ( 22 % )    ;
; R4 interconnects            ; 8,711 / 62,424 ( 14 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.43) ; Number of LABs  (Total = 293) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 9                             ;
; 3                                           ; 2                             ;
; 4                                           ; 20                            ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 4                             ;
; 9                                           ; 5                             ;
; 10                                          ; 3                             ;
; 11                                          ; 2                             ;
; 12                                          ; 8                             ;
; 13                                          ; 6                             ;
; 14                                          ; 14                            ;
; 15                                          ; 19                            ;
; 16                                          ; 186                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.78) ; Number of LABs  (Total = 293) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 30                            ;
; 1 Clock                            ; 255                           ;
; 1 Clock enable                     ; 43                            ;
; 1 Sync. clear                      ; 19                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 167                           ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.84) ; Number of LABs  (Total = 293) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 6                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 18                            ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 7                             ;
; 13                                           ; 3                             ;
; 14                                           ; 5                             ;
; 15                                           ; 10                            ;
; 16                                           ; 21                            ;
; 17                                           ; 14                            ;
; 18                                           ; 23                            ;
; 19                                           ; 18                            ;
; 20                                           ; 17                            ;
; 21                                           ; 13                            ;
; 22                                           ; 11                            ;
; 23                                           ; 10                            ;
; 24                                           ; 9                             ;
; 25                                           ; 7                             ;
; 26                                           ; 17                            ;
; 27                                           ; 6                             ;
; 28                                           ; 15                            ;
; 29                                           ; 4                             ;
; 30                                           ; 6                             ;
; 31                                           ; 8                             ;
; 32                                           ; 16                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.90) ; Number of LABs  (Total = 293) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 8                             ;
; 2                                                ; 10                            ;
; 3                                                ; 16                            ;
; 4                                                ; 12                            ;
; 5                                                ; 10                            ;
; 6                                                ; 11                            ;
; 7                                                ; 22                            ;
; 8                                                ; 24                            ;
; 9                                                ; 21                            ;
; 10                                               ; 18                            ;
; 11                                               ; 14                            ;
; 12                                               ; 13                            ;
; 13                                               ; 13                            ;
; 14                                               ; 18                            ;
; 15                                               ; 12                            ;
; 16                                               ; 18                            ;
; 17                                               ; 9                             ;
; 18                                               ; 9                             ;
; 19                                               ; 4                             ;
; 20                                               ; 9                             ;
; 21                                               ; 3                             ;
; 22                                               ; 2                             ;
; 23                                               ; 2                             ;
; 24                                               ; 10                            ;
; 25                                               ; 2                             ;
; 26                                               ; 0                             ;
; 27                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.10) ; Number of LABs  (Total = 293) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 8                             ;
; 7                                            ; 1                             ;
; 8                                            ; 12                            ;
; 9                                            ; 6                             ;
; 10                                           ; 3                             ;
; 11                                           ; 7                             ;
; 12                                           ; 1                             ;
; 13                                           ; 5                             ;
; 14                                           ; 5                             ;
; 15                                           ; 7                             ;
; 16                                           ; 5                             ;
; 17                                           ; 5                             ;
; 18                                           ; 9                             ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 6                             ;
; 22                                           ; 6                             ;
; 23                                           ; 4                             ;
; 24                                           ; 5                             ;
; 25                                           ; 12                            ;
; 26                                           ; 12                            ;
; 27                                           ; 9                             ;
; 28                                           ; 7                             ;
; 29                                           ; 13                            ;
; 30                                           ; 13                            ;
; 31                                           ; 21                            ;
; 32                                           ; 44                            ;
; 33                                           ; 47                            ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 12        ; 0            ; 12        ; 0            ; 0            ; 12        ; 12        ; 0            ; 12        ; 12        ; 0            ; 9            ; 0            ; 0            ; 3            ; 0            ; 9            ; 3            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 12           ; 0         ; 12           ; 12           ; 0         ; 0         ; 12           ; 0         ; 0         ; 12           ; 3            ; 12           ; 12           ; 9            ; 12           ; 3            ; 9            ; 12           ; 12           ; 12           ; 3            ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dbg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                           ;
+----------------------------------------------+----------------------+-------------------+
; Source Clock(s)                              ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------------------+----------------------+-------------------+
; clk,leaf:soc_cpu|wb_ctrl:leaf_master|clk     ; clk                  ; 16.3              ;
; clk                                          ; clk                  ; 8.3               ;
; clk,leaf:soc_cpu|wb_ctrl:leaf_master|clk,I/O ; clk                  ; 2.1               ;
+----------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; Source Register                                                                                                    ; Destination Register                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                                                ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 2.187             ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 2.187             ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                                             ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2] ; 1.341             ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                                             ; rom:soc_rom|idle                                               ; 1.093             ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                                              ; rom:soc_rom|idle                                               ; 1.093             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[29][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[6][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[9][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[8][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[2][11]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][11] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[29][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[9][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[8][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[6][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[2][8]   ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][8]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[29][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[6][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[9][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[8][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[2][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][15]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][15] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[29][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][31] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op       ; 1.070             ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "leaf_soc"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'leaf_soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START
        Info (176357): Destination node leaf:soc_cpu|wb_ctrl:leaf_master|clk
Info (176353): Automatically promoted node leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node leaf:soc_cpu|wb_ctrl:leaf_master|clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:02:57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 9.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file D:/www/projects/leaf_soc/output_files/leaf_soc.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Wed Apr 26 15:12:21 2023
    Info: Elapsed time: 00:03:34
    Info: Total CPU time (on all processors): 00:02:54


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/www/projects/leaf_soc/output_files/leaf_soc.fit.smsg.


