// Seed: 3261982271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  final $display(id_3 - id_5);
  assign id_7 = 1 ==? id_1;
endmodule
module module_6 (
    input tri1 id_0,
    output wire id_1
    , id_24,
    input wor id_2,
    output wor id_3,
    output wand id_4,
    output wire id_5,
    input supply1 id_6,
    input wor id_7,
    output uwire id_8,
    output wand id_9,
    input wire id_10,
    input wire id_11,
    input uwire id_12,
    output logic access,
    input tri1 id_14,
    input wire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri1 module_1,
    input tri id_19,
    output supply1 id_20
    , id_25,
    input tri0 id_21,
    input supply0 id_22
);
  initial begin : LABEL_0
    id_13 <= -id_25;
  end
  logic [7:0] id_26;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_25,
      id_25
  );
  assign modCall_1.id_1 = 0;
  wire id_27;
  wire id_28;
  assign id_26[1] = 1;
  wire id_29;
endmodule
