Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 17:21:23 2022
| Host         : LAPTOP-FR2OG12K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pdu_control_sets_placed.rpt
| Design       : pdu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           49 |
| No           | No                    | Yes                    |              48 |           28 |
| No           | Yes                   | No                     |              74 |           22 |
| Yes          | No                    | No                     |              69 |           24 |
| Yes          | No                    | Yes                    |              96 |           73 |
| Yes          | Yes                   | No                     |             135 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+--------------+
|            Clock Signal            |                                         Enable Signal                                         |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+--------------+
|  cpu0/io_we_reg/G0                 |                                                                                               |                         |                1 |              1 |         1.00 |
|  clk_db_BUFG                       |                                                                                               |                         |                1 |              1 |         1.00 |
| ~clk_pdu_BUFG                      |                                                                                               |                         |                1 |              1 |         1.00 |
|  n_1_60_BUFG                       |                                                                                               |                         |                1 |              1 |         1.00 |
|  clk_db_BUFG                       |                                                                                               | cnt_btn_db_r[4]_i_1_n_3 |                1 |              5 |         5.00 |
|  clk_db_BUFG                       |                                                                                               | cnt_sw_db_r[4]_i_1_n_3  |                1 |              5 |         5.00 |
|  clk_db_BUFG                       | btn_db_r[4]_i_1_n_3                                                                           |                         |                2 |              5 |         2.50 |
|  cpu0/Imm0/imm_num_reg[19]_i_1_n_3 |                                                                                               |                         |                2 |              7 |         3.50 |
|  clk_pdu_BUFG                      |                                                                                               | rst                     |                5 |              8 |         1.60 |
|  clk_pdu_BUFG                      |                                                                                               |                         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                     |                                                                                               | rstn_r[15]_i_1_n_3      |                7 |             16 |         2.29 |
|  clk_pdu_BUFG                      | cpu0/ALU0/reg_io[-1111111080]_i_4_0[0]                                                        | rst                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                     |                                                                                               | rst                     |                5 |             20 |         4.00 |
|  clk_pdu_BUFG                      | chk_addr_r[15]_i_1_n_3                                                                        | rst                     |                6 |             23 |         3.83 |
|  clk_cpu_BUFG                      | cpu0/Registers[10][31]_i_1_n_3                                                                | rst                     |               28 |             32 |         1.14 |
|  clk_cpu_BUFG                      | cpu0/Registers[8][31]_i_1_n_3                                                                 | rst                     |               19 |             32 |         1.68 |
|  clk_cpu_BUFG                      | cpu0/Registers[2][31]_i_1_n_3                                                                 | rst                     |               26 |             32 |         1.23 |
|  clk_db_BUFG                       | x_db_1r                                                                                       |                         |               11 |             32 |         2.91 |
|  clk_pdu_BUFG                      | cpu0/ALU0/reg_io[-1111111080]_i_4_1[0]                                                        | rst                     |               13 |             32 |         2.46 |
|  clk_pdu_BUFG                      | brk_addr_r[31]_i_1_n_3                                                                        | rst                     |               10 |             32 |         3.20 |
|  clk_pdu_BUFG                      | swx_data_r[31]_i_1_n_3                                                                        |                         |               11 |             32 |         2.91 |
|  clk_pdu_BUFG                      | tmp_r[31]_i_2_n_3                                                                             | tmp_r[31]_i_1_n_3       |               10 |             32 |         3.20 |
|  n_0_377_BUFG                      |                                                                                               | cpu0/ALU0/AR[0]         |                9 |             32 |         3.56 |
|  reg_io0                           |                                                                                               |                         |               18 |             32 |         1.78 |
|  n_2_379_BUFG                      |                                                                                               |                         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG                      |                                                                                               | rst                     |               22 |             36 |         1.64 |
|  clk_cpu_BUFG                      | cpu0/memory0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                         |               32 |            128 |         4.00 |
|  clk_cpu_BUFG                      | cpu0/memory0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                         |               32 |            128 |         4.00 |
+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+--------------+


