vlib saed_90nm_lib
vmap saed_90nm_lib saed_90nm_lib
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed_90nm_lib saed_90nm_lib 
# Copying /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vlib work
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:37 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X1.v 
# -- Compiling module AND2X1
# 
# Top level modules:
# 	AND2X1
# End time: 14:01:37 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:37 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X2.v 
# -- Compiling module AND2X2
# 
# Top level modules:
# 	AND2X2
# End time: 14:01:38 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:38 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND2X4.v 
# -- Compiling module AND2X4
# 
# Top level modules:
# 	AND2X4
# End time: 14:01:38 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:38 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X1.v 
# -- Compiling module AND3X1
# 
# Top level modules:
# 	AND3X1
# End time: 14:01:38 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:38 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X2.v 
# -- Compiling module AND3X2
# 
# Top level modules:
# 	AND3X2
# End time: 14:01:38 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:38 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND3X4.v 
# -- Compiling module AND3X4
# 
# Top level modules:
# 	AND3X4
# End time: 14:01:38 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:38 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X1.v 
# -- Compiling module AND4X1
# 
# Top level modules:
# 	AND4X1
# End time: 14:01:39 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:39 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X2.v 
# -- Compiling module AND4X2
# 
# Top level modules:
# 	AND4X2
# End time: 14:01:39 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:39 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AND4X4.v 
# -- Compiling module AND4X4
# 
# Top level modules:
# 	AND4X4
# End time: 14:01:39 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ANTENNA.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:39 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ANTENNA.v 
# -- Compiling module ANTENNA
# 
# Top level modules:
# 	ANTENNA
# End time: 14:01:39 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO21X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:39 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO21X1.v 
# -- Compiling module AO21X1
# 
# Top level modules:
# 	AO21X1
# End time: 14:01:39 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO21X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:39 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO21X2.v 
# -- Compiling module AO21X2
# 
# Top level modules:
# 	AO21X2
# End time: 14:01:40 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO22X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:40 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO22X1.v 
# -- Compiling module AO22X1
# 
# Top level modules:
# 	AO22X1
# End time: 14:01:40 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO22X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:40 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO22X2.v 
# -- Compiling module AO22X2
# 
# Top level modules:
# 	AO22X2
# End time: 14:01:40 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO221X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:40 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO221X1.v 
# -- Compiling module AO221X1
# 
# Top level modules:
# 	AO221X1
# End time: 14:01:40 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO221X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:40 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO221X2.v 
# -- Compiling module AO221X2
# 
# Top level modules:
# 	AO221X2
# End time: 14:01:41 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO222X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:41 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO222X1.v 
# -- Compiling module AO222X1
# 
# Top level modules:
# 	AO222X1
# End time: 14:01:41 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO222X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:41 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AO222X2.v 
# -- Compiling module AO222X2
# 
# Top level modules:
# 	AO222X2
# End time: 14:01:41 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:41 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX1.v 
# -- Compiling module AOBUFX1
# 
# Top level modules:
# 	AOBUFX1
# End time: 14:01:41 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:41 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX2.v 
# -- Compiling module AOBUFX2
# 
# Top level modules:
# 	AOBUFX2
# End time: 14:01:42 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:42 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOBUFX4.v 
# -- Compiling module AOBUFX4
# 
# Top level modules:
# 	AOBUFX4
# End time: 14:01:42 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:42 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFARX1.v 
# -- Compiling module AODFFARX1
# -- Compiling UDP UDP_AODFFARX1_Q
# 
# Top level modules:
# 	AODFFARX1
# End time: 14:01:42 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:42 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFARX2.v 
# -- Compiling module AODFFARX2
# -- Compiling UDP UDP_AODFFARX2_Q
# 
# Top level modules:
# 	AODFFARX2
# End time: 14:01:42 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFNARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:42 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFNARX1.v 
# -- Compiling module AODFFNARX1
# -- Compiling UDP UDP_AODFFNARX1_Q
# 
# Top level modules:
# 	AODFFNARX1
# End time: 14:01:42 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFNARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:43 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AODFFNARX2.v 
# -- Compiling module AODFFNARX2
# -- Compiling UDP UDP_AODFFNARX2_Q
# 
# Top level modules:
# 	AODFFNARX2
# End time: 14:01:43 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI21X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:43 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI21X1.v 
# -- Compiling module AOI21X1
# 
# Top level modules:
# 	AOI21X1
# End time: 14:01:43 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI21X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:43 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI21X2.v 
# -- Compiling module AOI21X2
# 
# Top level modules:
# 	AOI21X2
# End time: 14:01:43 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI22X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:43 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI22X1.v 
# -- Compiling module AOI22X1
# 
# Top level modules:
# 	AOI22X1
# End time: 14:01:43 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI22X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:43 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI22X2.v 
# -- Compiling module AOI22X2
# 
# Top level modules:
# 	AOI22X2
# End time: 14:01:44 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI221X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:44 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI221X1.v 
# -- Compiling module AOI221X1
# 
# Top level modules:
# 	AOI221X1
# End time: 14:01:44 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI221X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:44 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI221X2.v 
# -- Compiling module AOI221X2
# 
# Top level modules:
# 	AOI221X2
# End time: 14:01:44 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI222X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:44 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI222X1.v 
# -- Compiling module AOI222X1
# 
# Top level modules:
# 	AOI222X1
# End time: 14:01:44 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI222X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:44 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOI222X2.v 
# -- Compiling module AOI222X2
# 
# Top level modules:
# 	AOI222X2
# End time: 14:01:44 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:44 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX1.v 
# -- Compiling module AOINVX1
# 
# Top level modules:
# 	AOINVX1
# End time: 14:01:45 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:45 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX2.v 
# -- Compiling module AOINVX2
# 
# Top level modules:
# 	AOINVX2
# End time: 14:01:45 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:45 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/AOINVX4.v 
# -- Compiling module AOINVX4
# 
# Top level modules:
# 	AOINVX4
# End time: 14:01:45 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:45 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX1.v 
# -- Compiling module BSLEX1
# 
# Top level modules:
# 	BSLEX1
# End time: 14:01:45 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:45 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX2.v 
# -- Compiling module BSLEX2
# 
# Top level modules:
# 	BSLEX2
# End time: 14:01:46 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:46 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BSLEX4.v 
# -- Compiling module BSLEX4
# 
# Top level modules:
# 	BSLEX4
# End time: 14:01:46 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BUSKP.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:46 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/BUSKP.v 
# -- Compiling module BUSKP
# 
# Top level modules:
# 	BUSKP
# End time: 14:01:46 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/CLOAD1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:47 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/CLOAD1.v 
# -- Compiling module CLOAD1
# 
# Top level modules:
# 	CLOAD1
# End time: 14:01:47 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DCAP.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:47 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DCAP.v 
# -- Compiling module DCAP
# 
# Top level modules:
# 	DCAP
# End time: 14:01:47 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DEC24X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:47 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DEC24X1.v 
# -- Compiling module DEC24X1
# 
# Top level modules:
# 	DEC24X1
# End time: 14:01:47 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DEC24X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:47 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DEC24X2.v 
# -- Compiling module DEC24X2
# 
# Top level modules:
# 	DEC24X2
# End time: 14:01:47 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN1X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:48 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN1X2.v 
# -- Compiling module DELLN1X2
# 
# Top level modules:
# 	DELLN1X2
# End time: 14:01:48 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:48 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN2X2.v 
# -- Compiling module DELLN2X2
# 
# Top level modules:
# 	DELLN2X2
# End time: 14:01:48 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:48 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DELLN3X2.v 
# -- Compiling module DELLN3X2
# 
# Top level modules:
# 	DELLN3X2
# End time: 14:01:48 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:48 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFARX1.v 
# -- Compiling module DFFARX1
# -- Compiling UDP UDP_DFFARX1_Q
# 
# Top level modules:
# 	DFFARX1
# End time: 14:01:48 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:48 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFARX2.v 
# -- Compiling module DFFARX2
# -- Compiling UDP UDP_DFFARX2_Q
# 
# Top level modules:
# 	DFFARX2
# End time: 14:01:49 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:49 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASRX1.v 
# -- Compiling module DFFASRX1
# -- Compiling UDP UDP_DFFASRX1_Q
# -- Compiling UDP UDP_DFFASRX1_QN
# 
# Top level modules:
# 	DFFASRX1
# End time: 14:01:49 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:49 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASRX2.v 
# -- Compiling module DFFASRX2
# -- Compiling UDP UDP_DFFASRX2_Q
# -- Compiling UDP UDP_DFFASRX2_QN
# 
# Top level modules:
# 	DFFASRX2
# End time: 14:01:49 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:49 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASX1.v 
# -- Compiling module DFFASX1
# -- Compiling UDP UDP_DFFASX1_Q
# 
# Top level modules:
# 	DFFASX1
# End time: 14:01:49 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:49 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFASX2.v 
# -- Compiling module DFFASX2
# -- Compiling UDP UDP_DFFASX2_Q
# 
# Top level modules:
# 	DFFASX2
# End time: 14:01:50 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:50 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNARX1.v 
# -- Compiling module DFFNARX1
# -- Compiling UDP UDP_DFFNARX1_Q
# 
# Top level modules:
# 	DFFNARX1
# End time: 14:01:50 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:50 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNARX2.v 
# -- Compiling module DFFNARX2
# -- Compiling UDP UDP_DFFNARX2_Q
# 
# Top level modules:
# 	DFFNARX2
# End time: 14:01:50 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRNX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:50 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRNX1.v 
# -- Compiling module DFFNASRNX1
# -- Compiling UDP UDP_DFFNASRNX1_QN
# 
# Top level modules:
# 	DFFNASRNX1
# End time: 14:01:50 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRNX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:50 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRNX2.v 
# -- Compiling module DFFNASRNX2
# -- Compiling UDP UDP_DFFNASRNX2_QN
# 
# Top level modules:
# 	DFFNASRNX2
# End time: 14:01:51 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRQX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:51 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRQX1.v 
# -- Compiling module DFFNASRQX1
# -- Compiling UDP UDP_DFFNASRQX1_Q
# 
# Top level modules:
# 	DFFNASRQX1
# End time: 14:01:51 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRQX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:51 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRQX2.v 
# -- Compiling module DFFNASRQX2
# -- Compiling UDP UDP_DFFNASRQX2_Q
# 
# Top level modules:
# 	DFFNASRQX2
# End time: 14:01:51 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:51 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRX1.v 
# -- Compiling module DFFNASRX1
# -- Compiling UDP UDP_DFFNASRX1_Q
# -- Compiling UDP UDP_DFFNASRX1_QN
# 
# Top level modules:
# 	DFFNASRX1
# End time: 14:01:52 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:52 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASRX2.v 
# -- Compiling module DFFNASRX2
# -- Compiling UDP UDP_DFFNASRX2_Q
# -- Compiling UDP UDP_DFFNASRX2_QN
# 
# Top level modules:
# 	DFFNASRX2
# End time: 14:01:52 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:52 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASX1.v 
# -- Compiling module DFFNASX1
# -- Compiling UDP UDP_DFFNASX1_Q
# 
# Top level modules:
# 	DFFNASX1
# End time: 14:01:52 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:52 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNASX2.v 
# -- Compiling module DFFNASX2
# -- Compiling UDP UDP_DFFNASX2_Q
# 
# Top level modules:
# 	DFFNASX2
# End time: 14:01:52 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:52 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNX1.v 
# -- Compiling module DFFNX1
# -- Compiling UDP UDP_DFFNX1_Q
# 
# Top level modules:
# 	DFFNX1
# End time: 14:01:53 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:53 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFNX2.v 
# -- Compiling module DFFNX2
# -- Compiling UDP UDP_DFFNX2_Q
# 
# Top level modules:
# 	DFFNX2
# End time: 14:01:53 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFSSRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:53 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFSSRX1.v 
# -- Compiling module DFFSSRX1
# -- Compiling UDP UDP_DFFSSRX1_Q
# 
# Top level modules:
# 	DFFSSRX1
# End time: 14:01:53 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFSSRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:53 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFSSRX2.v 
# -- Compiling module DFFSSRX2
# -- Compiling UDP UDP_DFFSSRX2_Q
# 
# Top level modules:
# 	DFFSSRX2
# End time: 14:01:53 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:53 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v 
# -- Compiling module DFFX1
# -- Compiling UDP UDP_DFFX1_Q
# 
# Top level modules:
# 	DFFX1
# End time: 14:01:54 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:54 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX2.v 
# -- Compiling module DFFX2
# -- Compiling UDP UDP_DFFX2_Q
# 
# Top level modules:
# 	DFFX2
# End time: 14:01:54 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLHLH2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:54 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLHLH2.v 
# -- Compiling module DHFILLHLH2
# 
# Top level modules:
# 	DHFILLHLH2
# End time: 14:01:54 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLHLHLS11.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:54 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLHLHLS11.v 
# -- Compiling module DHFILLHLHLS11
# 
# Top level modules:
# 	DHFILLHLHLS11
# End time: 14:01:54 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLLHL2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:54 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/DHFILLLHL2.v 
# -- Compiling module DHFILLLHL2
# 
# Top level modules:
# 	DHFILLLHL2
# End time: 14:01:55 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/FADDX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:55 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/FADDX1.v 
# -- Compiling module FADDX1
# 
# Top level modules:
# 	FADDX1
# End time: 14:01:55 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/FADDX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:55 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/FADDX2.v 
# -- Compiling module FADDX2
# 
# Top level modules:
# 	FADDX2
# End time: 14:01:55 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HADDX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:55 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HADDX1.v 
# -- Compiling module HADDX1
# 
# Top level modules:
# 	HADDX1
# End time: 14:01:55 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HADDX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:55 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HADDX2.v 
# -- Compiling module HADDX2
# 
# Top level modules:
# 	HADDX2
# End time: 14:01:56 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:56 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X2.v 
# -- Compiling module HEAD2X2
# 
# Top level modules:
# 	HEAD2X2
# End time: 14:01:56 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:56 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X4.v 
# -- Compiling module HEAD2X4
# 
# Top level modules:
# 	HEAD2X4
# End time: 14:01:56 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:56 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X8.v 
# -- Compiling module HEAD2X8
# 
# Top level modules:
# 	HEAD2X8
# End time: 14:01:56 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:56 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X16.v 
# -- Compiling module HEAD2X16
# 
# Top level modules:
# 	HEAD2X16
# End time: 14:01:57 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:57 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEAD2X32.v 
# -- Compiling module HEAD2X32
# 
# Top level modules:
# 	HEAD2X32
# End time: 14:01:57 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:57 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX2.v 
# -- Compiling module HEADX2
# 
# Top level modules:
# 	HEADX2
# End time: 14:01:57 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:57 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX4.v 
# -- Compiling module HEADX4
# 
# Top level modules:
# 	HEADX4
# End time: 14:01:57 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:58 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX8.v 
# -- Compiling module HEADX8
# 
# Top level modules:
# 	HEADX8
# End time: 14:01:58 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:58 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX16.v 
# -- Compiling module HEADX16
# 
# Top level modules:
# 	HEADX16
# End time: 14:01:58 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:58 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/HEADX32.v 
# -- Compiling module HEADX32
# 
# Top level modules:
# 	HEADX32
# End time: 14:01:58 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:58 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX2.v 
# -- Compiling module IBUFFX2
# 
# Top level modules:
# 	IBUFFX2
# End time: 14:01:58 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:58 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX4.v 
# -- Compiling module IBUFFX4
# 
# Top level modules:
# 	IBUFFX4
# End time: 14:01:59 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:59 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX8.v 
# -- Compiling module IBUFFX8
# 
# Top level modules:
# 	IBUFFX8
# End time: 14:01:59 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:59 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX16.v 
# -- Compiling module IBUFFX16
# 
# Top level modules:
# 	IBUFFX16
# End time: 14:01:59 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:59 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/IBUFFX32.v 
# -- Compiling module IBUFFX32
# 
# Top level modules:
# 	IBUFFX32
# End time: 14:01:59 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:01:59 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX0.v 
# -- Compiling module INVX0
# 
# Top level modules:
# 	INVX0
# End time: 14:02:00 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:00 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX1.v 
# -- Compiling module INVX1
# 
# Top level modules:
# 	INVX1
# End time: 14:02:00 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:00 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX2.v 
# -- Compiling module INVX2
# 
# Top level modules:
# 	INVX2
# End time: 14:02:00 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:00 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX4.v 
# -- Compiling module INVX4
# 
# Top level modules:
# 	INVX4
# End time: 14:02:00 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:00 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX8.v 
# -- Compiling module INVX8
# 
# Top level modules:
# 	INVX8
# End time: 14:02:00 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:00 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX16.v 
# -- Compiling module INVX16
# 
# Top level modules:
# 	INVX16
# End time: 14:02:01 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:01 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/INVX32.v 
# -- Compiling module INVX32
# 
# Top level modules:
# 	INVX32
# End time: 14:02:01 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:01 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX1.v 
# -- Compiling module ISOLANDX1
# 
# Top level modules:
# 	ISOLANDX1
# End time: 14:02:01 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:01 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX2.v 
# -- Compiling module ISOLANDX2
# 
# Top level modules:
# 	ISOLANDX2
# End time: 14:02:02 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:02 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX4.v 
# -- Compiling module ISOLANDX4
# 
# Top level modules:
# 	ISOLANDX4
# End time: 14:02:02 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:02 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLANDX8.v 
# -- Compiling module ISOLANDX8
# 
# Top level modules:
# 	ISOLANDX8
# End time: 14:02:02 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:02 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX1.v 
# -- Compiling module ISOLORX1
# 
# Top level modules:
# 	ISOLORX1
# End time: 14:02:02 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:02 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX2.v 
# -- Compiling module ISOLORX2
# 
# Top level modules:
# 	ISOLORX2
# End time: 14:02:02 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:03 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX4.v 
# -- Compiling module ISOLORX4
# 
# Top level modules:
# 	ISOLORX4
# End time: 14:02:03 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:03 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/ISOLORX8.v 
# -- Compiling module ISOLORX8
# 
# Top level modules:
# 	ISOLORX8
# End time: 14:02:03 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:03 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LARX1.v 
# -- Compiling module LARX1
# -- Compiling UDP UDP_LARX1_Q
# 
# Top level modules:
# 	LARX1
# End time: 14:02:03 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:03 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LARX2.v 
# -- Compiling module LARX2
# -- Compiling UDP UDP_LARX2_Q
# 
# Top level modules:
# 	LARX2
# End time: 14:02:03 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRNX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:03 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRNX1.v 
# -- Compiling module LASRNX1
# -- Compiling UDP UDP_LASRNX1_QN
# 
# Top level modules:
# 	LASRNX1
# End time: 14:02:04 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRNX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:04 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRNX2.v 
# -- Compiling module LASRNX2
# -- Compiling UDP UDP_LASRNX2_QN
# 
# Top level modules:
# 	LASRNX2
# End time: 14:02:04 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRQX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:04 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRQX1.v 
# -- Compiling module LASRQX1
# -- Compiling UDP UDP_LASRQX1_Q
# 
# Top level modules:
# 	LASRQX1
# End time: 14:02:04 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRQX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:04 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRQX2.v 
# -- Compiling module LASRQX2
# -- Compiling UDP UDP_LASRQX2_Q
# 
# Top level modules:
# 	LASRQX2
# End time: 14:02:05 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:05 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRX1.v 
# -- Compiling module LASRX1
# -- Compiling UDP UDP_LASRX1_Q
# -- Compiling UDP UDP_LASRX1_QN
# 
# Top level modules:
# 	LASRX1
# End time: 14:02:05 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:05 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASRX2.v 
# -- Compiling module LASRX2
# -- Compiling UDP UDP_LASRX2_Q
# -- Compiling UDP UDP_LASRX2_QN
# 
# Top level modules:
# 	LASRX2
# End time: 14:02:05 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:05 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASX1.v 
# -- Compiling module LASX1
# -- Compiling UDP UDP_LASX1_Q
# 
# Top level modules:
# 	LASX1
# End time: 14:02:05 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:05 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LASX2.v 
# -- Compiling module LASX2
# -- Compiling UDP UDP_LASX2_Q
# 
# Top level modules:
# 	LASX2
# End time: 14:02:06 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LATCHX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:06 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LATCHX1.v 
# -- Compiling module LATCHX1
# -- Compiling UDP UDP_LATCHX1_Q
# 
# Top level modules:
# 	LATCHX1
# End time: 14:02:06 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LATCHX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:06 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LATCHX2.v 
# -- Compiling module LATCHX2
# -- Compiling UDP UDP_LATCHX2_Q
# 
# Top level modules:
# 	LATCHX2
# End time: 14:02:06 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LNANDX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:06 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LNANDX1.v 
# -- Compiling module LNANDX1
# -- Compiling UDP UDP_LNANDX1_Q
# -- Compiling UDP UDP_LNANDX1_QN
# 
# Top level modules:
# 	LNANDX1
# End time: 14:02:07 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LNANDX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:07 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/LNANDX2.v 
# -- Compiling module LNANDX2
# -- Compiling UDP UDP_LNANDX2_Q
# -- Compiling UDP UDP_LNANDX2_QN
# 
# Top level modules:
# 	LNANDX2
# End time: 14:02:07 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX21X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:07 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX21X1.v 
# -- Compiling module MUX21X1
# -- Compiling UDP UDP_MUX21X1_Q
# 
# Top level modules:
# 	MUX21X1
# End time: 14:02:07 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX21X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:07 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX21X2.v 
# -- Compiling module MUX21X2
# -- Compiling UDP UDP_MUX21X2_Q
# 
# Top level modules:
# 	MUX21X2
# End time: 14:02:07 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX41X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:07 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX41X1.v 
# -- Compiling module MUX41X1
# -- Compiling UDP UDP_MUX41X1_Q
# 
# Top level modules:
# 	MUX41X1
# End time: 14:02:08 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX41X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:08 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/MUX41X2.v 
# -- Compiling module MUX41X2
# -- Compiling UDP UDP_MUX41X2_Q
# 
# Top level modules:
# 	MUX41X2
# End time: 14:02:08 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:08 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X0.v 
# -- Compiling module NAND2X0
# 
# Top level modules:
# 	NAND2X0
# End time: 14:02:08 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:08 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X1.v 
# -- Compiling module NAND2X1
# 
# Top level modules:
# 	NAND2X1
# End time: 14:02:08 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:09 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X2.v 
# -- Compiling module NAND2X2
# 
# Top level modules:
# 	NAND2X2
# End time: 14:02:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:09 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND2X4.v 
# -- Compiling module NAND2X4
# 
# Top level modules:
# 	NAND2X4
# End time: 14:02:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:09 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X0.v 
# -- Compiling module NAND3X0
# 
# Top level modules:
# 	NAND3X0
# End time: 14:02:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:09 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X1.v 
# -- Compiling module NAND3X1
# 
# Top level modules:
# 	NAND3X1
# End time: 14:02:10 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:10 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X2.v 
# -- Compiling module NAND3X2
# 
# Top level modules:
# 	NAND3X2
# End time: 14:02:10 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:10 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND3X4.v 
# -- Compiling module NAND3X4
# 
# Top level modules:
# 	NAND3X4
# End time: 14:02:10 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND4X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:10 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND4X0.v 
# -- Compiling module NAND4X0
# 
# Top level modules:
# 	NAND4X0
# End time: 14:02:10 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND4X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:10 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NAND4X1.v 
# -- Compiling module NAND4X1
# 
# Top level modules:
# 	NAND4X1
# End time: 14:02:11 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:11 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX2.v 
# -- Compiling module NBUFFX2
# 
# Top level modules:
# 	NBUFFX2
# End time: 14:02:11 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:11 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX4.v 
# -- Compiling module NBUFFX4
# 
# Top level modules:
# 	NBUFFX4
# End time: 14:02:11 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:11 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX8.v 
# -- Compiling module NBUFFX8
# 
# Top level modules:
# 	NBUFFX8
# End time: 14:02:12 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:12 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX16.v 
# -- Compiling module NBUFFX16
# 
# Top level modules:
# 	NBUFFX16
# End time: 14:02:12 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:12 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NBUFFX32.v 
# -- Compiling module NBUFFX32
# 
# Top level modules:
# 	NBUFFX32
# End time: 14:02:12 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:12 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT1.v 
# -- Compiling module NMT1
# 
# Top level modules:
# 	NMT1
# End time: 14:02:12 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:12 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT2.v 
# -- Compiling module NMT2
# 
# Top level modules:
# 	NMT2
# End time: 14:02:13 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT3.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:13 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NMT3.v 
# -- Compiling module NMT3
# 
# Top level modules:
# 	NMT3
# End time: 14:02:13 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:13 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X0.v 
# -- Compiling module NOR2X0
# 
# Top level modules:
# 	NOR2X0
# End time: 14:02:13 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:13 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X1.v 
# -- Compiling module NOR2X1
# 
# Top level modules:
# 	NOR2X1
# End time: 14:02:13 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:13 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X2.v 
# -- Compiling module NOR2X2
# 
# Top level modules:
# 	NOR2X2
# End time: 14:02:13 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:14 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR2X4.v 
# -- Compiling module NOR2X4
# 
# Top level modules:
# 	NOR2X4
# End time: 14:02:14 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:14 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X0.v 
# -- Compiling module NOR3X0
# 
# Top level modules:
# 	NOR3X0
# End time: 14:02:14 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:14 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X1.v 
# -- Compiling module NOR3X1
# 
# Top level modules:
# 	NOR3X1
# End time: 14:02:14 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:14 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X2.v 
# -- Compiling module NOR3X2
# 
# Top level modules:
# 	NOR3X2
# End time: 14:02:15 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:15 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR3X4.v 
# -- Compiling module NOR3X4
# 
# Top level modules:
# 	NOR3X4
# End time: 14:02:15 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR4X0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:15 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR4X0.v 
# -- Compiling module NOR4X0
# 
# Top level modules:
# 	NOR4X0
# End time: 14:02:15 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR4X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:15 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/NOR4X1.v 
# -- Compiling module NOR4X1
# 
# Top level modules:
# 	NOR4X1
# End time: 14:02:15 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA21X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:15 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA21X1.v 
# -- Compiling module OA21X1
# 
# Top level modules:
# 	OA21X1
# End time: 14:02:16 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA21X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:16 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA21X2.v 
# -- Compiling module OA21X2
# 
# Top level modules:
# 	OA21X2
# End time: 14:02:16 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA22X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:16 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA22X1.v 
# -- Compiling module OA22X1
# 
# Top level modules:
# 	OA22X1
# End time: 14:02:16 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA22X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:16 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA22X2.v 
# -- Compiling module OA22X2
# 
# Top level modules:
# 	OA22X2
# End time: 14:02:16 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA221X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:16 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA221X1.v 
# -- Compiling module OA221X1
# 
# Top level modules:
# 	OA221X1
# End time: 14:02:17 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA221X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:17 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA221X2.v 
# -- Compiling module OA221X2
# 
# Top level modules:
# 	OA221X2
# End time: 14:02:17 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA222X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:17 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA222X1.v 
# -- Compiling module OA222X1
# 
# Top level modules:
# 	OA222X1
# End time: 14:02:17 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA222X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:17 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OA222X2.v 
# -- Compiling module OA222X2
# 
# Top level modules:
# 	OA222X2
# End time: 14:02:18 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI21X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:18 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI21X1.v 
# -- Compiling module OAI21X1
# 
# Top level modules:
# 	OAI21X1
# End time: 14:02:18 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI21X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:18 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI21X2.v 
# -- Compiling module OAI21X2
# 
# Top level modules:
# 	OAI21X2
# End time: 14:02:18 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI22X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:18 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI22X1.v 
# -- Compiling module OAI22X1
# 
# Top level modules:
# 	OAI22X1
# End time: 14:02:18 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI22X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:18 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI22X2.v 
# -- Compiling module OAI22X2
# 
# Top level modules:
# 	OAI22X2
# End time: 14:02:19 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI221X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:19 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI221X1.v 
# -- Compiling module OAI221X1
# 
# Top level modules:
# 	OAI221X1
# End time: 14:02:19 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI221X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:19 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI221X2.v 
# -- Compiling module OAI221X2
# 
# Top level modules:
# 	OAI221X2
# End time: 14:02:19 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI222X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:19 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI222X1.v 
# -- Compiling module OAI222X1
# 
# Top level modules:
# 	OAI222X1
# End time: 14:02:19 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI222X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:19 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OAI222X2.v 
# -- Compiling module OAI222X2
# 
# Top level modules:
# 	OAI222X2
# End time: 14:02:20 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:20 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X1.v 
# -- Compiling module OR2X1
# 
# Top level modules:
# 	OR2X1
# End time: 14:02:20 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:20 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X2.v 
# -- Compiling module OR2X2
# 
# Top level modules:
# 	OR2X2
# End time: 14:02:20 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:20 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR2X4.v 
# -- Compiling module OR2X4
# 
# Top level modules:
# 	OR2X4
# End time: 14:02:21 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:21 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X1.v 
# -- Compiling module OR3X1
# 
# Top level modules:
# 	OR3X1
# End time: 14:02:21 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:21 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X2.v 
# -- Compiling module OR3X2
# 
# Top level modules:
# 	OR3X2
# End time: 14:02:21 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:21 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR3X4.v 
# -- Compiling module OR3X4
# 
# Top level modules:
# 	OR3X4
# End time: 14:02:22 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:22 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X1.v 
# -- Compiling module OR4X1
# 
# Top level modules:
# 	OR4X1
# End time: 14:02:22 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:22 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X2.v 
# -- Compiling module OR4X2
# 
# Top level modules:
# 	OR4X2
# End time: 14:02:22 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:22 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/OR4X4.v 
# -- Compiling module OR4X4
# 
# Top level modules:
# 	OR4X4
# End time: 14:02:22 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:22 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX1.v 
# -- Compiling module PGX1
# 
# Top level modules:
# 	PGX1
# End time: 14:02:23 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:23 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX2.v 
# -- Compiling module PGX2
# 
# Top level modules:
# 	PGX2
# End time: 14:02:23 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:23 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PGX4.v 
# -- Compiling module PGX4
# 
# Top level modules:
# 	PGX4
# End time: 14:02:23 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:23 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT1.v 
# -- Compiling module PMT1
# 
# Top level modules:
# 	PMT1
# End time: 14:02:23 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:23 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT2.v 
# -- Compiling module PMT2
# 
# Top level modules:
# 	PMT2
# End time: 14:02:24 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT3.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:24 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/PMT3.v 
# -- Compiling module PMT3
# 
# Top level modules:
# 	PMT3
# End time: 14:02:24 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:24 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX1.v 
# -- Compiling module SDFFARX1
# -- Compiling UDP UDP_SDFFARX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX1.v(94): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX1.v(95): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFARX1
# End time: 14:02:24 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:24 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX2.v 
# -- Compiling module SDFFARX2
# -- Compiling UDP UDP_SDFFARX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX2.v(94): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFARX2.v(95): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFARX2
# End time: 14:02:25 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:25 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v 
# -- Compiling module SDFFASRSX1
# -- Compiling UDP UDP_SDFFASRSX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v(118): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v(119): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFASRSX1_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v(171): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX1.v(172): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASRSX1
# End time: 14:02:25 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:25 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v 
# -- Compiling module SDFFASRSX2
# -- Compiling UDP UDP_SDFFASRSX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v(118): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v(119): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFASRSX2_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v(171): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRSX2.v(172): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASRSX2
# End time: 14:02:25 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:25 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v 
# -- Compiling module SDFFASRX1
# -- Compiling UDP UDP_SDFFASRX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v(109): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFASRX1_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v(161): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX1.v(162): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASRX1
# End time: 14:02:25 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:25 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v 
# -- Compiling module SDFFASRX2
# -- Compiling UDP UDP_SDFFASRX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v(109): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFASRX2_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v(161): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASRX2.v(162): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASRX2
# End time: 14:02:26 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:26 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX1.v 
# -- Compiling module SDFFASX1
# -- Compiling UDP UDP_SDFFASX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX1.v(93): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX1.v(94): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASX1
# End time: 14:02:26 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:26 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX2.v 
# -- Compiling module SDFFASX2
# -- Compiling UDP UDP_SDFFASX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX2.v(93): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFASX2.v(94): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFASX2
# End time: 14:02:26 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:26 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX1.v 
# -- Compiling module SDFFNARX1
# -- Compiling UDP UDP_SDFFNARX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX1.v(94): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX1.v(95): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNARX1
# End time: 14:02:27 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:27 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX2.v 
# -- Compiling module SDFFNARX2
# -- Compiling UDP UDP_SDFFNARX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX2.v(94): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNARX2.v(95): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNARX2
# End time: 14:02:27 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:27 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v 
# -- Compiling module SDFFNASRX1
# -- Compiling UDP UDP_SDFFNASRX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v(109): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFNASRX1_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v(161): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX1.v(162): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNASRX1
# End time: 14:02:27 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:27 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v 
# -- Compiling module SDFFNASRX2
# -- Compiling UDP UDP_SDFFNASRX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v(109): (vlog-2635) UDP table entry is redundant
# -- Compiling UDP UDP_SDFFNASRX2_QN
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v(161): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASRX2.v(162): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNASRX2
# End time: 14:02:27 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:27 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX1.v 
# -- Compiling module SDFFNASX1
# -- Compiling UDP UDP_SDFFNASX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX1.v(93): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX1.v(94): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNASX1
# End time: 14:02:28 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:28 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX2.v 
# -- Compiling module SDFFNASX2
# -- Compiling UDP UDP_SDFFNASX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX2.v(93): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNASX2.v(94): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNASX2
# End time: 14:02:28 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:28 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX1.v 
# -- Compiling module SDFFNX1
# -- Compiling UDP UDP_SDFFNX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX1.v(81): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX1.v(82): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNX1
# End time: 14:02:28 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:28 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX2.v 
# -- Compiling module SDFFNX2
# -- Compiling UDP UDP_SDFFNX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX2.v(81): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFNX2.v(82): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFNX2
# End time: 14:02:28 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:28 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX1.v 
# -- Compiling module SDFFSSRX1
# -- Compiling UDP UDP_SDFFSSRX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX1.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX1.v(109): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX1.v(110): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFSSRX1
# End time: 14:02:29 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:29 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX2.v 
# -- Compiling module SDFFSSRX2
# -- Compiling UDP UDP_SDFFSSRX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX2.v(108): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX2.v(109): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFSSRX2.v(110): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFSSRX2
# End time: 14:02:29 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:29 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX1.v 
# -- Compiling module SDFFX1
# -- Compiling UDP UDP_SDFFX1_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX1.v(81): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX1.v(82): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFX1
# End time: 14:02:29 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:29 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX2.v 
# -- Compiling module SDFFX2
# -- Compiling UDP UDP_SDFFX2_Q
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX2.v(81): (vlog-2635) UDP table entry is redundant
# ** Warning: /home/hernannr/test-power/saed90nm_typ_ht_verilog/SDFFX2.v(82): (vlog-2635) UDP table entry is redundant
# 
# Top level modules:
# 	SDFFX2
# End time: 14:02:29 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:29 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL1.v 
# -- Compiling module SHFILL1
# 
# Top level modules:
# 	SHFILL1
# End time: 14:02:30 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:30 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL2.v 
# -- Compiling module SHFILL2
# 
# Top level modules:
# 	SHFILL2
# End time: 14:02:30 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL3.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:30 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL3.v 
# -- Compiling module SHFILL3
# 
# Top level modules:
# 	SHFILL3
# End time: 14:02:30 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL64.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:30 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL64.v 
# -- Compiling module SHFILL64
# 
# Top level modules:
# 	SHFILL64
# End time: 14:02:30 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL128.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:30 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/SHFILL128.v 
# -- Compiling module SHFILL128
# 
# Top level modules:
# 	SHFILL128
# End time: 14:02:31 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TIEH.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:31 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TIEH.v 
# -- Compiling module TIEH
# 
# Top level modules:
# 	TIEH
# End time: 14:02:31 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TIEL.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:31 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TIEL.v 
# -- Compiling module TIEL
# 
# Top level modules:
# 	TIEL
# End time: 14:02:31 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:31 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX1.v 
# -- Compiling module TNBUFFX1
# 
# Top level modules:
# 	TNBUFFX1
# End time: 14:02:31 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:31 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX2.v 
# -- Compiling module TNBUFFX2
# 
# Top level modules:
# 	TNBUFFX2
# End time: 14:02:32 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:32 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX4.v 
# -- Compiling module TNBUFFX4
# 
# Top level modules:
# 	TNBUFFX4
# End time: 14:02:32 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:32 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX8.v 
# -- Compiling module TNBUFFX8
# 
# Top level modules:
# 	TNBUFFX8
# End time: 14:02:32 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:32 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX16.v 
# -- Compiling module TNBUFFX16
# 
# Top level modules:
# 	TNBUFFX16
# End time: 14:02:32 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX32.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:33 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/TNBUFFX32.v 
# -- Compiling module TNBUFFX32
# 
# Top level modules:
# 	TNBUFFX32
# End time: 14:02:33 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:33 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR2X1.v 
# -- Compiling module XNOR2X1
# 
# Top level modules:
# 	XNOR2X1
# End time: 14:02:33 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:33 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR2X2.v 
# -- Compiling module XNOR2X2
# 
# Top level modules:
# 	XNOR2X2
# End time: 14:02:33 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:33 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR3X1.v 
# -- Compiling module XNOR3X1
# 
# Top level modules:
# 	XNOR3X1
# End time: 14:02:34 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:34 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XNOR3X2.v 
# -- Compiling module XNOR3X2
# 
# Top level modules:
# 	XNOR3X2
# End time: 14:02:34 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR2X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:34 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR2X1.v 
# -- Compiling module XOR2X1
# 
# Top level modules:
# 	XOR2X1
# End time: 14:02:34 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR2X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:34 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR2X2.v 
# -- Compiling module XOR2X2
# 
# Top level modules:
# 	XOR2X2
# End time: 14:02:34 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR3X1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:35 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR3X1.v 
# -- Compiling module XOR3X1
# 
# Top level modules:
# 	XOR3X1
# End time: 14:02:35 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR3X2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:02:35 on Feb 20,2021
# vlog -reportprogress 300 -work work /home/hernannr/test-power/saed90nm_typ_ht_verilog/XOR3X2.v 
# -- Compiling module XOR3X2
# 
# Top level modules:
# 	XOR3X2
# End time: 14:02:35 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do setuo_simulation.tcl
# Cannot open macro file: setuo_simulation.tcl
do setup_simulation.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_typ_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:04:10 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:04:11 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:04:11 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# ** Error: (vlog-7) Failed to open design unit file "sqrt_all_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:04:11 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup_simulation.tcl line 9
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup_simulation.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_typ_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:04:25 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:04:26 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:04:26 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# ** Error: (vlog-7) Failed to open design unit file "sqrt_all_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:04:26 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup_simulation.tcl line 9
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:08:28 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:08:28 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:08:28 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# ** Error: (vlog-7) Failed to open design unit file "sqrt_all_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:08:29 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup.tcl line 6
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:08:46 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:08:46 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:08:46 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# 
# Top level modules:
# 	sqrt_tb
# End time: 14:08:47 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.sqrt_tb -L saed90nm_typ_ht_verilog_lib 
# Start time: 14:08:47 on Feb 20,2021
# Loading work.sqrt_tb
# Loading saed90nm_typ_ht_verilog_lib.sqrt_Top
# Loading saed90nm_typ_ht_verilog_lib.sqrt_controller
# Loading saed90nm_typ_ht_verilog_lib.DFFARX1
# Loading saed90nm_typ_ht_verilog_lib.AO21X1
# Loading saed90nm_typ_ht_verilog_lib.NAND3X0
# Loading saed90nm_typ_ht_verilog_lib.AND2X1
# Loading saed90nm_typ_ht_verilog_lib.XOR2X1
# Loading saed90nm_typ_ht_verilog_lib.INVX0
# Loading saed90nm_typ_ht_verilog_lib.NOR2X0
# Loading saed90nm_typ_ht_verilog_lib.NAND2X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path
# Loading saed90nm_typ_ht_verilog_lib.DFFX1
# Loading saed90nm_typ_ht_verilog_lib.AO22X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path_DW01_add_0
# Loading saed90nm_typ_ht_verilog_lib.FADDX1
# Loading saed90nm_typ_ht_verilog_lib.XNOR2X1
# Loading saed90nm_typ_ht_verilog_lib.AOI222X1
# Loading saed90nm_typ_ht_verilog_lib.AO221X1
# Loading saed90nm_typ_ht_verilog_lib.OA221X1
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFARX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(71): [TFMPC] - Missing connection for port 'QN'.
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(73): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(73): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(74): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(75): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(76): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(77): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(78): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(78): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(79): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(80): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(81): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(82): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(83): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(83): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(84): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(84): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(85): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(85): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(86): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(86): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(87): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(87): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(88): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(88): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(89): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(89): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(90): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/finish_reg File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(90): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(123): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/add_16_S2 File: sqrt_vlsi_syn.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(123): [TFMPC] - Missing connection for port 'CO'.
stop sim
# uknown option(s): sim
quit -sim
# End time: 14:17:40 on Feb 20,2021, Elapsed time: 0:08:53
# Errors: 1, Warnings: 40
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:18:08 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:18:09 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:18:09 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# ** Error (suppressible): sqrt_all_tb.v(4): (vlog-2388) 'answer' already declared in this scope (sqrt_tb).
# End time: 14:18:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup.tcl line 6
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:18:48 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:18:49 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:18:49 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# 
# Top level modules:
# 	sqrt_tb
# End time: 14:18:49 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.sqrt_tb -L saed90nm_typ_ht_verilog_lib 
# Start time: 14:18:49 on Feb 20,2021
# Loading work.sqrt_tb
# Loading saed90nm_typ_ht_verilog_lib.sqrt_Top
# Loading saed90nm_typ_ht_verilog_lib.sqrt_controller
# Loading saed90nm_typ_ht_verilog_lib.DFFARX1
# Loading saed90nm_typ_ht_verilog_lib.AO21X1
# Loading saed90nm_typ_ht_verilog_lib.NAND3X0
# Loading saed90nm_typ_ht_verilog_lib.AND2X1
# Loading saed90nm_typ_ht_verilog_lib.XOR2X1
# Loading saed90nm_typ_ht_verilog_lib.INVX0
# Loading saed90nm_typ_ht_verilog_lib.NOR2X0
# Loading saed90nm_typ_ht_verilog_lib.NAND2X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path
# Loading saed90nm_typ_ht_verilog_lib.DFFX1
# Loading saed90nm_typ_ht_verilog_lib.AO22X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path_DW01_add_0
# Loading saed90nm_typ_ht_verilog_lib.FADDX1
# Loading saed90nm_typ_ht_verilog_lib.XNOR2X1
# Loading saed90nm_typ_ht_verilog_lib.AOI222X1
# Loading saed90nm_typ_ht_verilog_lib.AO221X1
# Loading saed90nm_typ_ht_verilog_lib.OA221X1
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFARX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(71): [TFMPC] - Missing connection for port 'QN'.
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(73): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(73): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(74): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(75): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(76): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(77): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(78): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(78): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(79): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(80): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(81): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(82): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(83): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(83): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(84): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(84): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(85): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(85): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(86): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(86): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(87): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(87): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(88): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(88): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(89): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(89): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(90): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/finish_reg File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(90): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(123): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/add_16_S2 File: sqrt_vlsi_syn.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(123): [TFMPC] - Missing connection for port 'CO'.
run
# Break in Module sqrt_tb at sqrt_all_tb.v line 14
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
run -continue
step -over
step -over
step -over
# Next activity is in 1 ns.
step -over
step -over
# Next activity is in 40 ps.
step -over
step -over
quit -sim
# End time: 14:23:43 on Feb 20,2021, Elapsed time: 0:04:54
# Errors: 0, Warnings: 40
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:03 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:25:04 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:04 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# ** Error: (vlog-13069) sqrt_all_tb.v(21): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 14:25:04 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup.tcl line 6
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:23 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:25:24 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:24 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# ** Error: (vlog-13069) sqrt_all_tb.v(21): near "d": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 14:25:24 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup.tcl line 6
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:29:14 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:29:15 on Feb 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:29:15 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# ** Error: (vlog-13069) sqrt_all_tb.v(21): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 14:29:15 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./setup.tcl line 6
# /opt-shared-v2/eda/fpga/intelFPGA_pro/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work sqrt_all_tb.v"
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:30:09 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:30:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:30:09 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# 
# Top level modules:
# 	sqrt_tb
# End time: 14:30:09 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.sqrt_tb -L saed90nm_typ_ht_verilog_lib 
# Start time: 14:30:09 on Feb 20,2021
# Loading work.sqrt_tb
# Loading saed90nm_typ_ht_verilog_lib.sqrt_Top
# Loading saed90nm_typ_ht_verilog_lib.sqrt_controller
# Loading saed90nm_typ_ht_verilog_lib.DFFARX1
# Loading saed90nm_typ_ht_verilog_lib.AO21X1
# Loading saed90nm_typ_ht_verilog_lib.NAND3X0
# Loading saed90nm_typ_ht_verilog_lib.AND2X1
# Loading saed90nm_typ_ht_verilog_lib.XOR2X1
# Loading saed90nm_typ_ht_verilog_lib.INVX0
# Loading saed90nm_typ_ht_verilog_lib.NOR2X0
# Loading saed90nm_typ_ht_verilog_lib.NAND2X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path
# Loading saed90nm_typ_ht_verilog_lib.DFFX1
# Loading saed90nm_typ_ht_verilog_lib.AO22X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path_DW01_add_0
# Loading saed90nm_typ_ht_verilog_lib.FADDX1
# Loading saed90nm_typ_ht_verilog_lib.XNOR2X1
# Loading saed90nm_typ_ht_verilog_lib.AOI222X1
# Loading saed90nm_typ_ht_verilog_lib.AO221X1
# Loading saed90nm_typ_ht_verilog_lib.OA221X1
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFARX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(71): [TFMPC] - Missing connection for port 'QN'.
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(73): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(73): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(74): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(75): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(76): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(77): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(78): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(78): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(79): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(80): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(81): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(82): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(83): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(83): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(84): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(84): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(85): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(85): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(86): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(86): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(87): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(87): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(88): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(88): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(89): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(89): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(90): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/finish_reg File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(90): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(123): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/add_16_S2 File: sqrt_vlsi_syn.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(123): [TFMPC] - Missing connection for port 'CO'.
add wave -position insertpoint sim:/sqrt_tb/*
run
run
run
run
add wave -position insertpoint sim:/sqrt_tb/a1/m1/*
add wave -position insertpoint sim:/sqrt_tb/a1/m2/*
run
restart
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(71): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(73): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(73): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(74): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(75): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(76): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(77): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(78): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(78): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(79): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(80): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(81): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(82): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(83): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(83): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(84): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(84): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(85): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(85): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(86): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(86): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(87): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(87): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(88): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(88): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(89): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(89): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(90): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/finish_reg File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(90): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(123): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/add_16_S2 File: sqrt_vlsi_syn.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(123): [TFMPC] - Missing connection for port 'CO'.
run
run
run
quit -sim
# End time: 14:31:38 on Feb 20,2021, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
do setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap saed90nm_tup_ht_verilog_lib ../../saed90nm_typ_ht_verilog_lib 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:33:24 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_vlsi_syn.v 
# -- Compiling module sqrt_controller
# -- Compiling module sqrt_data_path_DW01_add_0
# -- Compiling module sqrt_data_path
# -- Compiling module sqrt_Top
# 
# Top level modules:
# 	sqrt_Top
# End time: 14:33:24 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:33:24 on Feb 20,2021
# vlog -reportprogress 300 -work work sqrt_all_tb.v 
# -- Compiling module sqrt_tb
# 
# Top level modules:
# 	sqrt_tb
# End time: 14:33:24 on Feb 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.sqrt_tb -L saed90nm_typ_ht_verilog_lib 
# Start time: 14:33:25 on Feb 20,2021
# Loading work.sqrt_tb
# Loading saed90nm_typ_ht_verilog_lib.sqrt_Top
# Loading saed90nm_typ_ht_verilog_lib.sqrt_controller
# Loading saed90nm_typ_ht_verilog_lib.DFFARX1
# Loading saed90nm_typ_ht_verilog_lib.AO21X1
# Loading saed90nm_typ_ht_verilog_lib.NAND3X0
# Loading saed90nm_typ_ht_verilog_lib.AND2X1
# Loading saed90nm_typ_ht_verilog_lib.XOR2X1
# Loading saed90nm_typ_ht_verilog_lib.INVX0
# Loading saed90nm_typ_ht_verilog_lib.NOR2X0
# Loading saed90nm_typ_ht_verilog_lib.NAND2X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path
# Loading saed90nm_typ_ht_verilog_lib.DFFX1
# Loading saed90nm_typ_ht_verilog_lib.AO22X1
# Loading saed90nm_typ_ht_verilog_lib.sqrt_data_path_DW01_add_0
# Loading saed90nm_typ_ht_verilog_lib.FADDX1
# Loading saed90nm_typ_ht_verilog_lib.XNOR2X1
# Loading saed90nm_typ_ht_verilog_lib.AOI222X1
# Loading saed90nm_typ_ht_verilog_lib.AO221X1
# Loading saed90nm_typ_ht_verilog_lib.OA221X1
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFARX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(71): [TFMPC] - Missing connection for port 'QN'.
# Loading saed90nm_typ_ht_verilog_lib.UDP_DFFX1_Q
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(73): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(73): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(74): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdelta_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(75): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(76): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(77): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(78): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(78): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(79): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(80): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(81): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rn_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(82): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(83): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[6]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(83): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(84): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[5]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(84): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(85): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[4]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(85): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(86): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[3]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(86): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(87): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[2]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(87): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(88): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[1]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(88): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(89): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/\Rdata_reg[0]  File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(89): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(90): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/finish_reg File: /home/hernannr/test-power/saed90nm_typ_ht_verilog/DFFX1.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(90): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) sqrt_vlsi_syn.v(123): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_tb/a1/m2/add_16_S2 File: sqrt_vlsi_syn.v
# ** Warning: (vsim-3722) sqrt_vlsi_syn.v(123): [TFMPC] - Missing connection for port 'CO'.
add wave -position insertpoint sim:/sqrt_tb/*
add wave -position insertpoint sim:/sqrt_tb/a1/m1/*
add wave -position insertpoint sim:/sqrt_tb/a1/m2/*
run
run
force -drive sim:/sqrt_tb/a1/m2/Rdata 0000000 0
force -drive sim:/sqrt_tb/a1/m2/Rn 0000001 0
run
run
force -freeze sim:/sqrt_tb/a1/m2/Rdata 0000000 0
run
force -deposit sim:/sqrt_tb/a1/m2/Rn 0000001 0
run
run
run
run
run
# End time: 14:37:09 on Feb 20,2021, Elapsed time: 0:03:44
# Errors: 0, Warnings: 40
