<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="GPIO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="gpio.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="gpio.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="gpio.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="gpio.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="gpio.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="gpio.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="gpio.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="gpio.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="gpio.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="gpio.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="gpio.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="gpio.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="gpio.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gpio.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="gpio.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="gpio.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="gpio.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="gpio.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="gpio.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="gpio.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="gpio.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="gpio.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="gpio.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gpio_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="gpio_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="gpio_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="gpio_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="gpio_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="gpio_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gpio_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gpio_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="gpio_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="gpio_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gpio_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gpio_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="gpio_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gpio_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="gpio_testbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gpio_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="gpio_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gpio_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gpio_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1514487238" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1514487238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514488599" xil_pn:in_ck="5562348564405362562" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1514488599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="gpio.vhd"/>
      <outfile xil_pn:name="gpio_testbench.vhd"/>
      <outfile xil_pn:name="pad.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1514488602" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1798270707387519204" xil_pn:start_ts="1514488602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514488602" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8597517731308957722" xil_pn:start_ts="1514488602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514487238" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2012197549170246607" xil_pn:start_ts="1514487238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514488602" xil_pn:in_ck="5562348564405362562" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1514488602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="gpio.vhd"/>
      <outfile xil_pn:name="gpio_testbench.vhd"/>
      <outfile xil_pn:name="pad.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1514488604" xil_pn:in_ck="5562348564405362562" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="758278531169938986" xil_pn:start_ts="1514488602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="gpio_testbench_beh.prj"/>
      <outfile xil_pn:name="gpio_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1514577221" xil_pn:in_ck="210559655700758493" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4867783483468623113" xil_pn:start_ts="1514577220">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="413582293542931952" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2012197549170246607" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3923159476889437138" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514486218" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4213144320571454809" xil_pn:start_ts="1514486218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514488783" xil_pn:in_ck="-5060833162191498684" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2419447488572667796" xil_pn:start_ts="1514488776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="gpio.lso"/>
      <outfile xil_pn:name="gpio.ngc"/>
      <outfile xil_pn:name="gpio.ngr"/>
      <outfile xil_pn:name="gpio.prj"/>
      <outfile xil_pn:name="gpio.stx"/>
      <outfile xil_pn:name="gpio.syr"/>
      <outfile xil_pn:name="gpio.xst"/>
      <outfile xil_pn:name="gpio_testbench_beh.prj"/>
      <outfile xil_pn:name="gpio_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="gpio_vhdl.prj"/>
      <outfile xil_pn:name="gpio_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516735502" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4958811785456252067" xil_pn:start_ts="1516735502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516735507" xil_pn:in_ck="-1042750653136371245" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1287878811870749348" xil_pn:start_ts="1516735502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="gpio.bld"/>
      <outfile xil_pn:name="gpio.ngd"/>
      <outfile xil_pn:name="gpio_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516735511" xil_pn:in_ck="-1042750653136371244" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1516735507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="gpio.pcf"/>
      <outfile xil_pn:name="gpio_map.map"/>
      <outfile xil_pn:name="gpio_map.mrp"/>
      <outfile xil_pn:name="gpio_map.ncd"/>
      <outfile xil_pn:name="gpio_map.ngm"/>
      <outfile xil_pn:name="gpio_map.xrpt"/>
      <outfile xil_pn:name="gpio_summary.xml"/>
      <outfile xil_pn:name="gpio_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516735520" xil_pn:in_ck="-5514846784516941075" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516735511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="gpio.ncd"/>
      <outfile xil_pn:name="gpio.pad"/>
      <outfile xil_pn:name="gpio.par"/>
      <outfile xil_pn:name="gpio.ptwx"/>
      <outfile xil_pn:name="gpio.unroutes"/>
      <outfile xil_pn:name="gpio.xpi"/>
      <outfile xil_pn:name="gpio_pad.csv"/>
      <outfile xil_pn:name="gpio_pad.txt"/>
      <outfile xil_pn:name="gpio_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516735527" xil_pn:in_ck="4538586668914" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1516735520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="gpio.bgn"/>
      <outfile xil_pn:name="gpio.bit"/>
      <outfile xil_pn:name="gpio.drc"/>
      <outfile xil_pn:name="gpio.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516735520" xil_pn:in_ck="-1042750653136371376" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516735517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="gpio.twr"/>
      <outfile xil_pn:name="gpio.twx"/>
    </transform>
  </transforms>

</generated_project>
