Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Apr 04 01:45:31 2025
| Host         : DESKTOP-MO13T72 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    37 |
| Minimum Number of register sites lost to control set restrictions |    55 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             116 |           48 |
| Yes          | No                    | No                     |              23 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             255 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                   Enable Signal                   |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  vga/sg/VGA_CLK_1 |                                                   |                                                         |                1 |              1 |
|  DPR_CLK          |                                                   |                                                         |                2 |              3 |
|  CLK_IBUF_BUFG    | CPU/LEDS_reg[15][1]                               | RESET_IBUF                                              |                2 |              4 |
|  CLK_IBUF_BUFG    | mouse/MT/R/CurrBitCounter[3]_i_1_n_0              | RESET_IBUF                                              |                1 |              4 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/FSM_sequential_Curr_State[3]_i_1_n_0 | RESET_IBUF                                              |                2 |              4 |
|  CLK_IBUF_BUFG    | CPU/FSM_sequential_CurrState[4]_i_1_n_0           | RESET_IBUF                                              |                4 |              5 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/MouseY_reg[2]                        | mouse/MT/MSM/MouseX_reg[7]                              |                2 |              6 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/MouseY_reg[2]                        | RESET_IBUF                                              |                3 |              6 |
|  DPR_CLK          |                                                   | vga/sg/ADDRV[8]_i_1_n_0                                 |                2 |              7 |
|  CLK_IBUF_BUFG    | CPU/ADDR_FB_reg[8][1]                             |                                                         |                2 |              7 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/Curr_Dx[7]_i_1_n_0                   | RESET_IBUF                                              |                2 |              8 |
|  DPR_CLK          |                                                   | vga/sg/ADDRH[9]_i_1_n_0                                 |                2 |              8 |
|  CLK_IBUF_BUFG    | CPU/CurrBusDataOutWE_i_1_n_0                      | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | CPU/ALU0/E[0]                                     | RESET_IBUF                                              |                6 |              8 |
|  CLK_IBUF_BUFG    |                                                   | CPU/Mem_reg[2]                                          |                3 |              8 |
|  CLK_IBUF_BUFG    | mouse/MT/timer/p_0_in                             |                                                         |                1 |              8 |
|  CLK_IBUF_BUFG    | mouse/MT/R/CurrShiftReg[7]_i_1_n_0                | RESET_IBUF                                              |                4 |              8 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/SendInterrupt                        | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/Curr_Status[7]_i_1_n_0               | RESET_IBUF                                              |                5 |              8 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/Curr_Dy[7]_i_1_n_0                   | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | CPU/segment7_Input_reg[10][1]                     | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | CPU/segment7_Input_reg[10][0]                     | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | CPU/LEDS_reg[15][0]                               | RESET_IBUF                                              |                5 |              8 |
|  CLK_IBUF_BUFG    | CPU/E[0]                                          | RESET_IBUF                                              |                2 |              8 |
|  CLK_IBUF_BUFG    | CPU/ADDR_FB_reg[8][0]                             |                                                         |                1 |              8 |
|  CLK_IBUF_BUFG    | CPU/CurrRegB[7]_i_1_n_0                           | RESET_IBUF                                              |                3 |              8 |
|  CLK_IBUF_BUFG    | CPU/CurrRegA[7]_i_1_n_0                           | RESET_IBUF                                              |                2 |              8 |
|  CLK_IBUF_BUFG    | CPU/CurrProgContext[7]_i_1_n_0                    | RESET_IBUF                                              |                4 |              8 |
|  DPR_CLK          | vga/sg/VCounter[9]_i_1_n_0                        | RESET_IBUF                                              |                4 |             10 |
|  DPR_CLK          |                                                   | RESET_IBUF                                              |                4 |             10 |
|  CLK_IBUF_BUFG    |                                                   | seg7/SevenSegmentWrapper/ClockDivider/COUNT[16]_i_1_n_0 |                4 |             16 |
|  CLK_IBUF_BUFG    | mouse/MT/T/NextMouseClkOutWE                      | RESET_IBUF                                              |                5 |             16 |
|  CLK_IBUF_BUFG    |                                                   |                                                         |               14 |             19 |
|  CLK_IBUF_BUFG    | mouse/MT/MSM/Curr_Counter[23]_i_1_n_0             | RESET_IBUF                                              |               10 |             24 |
|  CLK_IBUF_BUFG    | timer/Timer[0]_i_2_n_0                            | CPU/Timer_reg[31]                                       |                8 |             32 |
|  CLK_IBUF_BUFG    | timer/TargetReached1                              | RESET_IBUF                                              |               10 |             32 |
|  CLK_IBUF_BUFG    |                                                   | RESET_IBUF                                              |               33 |             67 |
+-------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+


