

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_86_1'
================================================================
* Date:           Thu Feb  6 20:26:40 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |       24|       24|        10|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln86 = store i5 0, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 14 'store' 'store_ln86' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i5"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.86ns)   --->   "%icmp_ln86 = icmp_eq  i5 %i_1, i5 16" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 17 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.86ns)   --->   "%add_ln86 = add i5 %i_1, i5 1" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 18 'add' 'add_ln86' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc.i5.split, void %for.inc.i11.preheader.exitStub" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 19 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %i_1" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 20 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln86" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 21 'getelementptr' 'transformedSignal_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 22 'load' 'transformedSignal_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%chaoticSequence_addr = getelementptr i64 %chaoticSequence, i64 0, i64 %zext_ln86" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 23 'getelementptr' 'chaoticSequence_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%chaoticSequence_load = load i4 %chaoticSequence_addr" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 24 'load' 'chaoticSequence_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln86 = store i5 %add_ln86, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 25 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 26 'load' 'transformedSignal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%chaoticSequence_load = load i4 %chaoticSequence_addr" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 27 'load' 'chaoticSequence_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 28 [7/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 28 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.82>
ST_4 : Operation 29 [6/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 29 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.82>
ST_5 : Operation 30 [5/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 30 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.82>
ST_6 : Operation 31 [4/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 31 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.82>
ST_7 : Operation 32 [3/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 32 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 33 [2/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 33 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 34 [1/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 34 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 35 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 37 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%multipliedSignal_addr = getelementptr i64 %multipliedSignal, i64 0, i64 %zext_ln86" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 38 'getelementptr' 'multipliedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln87 = store i64 %mul_i, i4 %multipliedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 39 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i5" [encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105]   --->   Operation 40 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.082ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln86', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105) of constant 0 on local variable 'i', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105 [5]  (1.610 ns)
	'load' operation 5 bit ('i', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105) on local variable 'i', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105) [9]  (1.861 ns)
	'store' operation 0 bit ('store_ln86', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105) of variable 'add_ln86', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105 on local variable 'i', encryptionfinale/chaotic_encrypt.cpp:86->encryptionfinale/chaotic_encrypt.cpp:105 [24]  (1.610 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	'load' operation 64 bit ('transformedSignal_load', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) on array 'transformedSignal' [18]  (3.257 ns)

 <State 3>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 4>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 5>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 6>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 7>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 8>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 9>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [21]  (6.826 ns)

 <State 10>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('multipliedSignal_addr', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln87', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105) of variable 'mul_i', encryptionfinale/chaotic_encrypt.cpp:87->encryptionfinale/chaotic_encrypt.cpp:105 on array 'multipliedSignal' [23]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
