Analysis & Synthesis report for DE2_115
Sat Aug 24 19:53:41 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: Display:display|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: Display:display|lpm_divide:Div0
 13. Port Connectivity Checks: "Datapath:datapath|Add:add0"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 24 19:53:40 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; DE2_115                                        ;
; Top-level Entity Name              ; DE2_115                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 5,391                                          ;
;     Total combinational functions  ; 5,359                                          ;
;     Dedicated logic registers      ; 64                                             ;
; Total registers                    ; 64                                             ;
; Total pins                         ; 400                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115            ; DE2_115            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-14        ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; Verilog1.v                       ; yes             ; User Verilog HDL File        ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v                     ;         ;
; DE2_115.v                        ; yes             ; Auto-Found Verilog HDL File  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_1bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_1bm.tdf          ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/sign_div_unsign_mlh.tdf     ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/alt_u_div_07f.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_uim.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 5,391        ;
;                                             ;              ;
; Total combinational functions               ; 5359         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 1359         ;
;     -- 3 input functions                    ; 2352         ;
;     -- <=2 input functions                  ; 1648         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 5054         ;
;     -- arithmetic mode                      ; 305          ;
;                                             ;              ;
; Total registers                             ; 64           ;
;     -- Dedicated logic registers            ; 64           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 400          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; SW[17]~input ;
; Maximum fan-out                             ; 587          ;
; Total fan-out                               ; 16355        ;
; Average fan-out                             ; 2.59         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_115                                    ; 5359 (0)            ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 400  ; 0            ; |DE2_115                                                                                                                 ; DE2_115             ; work         ;
;    |Datapath:datapath|                      ; 4615 (2)            ; 64 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath                                                                                               ; Datapath            ; work         ;
;       |ALU:alu|                             ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|ALU:alu                                                                                       ; ALU                 ; work         ;
;       |ALUControl:alucontrol|               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|ALUControl:alucontrol                                                                         ; ALUControl          ; work         ;
;       |Add:add0|                            ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Add:add0                                                                                      ; Add                 ; work         ;
;       |Add:add1|                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Add:add1                                                                                      ; Add                 ; work         ;
;       |Control:control|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Control:control                                                                               ; Control             ; work         ;
;       |DataMemory:datamemory|               ; 3350 (3350)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|DataMemory:datamemory                                                                         ; DataMemory          ; work         ;
;       |ImmGen:immgen|                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|ImmGen:immgen                                                                                 ; ImmGen              ; work         ;
;       |InstructionMemory:instructionmemory| ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|InstructionMemory:instructionmemory                                                           ; InstructionMemory   ; work         ;
;       |Mux:mux0|                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Mux:mux0                                                                                      ; Mux                 ; work         ;
;       |Mux:mux2|                            ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Mux:mux2                                                                                      ; Mux                 ; work         ;
;       |PC:pc|                               ; 3 (3)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|PC:pc                                                                                         ; PC                  ; work         ;
;       |Registers:registers|                 ; 761 (761)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Datapath:datapath|Registers:registers                                                                           ; Registers           ; work         ;
;    |Display:display|                        ; 744 (57)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display                                                                                                 ; Display             ; work         ;
;       |lpm_divide:Div0|                     ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|    ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                   ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider|   ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|      ; 342 (342)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod0|                     ; 345 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|    ; 345 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                   ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider|   ; 345 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|      ; 345 (345)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Display:display|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; alt_u_div_07f       ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                     ;
+--------------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+--------------------------------------------------------+-------------------------------------------------------+------------------------+
; Display:display|HEX0[0]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[1]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[2]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[3]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[4]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[5]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX0[6]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[0]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[1]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[2]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[3]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[4]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[5]                                ; Display:display|LessThan0                             ; yes                    ;
; Display:display|HEX1[6]                                ; Display:display|LessThan0                             ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][15] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][15] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][15] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][15] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][15] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][15] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][15] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][15] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[8][15] ; Datapath:datapath|Registers:registers|registers[8][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][14] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][14] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][14] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][14] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][14] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][14] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][14] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][14] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][0]  ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][0]  ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][0]  ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][0]  ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][0]  ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][0]  ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][0]  ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][0]  ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[8][0]  ; Datapath:datapath|Registers:registers|registers[8][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][13] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][13] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][13] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][13] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][13] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][13] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][13] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][13] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][12] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][12] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][12] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][12] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][12] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][12] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][12] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][12] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][1]  ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][1]  ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][1]  ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][1]  ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][1]  ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][1]  ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][1]  ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][1]  ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[8][1]  ; Datapath:datapath|Registers:registers|registers[8][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][11] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][11] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][11] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][11] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][11] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][11] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][11] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][11] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][10] ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][10] ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][10] ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][10] ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][10] ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][10] ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][10] ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][10] ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][9]  ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][9]  ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][9]  ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][9]  ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][9]  ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][9]  ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][9]  ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][9]  ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][8]  ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][8]  ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][8]  ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[4][8]  ; Datapath:datapath|Registers:registers|registers[4][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[1][8]  ; Datapath:datapath|Registers:registers|registers[1][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[7][8]  ; Datapath:datapath|Registers:registers|registers[7][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[3][8]  ; Datapath:datapath|Registers:registers|registers[3][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[5][8]  ; Datapath:datapath|Registers:registers|registers[5][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[6][2]  ; Datapath:datapath|Registers:registers|registers[6][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[0][2]  ; Datapath:datapath|Registers:registers|registers[0][0] ; yes                    ;
; Datapath:datapath|Registers:registers|registers[2][2]  ; Datapath:datapath|Registers:registers|registers[2][0] ; yes                    ;
; Number of user-specified and inferred latches = 1358   ;                                                       ;                        ;
+--------------------------------------------------------+-------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|Datapath:datapath|PC:pc|PCOut[0]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|Datapath:datapath|PC:pc|PCOut[27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[2][7]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[3][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[4][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[5][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[6][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[7][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[8][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[0][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|registers[1][26] ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115|Datapath:datapath|Registers:registers|Mux31            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[31][12] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[30][31] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[29][10] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[28][9]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[27][28] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[26][0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[25][16] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[24][18] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[23][7]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[22][5]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[21][28] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[20][31] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[19][16] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[18][17] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[17][8]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[16][14] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[15][18] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[14][18] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[13][27] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[12][25] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[11][19] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[10][14] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[9][21]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[8][21]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[7][0]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[6][17]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[5][20]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[4][29]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[3][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[2][4]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[1][16]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|memory[0][27]  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |DE2_115|Datapath:datapath|ImmGen:immgen|Selector4              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |DE2_115|Datapath:datapath|Registers:registers|Mux33            ;
; 18:1               ; 15 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; No         ; |DE2_115|Datapath:datapath|ALU:alu|Mux16                        ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; No         ; |DE2_115|Datapath:datapath|ALU:alu|Mux14                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 24 LEs               ; 28 LEs                 ; No         ; |DE2_115|Datapath:datapath|ALU:alu|Mux7                         ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |DE2_115|Datapath:datapath|ALU:alu|Mux3                         ;
; 22:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|Datapath:datapath|ALU:alu|Mux1                         ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1184 LEs             ; 160 LEs                ; No         ; |DE2_115|Datapath:datapath|DataMemory:datamemory|Mux14          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:display|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:display|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Add:add0" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND             ;
; b[1..0]  ; Input ; Info     ; Stuck at GND             ;
; b[2]     ; Input ; Info     ; Stuck at VCC             ;
+----------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 400                         ;
; cycloneiii_ff         ; 64                          ;
;     ENA               ; 2                           ;
;     SCLR              ; 30                          ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 103                         ;
; cycloneiii_lcell_comb ; 5361                        ;
;     arith             ; 305                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 244                         ;
;     normal            ; 5056                        ;
;         0 data inputs ; 56                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1531                        ;
;         3 data inputs ; 2108                        ;
;         4 data inputs ; 1359                        ;
;                       ;                             ;
; Max LUT depth         ; 66.70                       ;
; Average LUT depth     ; 14.60                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Aug 24 19:52:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Warning (12090): Entity "Mux" obtained from "Verilog1.v" instead of from Quartus Prime megafunction library File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 357
Info (12021): Found 12 design units, including 12 entities, in source file Verilog1.v
    Info (12023): Found entity 1: Add File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 5
    Info (12023): Found entity 2: ALU File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 18
    Info (12023): Found entity 3: ALUControl File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 54
    Info (12023): Found entity 4: Control File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 81
    Info (12023): Found entity 5: DataMemory File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 157
    Info (12023): Found entity 6: Datapath File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 214
    Info (12023): Found entity 7: Display File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 255
    Info (12023): Found entity 8: ImmGen File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 298
    Info (12023): Found entity 9: InstructionMemory File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 324
    Info (12023): Found entity 10: Mux File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 357
    Info (12023): Found entity 11: PC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 378
    Info (12023): Found entity 12: Registers File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 398
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115.v(209): ignored dangling comma in List of Port Connections File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 209
Warning (12125): Using design file DE2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 6
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115.v(18) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
Warning (10034): Output port "LEDR" at DE2_115.v(19) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
Warning (10034): Output port "VGA_B" at DE2_115.v(67) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
Warning (10034): Output port "VGA_G" at DE2_115.v(70) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
Warning (10034): Output port "VGA_R" at DE2_115.v(72) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.v(106) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 106
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.v(125) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 125
Warning (10034): Output port "OTG_ADDR" at DE2_115.v(137) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 137
Warning (10034): Output port "DRAM_ADDR" at DE2_115.v(149) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
Warning (10034): Output port "DRAM_BA" at DE2_115.v(150) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 150
Warning (10034): Output port "DRAM_DQM" at DE2_115.v(156) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 156
Warning (10034): Output port "SRAM_ADDR" at DE2_115.v(161) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
Warning (10034): Output port "FL_ADDR" at DE2_115.v(170) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.v(15) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 15
Warning (10034): Output port "LCD_BLON" at DE2_115.v(41) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 41
Warning (10034): Output port "LCD_EN" at DE2_115.v(43) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 43
Warning (10034): Output port "LCD_ON" at DE2_115.v(44) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 44
Warning (10034): Output port "LCD_RS" at DE2_115.v(45) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 45
Warning (10034): Output port "LCD_RW" at DE2_115.v(46) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 46
Warning (10034): Output port "UART_RTS" at DE2_115.v(50) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 50
Warning (10034): Output port "UART_TXD" at DE2_115.v(52) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 52
Warning (10034): Output port "SD_CLK" at DE2_115.v(61) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 61
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.v(68) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 68
Warning (10034): Output port "VGA_CLK" at DE2_115.v(69) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 69
Warning (10034): Output port "VGA_HS" at DE2_115.v(71) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 71
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.v(73) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 73
Warning (10034): Output port "VGA_VS" at DE2_115.v(74) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 74
Warning (10034): Output port "AUD_DACDAT" at DE2_115.v(80) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 80
Warning (10034): Output port "AUD_XCK" at DE2_115.v(82) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 82
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.v(85) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 85
Warning (10034): Output port "I2C_SCLK" at DE2_115.v(89) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 89
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.v(93) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 93
Warning (10034): Output port "ENET0_MDC" at DE2_115.v(96) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 96
Warning (10034): Output port "ENET0_RST_N" at DE2_115.v(98) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 98
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.v(107) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 107
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.v(108) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 108
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.v(112) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 112
Warning (10034): Output port "ENET1_MDC" at DE2_115.v(115) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 115
Warning (10034): Output port "ENET1_RST_N" at DE2_115.v(117) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 117
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.v(126) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 126
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.v(127) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 127
Warning (10034): Output port "TD_RESET_N" at DE2_115.v(133) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 133
Warning (10034): Output port "OTG_CS_N" at DE2_115.v(138) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 138
Warning (10034): Output port "OTG_RD_N" at DE2_115.v(141) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 141
Warning (10034): Output port "OTG_RST_N" at DE2_115.v(142) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 142
Warning (10034): Output port "OTG_WE_N" at DE2_115.v(143) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 143
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.v(151) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 151
Warning (10034): Output port "DRAM_CKE" at DE2_115.v(152) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 152
Warning (10034): Output port "DRAM_CLK" at DE2_115.v(153) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 153
Warning (10034): Output port "DRAM_CS_N" at DE2_115.v(154) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 154
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.v(157) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 157
Warning (10034): Output port "DRAM_WE_N" at DE2_115.v(158) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 158
Warning (10034): Output port "SRAM_CE_N" at DE2_115.v(162) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 162
Warning (10034): Output port "SRAM_LB_N" at DE2_115.v(164) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 164
Warning (10034): Output port "SRAM_OE_N" at DE2_115.v(165) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 165
Warning (10034): Output port "SRAM_UB_N" at DE2_115.v(166) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 166
Warning (10034): Output port "SRAM_WE_N" at DE2_115.v(167) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 167
Warning (10034): Output port "FL_CE_N" at DE2_115.v(171) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 171
Warning (10034): Output port "FL_OE_N" at DE2_115.v(173) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 173
Warning (10034): Output port "FL_RST_N" at DE2_115.v(174) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 174
Warning (10034): Output port "FL_WE_N" at DE2_115.v(176) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 176
Warning (10034): Output port "FL_WP_N" at DE2_115.v(178) has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 178
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:datapath" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 201
Info (12128): Elaborating entity "Add" for hierarchy "Datapath:datapath|Add:add0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 231
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:datapath|ALU:alu" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 233
Warning (10272): Verilog HDL Case Statement warning at Verilog1.v(37): case item expression covers a value already covered by a previous case item File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 37
Warning (10272): Verilog HDL Case Statement warning at Verilog1.v(38): case item expression covers a value already covered by a previous case item File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 38
Info (12128): Elaborating entity "ALUControl" for hierarchy "Datapath:datapath|ALUControl:alucontrol" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 234
Info (12128): Elaborating entity "Control" for hierarchy "Datapath:datapath|Control:control" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 235
Info (12128): Elaborating entity "DataMemory" for hierarchy "Datapath:datapath|DataMemory:datamemory" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 236
Warning (10240): Verilog HDL Always Construct warning at Verilog1.v(168): inferring latch(es) for variable "readData", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 168
Info (10041): Inferred latch for "memory[31][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[31][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[30][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[29][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[28][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[27][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[26][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[25][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[24][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[23][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[22][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[21][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[20][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[19][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[18][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[17][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[16][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[15][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[14][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[13][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[12][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[11][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[10][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[9][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[8][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[7][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[6][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[5][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[4][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[3][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[2][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[1][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "memory[0][31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[0]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[1]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[2]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[3]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[4]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[5]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[6]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[7]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[8]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[9]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[10]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[11]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[12]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[13]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[14]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[15]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[16]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[17]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[18]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[19]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[20]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[21]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[22]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[23]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[24]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[25]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[26]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[27]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[28]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[29]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[30]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (10041): Inferred latch for "readData[31]" at Verilog1.v(203) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
Info (12128): Elaborating entity "ImmGen" for hierarchy "Datapath:datapath|ImmGen:immgen" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 237
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Datapath:datapath|InstructionMemory:instructionmemory" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 238
Warning (10030): Net "memory[10..31]" at Verilog1.v(330) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 330
Info (10041): Inferred latch for "memory[9][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[9][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[8][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[7][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[6][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[5][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[4][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[3][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[2][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[1][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][0]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][1]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][2]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][3]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][4]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][5]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][6]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][7]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][8]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][9]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][10]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][11]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][12]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][13]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][14]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][15]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][16]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][17]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][18]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][19]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][20]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][21]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][22]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][23]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][24]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][25]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][26]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][27]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][28]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][29]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][30]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (10041): Inferred latch for "memory[0][31]" at Verilog1.v(333) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 333
Info (12128): Elaborating entity "Mux" for hierarchy "Datapath:datapath|Mux:mux0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 239
Info (12128): Elaborating entity "PC" for hierarchy "Datapath:datapath|PC:pc" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 242
Info (12128): Elaborating entity "Registers" for hierarchy "Datapath:datapath|Registers:registers" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 243
Info (10041): Inferred latch for "registers[31][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[31][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[30][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[29][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[28][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[27][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[26][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[25][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[24][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[23][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[22][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[21][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[20][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[19][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[18][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[17][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[16][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[15][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[14][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[13][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[12][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[11][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[10][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[9][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[8][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[7][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[6][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[5][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[4][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[3][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[2][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[1][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][0]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][1]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][2]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][3]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][4]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][5]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][6]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][7]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][8]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][9]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][10]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][11]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][12]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][13]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][14]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][15]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][16]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][17]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][18]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][19]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][20]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][21]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][22]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][23]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][24]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][25]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][26]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][27]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][28]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][29]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][30]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (10041): Inferred latch for "registers[0][31]" at Verilog1.v(451) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
Info (12128): Elaborating entity "Display" for hierarchy "Display:display" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 209
Warning (10240): Verilog HDL Always Construct warning at Verilog1.v(261): inferring latch(es) for variable "HEX0", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 261
Warning (10240): Verilog HDL Always Construct warning at Verilog1.v(261): inferring latch(es) for variable "HEX1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 261
Info (10041): Inferred latch for "HEX1[0]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[1]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[2]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[3]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[4]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[5]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX1[6]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[0]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[1]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[2]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[3]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[4]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[5]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (10041): Inferred latch for "HEX0[6]" at Verilog1.v(262) File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:display|Mod0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 263
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:display|Div0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 276
Info (12130): Elaborated megafunction instantiation "Display:display|lpm_divide:Mod0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 263
Info (12133): Instantiated megafunction "Display:display|lpm_divide:Mod0" with the following parameter: File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 263
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_1bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/alt_u_div_07f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Display:display|lpm_divide:Div0" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 276
Info (12133): Instantiated megafunction "Display:display|lpm_divide:Div0" with the following parameter: File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 276
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_uim.tdf Line: 25
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 25
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 42
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 55
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 56
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 57
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 58
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 62
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 63
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 63
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 63
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 63
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 78
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 79
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 81
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 86
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 90
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 97
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 116
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 139
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 155
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 163
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 172
Warning (13012): Latch Display:display|HEX0[0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Display:display|HEX0[6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|ProgramCounter[2] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 245
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[6][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[0][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[2][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[4][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[1][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[7][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[3][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[5][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|Registers:registers|registers[8][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 451
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Control:control|WideOr1 File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 93
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|readData[29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][15] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][14] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][0] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][13] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][12] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][1] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][11] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][10] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][9] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][8] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][2] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][7] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][6] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][5] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][4] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][3] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][30] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][31] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][16] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][17] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][18] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][19] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][20] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][21] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][22] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][23] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][24] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][25] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][26] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][27] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][28] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[11][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[10][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[9][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[8][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[7][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[6][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[5][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[4][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[2][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[3][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[0][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[1][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[15][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[14][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[13][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[12][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[23][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[22][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[21][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[20][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[27][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[26][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[25][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[24][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[19][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[18][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[17][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[16][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[31][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[30][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[29][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13012): Latch Datapath:datapath|DataMemory:datamemory|memory[28][29] has unsafe behavior File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|PC:pc|PCOut[6] File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v Line: 384
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 15
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 18
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 31
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 32
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 33
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 34
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 35
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 36
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 41
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 43
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 44
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 45
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 46
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 50
    Warning (13410): Pin "UART_TXD" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 52
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 61
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 67
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 68
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 69
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 70
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 71
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 72
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 73
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 74
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 80
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 82
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 85
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 89
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 93
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 96
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 98
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 106
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 106
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 106
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 106
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 107
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 108
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 112
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 115
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 117
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 125
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 125
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 125
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 125
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 126
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 127
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 133
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 137
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 137
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 138
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 141
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 142
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 143
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 149
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 150
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 150
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 151
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 152
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 153
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 154
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 156
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 156
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 156
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 156
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 157
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 158
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 161
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 162
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 164
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 165
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 166
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 167
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 170
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 171
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 173
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 174
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 176
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 178
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 67 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 11
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 14
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 28
    Warning (15610): No output dependent on input pin "UART_CTS" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 49
    Warning (15610): No output dependent on input pin "UART_RXD" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 51
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 64
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 77
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 94
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 95
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 99
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 100
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 101
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 102
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 102
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 102
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 102
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 103
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 104
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 105
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 109
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 113
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 114
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 118
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 119
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 120
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 121
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 121
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 121
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 121
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 122
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 123
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 124
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 130
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 131
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 132
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 134
    Warning (15610): No output dependent on input pin "OTG_INT" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 140
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 146
    Warning (15610): No output dependent on input pin "FL_RY" File: /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v Line: 175
Info (21057): Implemented 5791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 103 bidirectional pins
    Info (21061): Implemented 5391 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3161 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Sat Aug 24 19:53:41 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg.


