<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 27 18:00:14 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1448</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1412</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>40.555(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.379</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_8_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.615</td>
</tr>
<tr>
<td>2</td>
<td>12.747</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_5_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.247</td>
</tr>
<tr>
<td>3</td>
<td>13.114</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_3_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.879</td>
</tr>
<tr>
<td>4</td>
<td>13.114</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_4_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.879</td>
</tr>
<tr>
<td>5</td>
<td>13.114</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_6_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.879</td>
</tr>
<tr>
<td>6</td>
<td>13.123</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_9_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.870</td>
</tr>
<tr>
<td>7</td>
<td>13.123</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_13_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.870</td>
</tr>
<tr>
<td>8</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_10_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>9</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_11_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>10</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_12_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>11</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_14_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>12</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_15_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>13</td>
<td>13.510</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_16_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.484</td>
</tr>
<tr>
<td>14</td>
<td>13.524</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_1_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.469</td>
</tr>
<tr>
<td>15</td>
<td>13.524</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_2_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.469</td>
</tr>
<tr>
<td>16</td>
<td>13.528</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_0_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.465</td>
</tr>
<tr>
<td>17</td>
<td>13.528</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_id_0_s2/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.465</td>
</tr>
<tr>
<td>18</td>
<td>13.544</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/second_d_4_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.093</td>
</tr>
<tr>
<td>19</td>
<td>13.653</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/second_d_16_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.984</td>
</tr>
<tr>
<td>20</td>
<td>13.751</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/second_d_6_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.886</td>
</tr>
<tr>
<td>21</td>
<td>13.754</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/second_d_3_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.883</td>
</tr>
<tr>
<td>22</td>
<td>13.836</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_9_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.801</td>
</tr>
<tr>
<td>23</td>
<td>13.836</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_13_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.801</td>
</tr>
<tr>
<td>24</td>
<td>13.871</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.766</td>
</tr>
<tr>
<td>25</td>
<td>13.871</td>
<td>u_gng/x_s_3_s0/Q</td>
<td>u_gng/u_find/best_d_1_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.766</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.438</td>
<td>u_dump/win_raddr_o_2_s0/Q</td>
<td>u_gng/win_mem_win_mem_0_0_s/ADB[6]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>2</td>
<td>0.439</td>
<td>u_dump/win_raddr_o_6_s0/Q</td>
<td>u_gng/win_mem_win_mem_0_0_s/ADB[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.479</td>
<td>u_copy_8to32/c_wdata_o_23_s0/Q</td>
<td>mem_c_mem_c_0_0_s/DI[23]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.479</td>
<td>u_copy_8to32/c_wdata_o_16_s0/Q</td>
<td>mem_c_mem_c_0_0_s/DI[16]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.479</td>
<td>u_copy_8to32/c_wdata_o_4_s0/Q</td>
<td>mem_c_mem_c_0_0_s/DI[4]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.479</td>
<td>u_copy_8to32/c_wdata_o_2_s0/Q</td>
<td>mem_c_mem_c_0_0_s/DI[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.512</td>
<td>u_copy_8to32/c_wdata_o_22_s0/Q</td>
<td>mem_c_mem_c_0_0_s/DI[22]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>8</td>
<td>0.512</td>
<td>u_store/wdata_r_3_s0/Q</td>
<td>mem_a_mem_a_0_0_s/DI[3]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>9</td>
<td>0.557</td>
<td>u_copy_8to32/done_o_s0/Q</td>
<td>have_data_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.563</td>
<td>u_gng/st_4_s0/Q</td>
<td>u_gng/y_s_3_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>11</td>
<td>0.563</td>
<td>u_gng/st_4_s0/Q</td>
<td>u_gng/y_s_4_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>12</td>
<td>0.579</td>
<td>u_dump/mi_3_s2/Q</td>
<td>u_dump/mask_arr_mask_arr_0_0_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>13</td>
<td>0.580</td>
<td>u_dump/mi_4_s2/Q</td>
<td>u_dump/mask_arr_mask_arr_0_0_s/WAD[1]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>14</td>
<td>0.593</td>
<td>u_dump/mi_3_s2/Q</td>
<td>u_dump/mask_arr_mask_arr_0_1_s0/AD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>15</td>
<td>0.673</td>
<td>u_dump/win_raddr_o_1_s0/Q</td>
<td>u_gng/win_mem_win_mem_0_0_s/ADB[5]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_tx/bit_idx_2_s1/Q</td>
<td>u_tx/bit_idx_2_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_tx/clk_cnt_11_s0/Q</td>
<td>u_tx/clk_cnt_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_tx/clk_cnt_14_s0/Q</td>
<td>u_tx/clk_cnt_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_tx/clk_cnt_16_s0/Q</td>
<td>u_tx/clk_cnt_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_tx/clk_cnt_17_s0/Q</td>
<td>u_tx/clk_cnt_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_tx/clk_cnt_18_s0/Q</td>
<td>u_tx/clk_cnt_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_tx/clk_cnt_20_s0/Q</td>
<td>u_tx/clk_cnt_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_tx/clk_cnt_22_s0/Q</td>
<td>u_tx/clk_cnt_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_tx/clk_cnt_30_s0/Q</td>
<td>u_tx/clk_cnt_30_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_dump/idx_2_s2/Q</td>
<td>u_dump/idx_2_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>full_p_dly_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>gng_start_p_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>sm_1_s2</td>
</tr>
<tr>
<td>4</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_rx/clk_cnt_30_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_rx/clk_cnt_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_store/v_d_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_copy_8to32/c_waddr_o_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_gng/u_find/best_id_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_gng/u_find/idx_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_copy_8to32/c_waddr_o_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>29.344</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_8_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>u_gng/u_find/best_d_8_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>u_gng/u_find/best_d_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 42.780%; route: 13.626, 55.358%; tC2Q: 0.458, 1.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>u_gng/u_find/best_d_5_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>u_gng/u_find/best_d_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 43.428%; route: 13.259, 54.682%; tC2Q: 0.458, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.609</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>u_gng/u_find/best_d_3_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>u_gng/u_find/best_d_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.097%; route: 12.891, 53.984%; tC2Q: 0.458, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.609</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_gng/u_find/best_d_4_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_gng/u_find/best_d_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.097%; route: 12.891, 53.984%; tC2Q: 0.458, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.609</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_gng/u_find/best_d_6_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_gng/u_find/best_d_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.097%; route: 12.891, 53.984%; tC2Q: 0.458, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.600</td>
<td>1.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_9_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_gng/u_find/best_d_9_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_gng/u_find/best_d_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.114%; route: 12.882, 53.966%; tC2Q: 0.458, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.600</td>
<td>1.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_13_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_gng/u_find/best_d_13_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_gng/u_find/best_d_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.114%; route: 12.882, 53.966%; tC2Q: 0.458, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_10_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_gng/u_find/best_d_10_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_gng/u_find/best_d_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_11_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>u_gng/u_find/best_d_11_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>u_gng/u_find/best_d_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_12_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>u_gng/u_find/best_d_12_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>u_gng/u_find/best_d_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_14_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>u_gng/u_find/best_d_14_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>u_gng/u_find/best_d_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_15_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>u_gng/u_find/best_d_15_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>u_gng/u_find/best_d_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.214</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_16_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>u_gng/u_find/best_d_16_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>u_gng/u_find/best_d_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.839%; route: 12.496, 53.209%; tC2Q: 0.458, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.199</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_gng/u_find/best_d_1_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_gng/u_find/best_d_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.867%; route: 12.481, 53.180%; tC2Q: 0.458, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.199</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>u_gng/u_find/best_d_2_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>u_gng/u_find/best_d_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.867%; route: 12.481, 53.180%; tC2Q: 0.458, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.195</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_gng/u_find/best_d_0_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_gng/u_find/best_d_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.875%; route: 12.477, 53.172%; tC2Q: 0.458, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_id_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.010</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_gng/u_find/best_id_5_s4/I1</td>
</tr>
<tr>
<td>27.071</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s4/F</td>
</tr>
<tr>
<td>28.195</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_id_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_gng/u_find/best_id_0_s2/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_gng/u_find/best_id_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.530, 44.875%; route: 12.477, 53.172%; tC2Q: 0.458, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/second_d_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>18.611</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[2][B]</td>
<td>u_gng/u_find/n273_s45/I1</td>
</tr>
<tr>
<td>19.161</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s45/COUT</td>
</tr>
<tr>
<td>19.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[0][A]</td>
<td>u_gng/u_find/n273_s46/CIN</td>
</tr>
<tr>
<td>19.218</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s46/COUT</td>
</tr>
<tr>
<td>19.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_gng/u_find/n273_s47/CIN</td>
</tr>
<tr>
<td>19.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s47/COUT</td>
</tr>
<tr>
<td>19.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_gng/u_find/n273_s48/CIN</td>
</tr>
<tr>
<td>19.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s48/COUT</td>
</tr>
<tr>
<td>19.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_gng/u_find/n273_s49/CIN</td>
</tr>
<tr>
<td>19.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s49/COUT</td>
</tr>
<tr>
<td>19.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_gng/u_find/n273_s50/CIN</td>
</tr>
<tr>
<td>19.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s50/COUT</td>
</tr>
<tr>
<td>21.947</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_gng/u_find/n500_s13/I2</td>
</tr>
<tr>
<td>22.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s13/F</td>
</tr>
<tr>
<td>25.570</td>
<td>2.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>u_gng/u_find/n560_s14/I1</td>
</tr>
<tr>
<td>26.372</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n560_s14/F</td>
</tr>
<tr>
<td>26.791</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_gng/u_find/n560_s13/I2</td>
</tr>
<tr>
<td>27.823</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n560_s13/F</td>
</tr>
<tr>
<td>27.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/second_d_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_gng/u_find/second_d_4_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_gng/u_find/second_d_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.118, 43.814%; route: 12.517, 54.201%; tC2Q: 0.458, 1.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/second_d_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>18.611</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[2][B]</td>
<td>u_gng/u_find/n273_s45/I1</td>
</tr>
<tr>
<td>19.161</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s45/COUT</td>
</tr>
<tr>
<td>19.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[0][A]</td>
<td>u_gng/u_find/n273_s46/CIN</td>
</tr>
<tr>
<td>19.218</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s46/COUT</td>
</tr>
<tr>
<td>19.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_gng/u_find/n273_s47/CIN</td>
</tr>
<tr>
<td>19.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s47/COUT</td>
</tr>
<tr>
<td>19.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_gng/u_find/n273_s48/CIN</td>
</tr>
<tr>
<td>19.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s48/COUT</td>
</tr>
<tr>
<td>19.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_gng/u_find/n273_s49/CIN</td>
</tr>
<tr>
<td>19.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s49/COUT</td>
</tr>
<tr>
<td>19.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_gng/u_find/n273_s50/CIN</td>
</tr>
<tr>
<td>19.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s50/COUT</td>
</tr>
<tr>
<td>21.947</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_gng/u_find/n500_s13/I2</td>
</tr>
<tr>
<td>22.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s13/F</td>
</tr>
<tr>
<td>25.412</td>
<td>2.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>u_gng/u_find/n536_s14/I2</td>
</tr>
<tr>
<td>26.473</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n536_s14/F</td>
</tr>
<tr>
<td>26.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>u_gng/u_find/n536_s13/I2</td>
</tr>
<tr>
<td>27.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n536_s13/F</td>
</tr>
<tr>
<td>27.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/second_d_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>u_gng/u_find/second_d_16_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>u_gng/u_find/second_d_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.167, 44.236%; route: 12.358, 53.770%; tC2Q: 0.458, 1.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/second_d_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>18.611</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[2][B]</td>
<td>u_gng/u_find/n273_s45/I1</td>
</tr>
<tr>
<td>19.161</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s45/COUT</td>
</tr>
<tr>
<td>19.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[0][A]</td>
<td>u_gng/u_find/n273_s46/CIN</td>
</tr>
<tr>
<td>19.218</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s46/COUT</td>
</tr>
<tr>
<td>19.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_gng/u_find/n273_s47/CIN</td>
</tr>
<tr>
<td>19.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s47/COUT</td>
</tr>
<tr>
<td>19.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_gng/u_find/n273_s48/CIN</td>
</tr>
<tr>
<td>19.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s48/COUT</td>
</tr>
<tr>
<td>19.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_gng/u_find/n273_s49/CIN</td>
</tr>
<tr>
<td>19.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s49/COUT</td>
</tr>
<tr>
<td>19.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_gng/u_find/n273_s50/CIN</td>
</tr>
<tr>
<td>19.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s50/COUT</td>
</tr>
<tr>
<td>21.947</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_gng/u_find/n500_s13/I2</td>
</tr>
<tr>
<td>22.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s13/F</td>
</tr>
<tr>
<td>25.072</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_gng/u_find/n556_s14/I1</td>
</tr>
<tr>
<td>26.098</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n556_s14/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_gng/u_find/n556_s13/I2</td>
</tr>
<tr>
<td>27.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n556_s13/F</td>
</tr>
<tr>
<td>27.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/second_d_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_gng/u_find/second_d_6_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_gng/u_find/second_d_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.409, 45.483%; route: 12.018, 52.515%; tC2Q: 0.458, 2.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/second_d_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>18.611</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C25[2][B]</td>
<td>u_gng/u_find/n273_s45/I1</td>
</tr>
<tr>
<td>19.161</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s45/COUT</td>
</tr>
<tr>
<td>19.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[0][A]</td>
<td>u_gng/u_find/n273_s46/CIN</td>
</tr>
<tr>
<td>19.218</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s46/COUT</td>
</tr>
<tr>
<td>19.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_gng/u_find/n273_s47/CIN</td>
</tr>
<tr>
<td>19.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s47/COUT</td>
</tr>
<tr>
<td>19.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_gng/u_find/n273_s48/CIN</td>
</tr>
<tr>
<td>19.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s48/COUT</td>
</tr>
<tr>
<td>19.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_gng/u_find/n273_s49/CIN</td>
</tr>
<tr>
<td>19.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s49/COUT</td>
</tr>
<tr>
<td>19.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_gng/u_find/n273_s50/CIN</td>
</tr>
<tr>
<td>19.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n273_s50/COUT</td>
</tr>
<tr>
<td>21.947</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_gng/u_find/n500_s13/I2</td>
</tr>
<tr>
<td>22.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s13/F</td>
</tr>
<tr>
<td>25.570</td>
<td>2.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>u_gng/u_find/n562_s14/I1</td>
</tr>
<tr>
<td>26.372</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n562_s14/F</td>
</tr>
<tr>
<td>26.791</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_gng/u_find/n562_s13/I2</td>
</tr>
<tr>
<td>27.613</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n562_s13/F</td>
</tr>
<tr>
<td>27.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/second_d_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_gng/u_find/second_d_3_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_gng/u_find/second_d_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.908, 43.299%; route: 12.517, 54.698%; tC2Q: 0.458, 2.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.499</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_gng/u_find/n516_s9/I1</td>
</tr>
<tr>
<td>27.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n516_s9/F</td>
</tr>
<tr>
<td>27.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_gng/u_find/best_d_9_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_gng/u_find/best_d_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.501, 46.055%; route: 11.842, 51.935%; tC2Q: 0.458, 2.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.499</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_gng/u_find/n508_s9/I1</td>
</tr>
<tr>
<td>27.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n508_s9/F</td>
</tr>
<tr>
<td>27.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_gng/u_find/best_d_13_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_gng/u_find/best_d_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.501, 46.055%; route: 11.842, 51.935%; tC2Q: 0.458, 2.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.674</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_gng/u_find/n534_s9/I1</td>
</tr>
<tr>
<td>27.496</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n534_s9/F</td>
</tr>
<tr>
<td>27.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_gng/u_find/best_d_0_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_gng/u_find/best_d_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.291, 45.204%; route: 12.016, 52.783%; tC2Q: 0.458, 2.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/x_s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/u_find/best_d_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_gng/x_s_3_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/x_s_3_s0/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>u_gng/u_find/n101_s/I0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n101_s/SUM</td>
</tr>
<tr>
<td>7.783</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_gng/u_find/n189_s1/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n189_s1/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>u_gng/u_find/n187_s1/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n187_s1/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_gng/u_find/n180_s1/I1</td>
</tr>
<tr>
<td>12.251</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n180_s1/F</td>
</tr>
<tr>
<td>13.253</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>u_gng/u_find/n185_s0/I1</td>
</tr>
<tr>
<td>14.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n185_s0/F</td>
</tr>
<tr>
<td>15.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>u_gng/u_find/n258_s/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n258_s/COUT</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>u_gng/u_find/n257_s/CIN</td>
</tr>
<tr>
<td>16.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n257_s/COUT</td>
</tr>
<tr>
<td>16.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>u_gng/u_find/n256_s/CIN</td>
</tr>
<tr>
<td>17.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n256_s/SUM</td>
</tr>
<tr>
<td>19.580</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>u_gng/u_find/n272_s45/I1</td>
</tr>
<tr>
<td>20.130</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s45/COUT</td>
</tr>
<tr>
<td>20.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>u_gng/u_find/n272_s46/CIN</td>
</tr>
<tr>
<td>20.187</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s46/COUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>u_gng/u_find/n272_s47/CIN</td>
</tr>
<tr>
<td>20.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s47/COUT</td>
</tr>
<tr>
<td>20.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>u_gng/u_find/n272_s48/CIN</td>
</tr>
<tr>
<td>20.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s48/COUT</td>
</tr>
<tr>
<td>20.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>u_gng/u_find/n272_s49/CIN</td>
</tr>
<tr>
<td>20.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n272_s49/COUT</td>
</tr>
<tr>
<td>21.416</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>u_gng/u_find/n500_s14/I1</td>
</tr>
<tr>
<td>22.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n500_s14/F</td>
</tr>
<tr>
<td>24.129</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>u_gng/u_find/best_id_5_s6/I0</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/best_id_5_s6/F</td>
</tr>
<tr>
<td>26.674</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_gng/u_find/n532_s9/I1</td>
</tr>
<tr>
<td>27.496</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">u_gng/u_find/n532_s9/F</td>
</tr>
<tr>
<td>27.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">u_gng/u_find/best_d_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_gng/u_find/best_d_1_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_gng/u_find/best_d_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.291, 45.204%; route: 12.016, 52.783%; tC2Q: 0.458, 2.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/win_raddr_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>u_dump/win_raddr_o_2_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">u_dump/win_raddr_o_2_s0/Q</td>
</tr>
<tr>
<td>3.752</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_gng/win_mem_win_mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.314</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/win_raddr_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>u_dump/win_raddr_o_6_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">u_dump/win_raddr_o_6_s0/Q</td>
</tr>
<tr>
<td>3.753</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_gng/win_mem_win_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.314</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/c_wdata_o_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_copy_8to32/c_wdata_o_23_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/c_wdata_o_23_s0/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_c_mem_c_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/c_wdata_o_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_copy_8to32/c_wdata_o_16_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">u_copy_8to32/c_wdata_o_16_s0/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_c_mem_c_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/c_wdata_o_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>u_copy_8to32/c_wdata_o_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/c_wdata_o_4_s0/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_c_mem_c_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/c_wdata_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>u_copy_8to32/c_wdata_o_2_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/c_wdata_o_2_s0/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_c_mem_c_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/c_wdata_o_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_copy_8to32/c_wdata_o_22_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" font-weight:bold;">u_copy_8to32/c_wdata_o_22_s0/Q</td>
</tr>
<tr>
<td>3.752</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_c_mem_c_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_c_mem_c_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_store/wdata_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_a_mem_a_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_store/wdata_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">u_store/wdata_r_3_s0/Q</td>
</tr>
<tr>
<td>3.752</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_a_mem_a_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_a_mem_a_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.240</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_a_mem_a_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/done_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>have_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_copy_8to32/done_o_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/done_o_s0/Q</td>
</tr>
<tr>
<td>3.723</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">have_data_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>have_data_s0/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>have_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/st_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/y_s_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_gng/st_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R12C30[2][B]</td>
<td style=" font-weight:bold;">u_gng/st_4_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">u_gng/y_s_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>u_gng/y_s_3_s0/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>u_gng/y_s_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/st_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/y_s_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_gng/st_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R12C30[2][B]</td>
<td style=" font-weight:bold;">u_gng/st_4_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">u_gng/y_s_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_gng/y_s_4_s0/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_gng/y_s_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/mi_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dump/mask_arr_mask_arr_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_dump/mi_3_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_dump/mi_3_s2/Q</td>
</tr>
<tr>
<td>3.745</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">u_dump/mask_arr_mask_arr_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>u_dump/mask_arr_mask_arr_0_0_s/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>u_dump/mask_arr_mask_arr_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 43.651%; tC2Q: 0.333, 56.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/mi_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dump/mask_arr_mask_arr_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>u_dump/mi_4_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">u_dump/mi_4_s2/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">u_dump/mask_arr_mask_arr_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>u_dump/mask_arr_mask_arr_0_0_s/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>u_dump/mask_arr_mask_arr_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 43.705%; tC2Q: 0.333, 56.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/mi_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dump/mask_arr_mask_arr_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_dump/mi_3_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_dump/mi_3_s2/Q</td>
</tr>
<tr>
<td>3.759</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">u_dump/mask_arr_mask_arr_0_1_s0/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>u_dump/mask_arr_mask_arr_0_1_s0/CLK</td>
</tr>
<tr>
<td>3.166</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>u_dump/mask_arr_mask_arr_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.958%; tC2Q: 0.333, 55.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/win_raddr_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_dump/win_raddr_o_1_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_dump/win_raddr_o_1_s0/Q</td>
</tr>
<tr>
<td>3.987</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_gng/win_mem_win_mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.314</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_gng/win_mem_win_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_tx/bit_idx_2_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_tx/bit_idx_2_s1/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_tx/n308_s7/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n308_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_tx/bit_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_tx/bit_idx_2_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_tx/clk_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_11_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_tx/n286_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n286_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_tx/clk_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_tx/clk_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_tx/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_tx/n283_s7/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n283_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_tx/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_tx/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_tx/clk_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_16_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_tx/n281_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n281_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_tx/clk_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_tx/clk_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_tx/clk_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_17_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_tx/n280_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n280_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_tx/clk_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_tx/clk_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_tx/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_18_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_tx/n279_s9/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n279_s9/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_tx/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_tx/clk_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_tx/clk_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_20_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_tx/n277_s5/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n277_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_tx/clk_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_tx/clk_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_22_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_tx/n275_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n275_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_tx/clk_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_tx/clk_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_tx/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_30_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_tx/n267_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n267_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_tx/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_tx/clk_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dump/idx_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dump/idx_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_dump/idx_2_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_dump/idx_2_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_dump/n4730_s9/I0</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">u_dump/n4730_s9/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_dump/idx_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>498</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_dump/idx_2_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_dump/idx_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>full_p_dly_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>full_p_dly_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>full_p_dly_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gng_start_p_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>gng_start_p_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>gng_start_p_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sm_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>sm_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>sm_1_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_rx/clk_cnt_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_rx/clk_cnt_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_rx/clk_cnt_30_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_rx/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_rx/clk_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_rx/clk_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_store/v_d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_store/v_d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_store/v_d_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_copy_8to32/c_waddr_o_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_copy_8to32/c_waddr_o_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_copy_8to32/c_waddr_o_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_gng/u_find/best_id_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_gng/u_find/best_id_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_gng/u_find/best_id_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_gng/u_find/idx_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_gng/u_find/idx_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_gng/u_find/idx_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_copy_8to32/c_waddr_o_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_copy_8to32/c_waddr_o_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_copy_8to32/c_waddr_o_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>498</td>
<td>clk_i_d</td>
<td>12.379</td>
<td>2.645</td>
</tr>
<tr>
<td>44</td>
<td>u_gng/u_find/st[5]</td>
<td>32.865</td>
<td>2.309</td>
</tr>
<tr>
<td>43</td>
<td>u_gng/wf_start</td>
<td>31.880</td>
<td>2.821</td>
</tr>
<tr>
<td>42</td>
<td>tx_done</td>
<td>27.574</td>
<td>3.613</td>
</tr>
<tr>
<td>39</td>
<td>u_copy_8to32/n605_3</td>
<td>32.994</td>
<td>2.300</td>
</tr>
<tr>
<td>39</td>
<td>tx_busy</td>
<td>28.465</td>
<td>3.752</td>
</tr>
<tr>
<td>34</td>
<td>u_gng/st_0[4]</td>
<td>34.638</td>
<td>1.349</td>
</tr>
<tr>
<td>27</td>
<td>u_dump/n4418_67</td>
<td>25.319</td>
<td>2.502</td>
</tr>
<tr>
<td>27</td>
<td>u_dump/n4428_67</td>
<td>27.484</td>
<td>1.838</td>
</tr>
<tr>
<td>27</td>
<td>u_dump/n4430_67</td>
<td>24.816</td>
<td>3.282</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C45</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
