中文摘要 
摘要—在本計畫中，我們提出一個使用重疊訊息傳遞排程的高速低密度奇偶校驗編碼解碼
器設計。在編碼字長度長時，設計中採用正規階層式的類迴旋奇偶校驗編碼來提供良好的
編碼增益。我們探索二層正規階層式類迴旋奇偶校驗編碼矩陣以提升解碼運算平行度。我
們的排程算法重新排列跨迴圈的運算，以避免記憶體存取衝突。記憶體需求減少為無排程
一般管線式的一半。一個 (12288, 6144) 的低密度奇偶校驗編碼解碼器被實作在現場可编
程邏輯閘陣列上，其傳輸速度為 298 Mbps. 
 
關鍵詞—低密度奇偶校驗編碼, 部分平行解碼, 二階段的訊息傳遞, 硬體使用效率, 類迴
旋碼. 
 
英文摘要 
Abstract—In this project, design of a high throughput low-density parity-check (LDPC) decoder 
using overlapped message passing scheduling algorithm is presented. Regular hierarchical 
quasi-cyclic (H-QC) LDPC code is used in this design to provide good coding performance at 
long code length. The two-level regular H-QC LDPC code matrix structure is exploited to 
parallelize the row and column decoding operations. Our scheduling algorithm re-arranges these 
operations across iteration boundaries to avoid memory access conflicts. The memory 
requirement is reduced by half compared to pipelined decoders without scheduling. A (12288, 
6144) LDPC decoder implemented in FPGA achieves 298 Mbps throughput performance. 
 
Keywords—low-density parity-check codes, partially-parallel decoding, two-phase message 
passing, hardware utilization efficiency, quasi-cyclic codes 
 
 
一、 前言 
 
由於低密度奇偶校驗編碼（low-density parity-check codes）提供極高的編碼增益
(coding gain)，故已經被納入成為新世代通訊標準的一部份。相較於渦輪碼 （Turbo 
codes），在妥善的設計下，低密度奇偶校驗編碼解碼器具有較低的計算複雜度。在解碼器
實作上，完全平行解碼的實現方式，必須面對極高的繞線複雜度與大量硬體計算資源需求
等問題。雖然完全序列處理可以用最少的硬體完成解碼器的設計，但是這樣的解碼器的解
碼速度也是最慢的。本研究所探討的部分平行解碼的硬體架構則可以提供不同應用領域一
個複雜度與傳輸速率平衡點。 
 
 
二、 研究目的 
 
當設計者在設計低密度奇偶校驗編碼時，同時都會考量編碼設計對於解碼器的影響。
  
圖一：二階層階層式類迴旋奇偶校驗編碼校驗矩陣 
 
    二階層的階層式類迴旋奇偶校驗編碼除了與傳統類迴旋奇偶校驗編碼一樣易於硬體實
現。在電腦模擬的結果顯示（圖二），可以發現二階層的類迴旋奇偶校驗編碼提供接近隨機
編碼的編碼增益外，也沒有如同類迴旋奇偶校驗編碼在高信號雜訊比（signal to noise 
ratio）區的 error floor 現象。二階層的階層式類迴旋奇偶校驗編碼可以套用任何可使用
在類迴旋奇偶校驗編碼上的排程演算法。Jump-Reset 排程演算法[1]（圖三）是一個可以
使用在類迴旋奇偶校驗編碼的排程演算法，此排程演算法的效率優於 Y. Chen [2] 所提出
的排程演算法。Jump-Reset 排程演算法亦符合 Y. Dai [3] 所提出的最佳演算法的約束
（constraint），且利用在二階層的階層式類迴旋奇偶校驗編碼時可以將硬體使用效率從
50%提升至 100%。 
1.1 1.2 1.3 1.4 1.5 1.6 1.710
-7
10-6
10-5
10-4
10-3
10-2
10-1
 
 
B
ER
Eb/N0 (dB)
 QC(10080)
 Random(10080)
 H-QC(10080)
 QC(20160)
 Random(20160)
 H-QC(20160)
 QC(40320)
 Random(40320)
 H-QC(40320)
 
圖二：類迴旋編碼、隨機碼與二階層的類迴旋編碼模擬結果 
表一：硬體實現成果 
 
Decoder without 
Memory Interleaving
Code Length 12,288 bits
Code Rate 0.5
Device EP2S130F1020C4
Frequency 96.26 MHz
Information 
Throughput 
298.10 Mbps (15 iter.)
Logic Element 55,491 ALUT(52.33%)
 
 
圖四比較傳統類迴旋奇偶校驗編碼與二階層的階層式類迴旋奇偶校驗編碼之硬體實現
的編碼和軟體實現的編碼增益損失。類迴旋奇偶校驗編碼解碼器在編碼增益的部分優於傳
統的類迴旋編碼，且硬體實現於位元錯誤率（bit error rate）10-5，僅因為有限的精準度
而損失 0.05dB 以下。 
1.2 1.4 1.6
10-6
10-5
10-4
10-3
10-2
10-1
 
 
 B
ER
Eb/N0 (dB)
 QC-LDPC SPA FP
 QC-LDPC SMSA HW(4+2 bit)
 H-QC LDPC SMSA FP
 H-QC LDPC SMSA HW (4+2 bit)
 
圖四：軟體實現與硬體實現的編碼增益比較 
 
五、 結果與討論 
 
在本研究中，我們提出了新的編碼結構，不但擁有良好的錯誤更正能力，並且考慮解
碼器實作的需求，加入了一些特殊限制在編碼結構中。因此，二階層的類迴旋奇偶校驗編
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 95-2221-E-002-415 
計畫名稱 低密度奇偶校驗編碼碼搜尋與編解碼器架構共同最佳化設計 
出國人員姓名 
服務機關及職稱 
顧孟愷 
會議時間地點 2007.5.27-2007.5.30, 紐奧良,路易斯安那州,美國 (New Orleans, Louisiana, USA) 
會議名稱 IEEE International Symposium on Circuits and Systems (ISCAS) 
發表論文題目 High Throughput H-QC LDPC Decoder 
 
一、參加會議經過 
The 2007 IEEE ISCAS (IEEE International Symposium on Circuits and System) is held in 
New Orleans, Louisiana for 27 May - 30 May, 2007. The conference is held at the Hilton Hotel in 
New Orleans.   
 
For the first day, I attend some lectures about coding for communications. The first paper 
presents “a novel high-speed low-complexity pipelined degree-computationless modified Euclidean 
algorithm architecture for RS decoder”. The proposed RS decoder operates at 660 MHz and has a 
throughput of 5.3 Gb/s. The proposed architecture requires approximately 15% fewer gate counts 
and simple control logic than architectures based on the popular modified Euclidean algorithm. 
 
The second paper presents implementation of turbo decoder of product code on FPGA device. 
Based on an innovative architecture which enables the memory blocks between all half-iterations to 
be removed and clocked at only 37.5 MHz. The Turbo decoder processes input data at 600Mb/s. 
 
Another paper presents “Low-Latency Memory-Efficient 150 Mbps Turbo FEC Encoder and 
Decoder”. The performance enhancement is achieved by combining radix-16 encoding with a 
time-shared conflict—avoidance memory access structure in the encoder, and by employing an 
optimized sub-bank parallel decoding architecture in the iterative decoder. 
 
Next paper presents an efficient message passing architecture for high throughput LDPC 
decoder. The min-sum algorithm is reformatted to facilitate significant reduction of routing 
complexity and memory usage. Its simulation result shows that it has only 0.25dB performance loss 
from the floating-point SPA. 
 
The second day, my student presents one paper in this conference. The paper from our lab is 
titled “High Throughput H-QC LDPC Decoder”. This paper presents an overlapped messaging 
